
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001030                       # Number of seconds simulated
sim_ticks                                  1029885750                       # Number of ticks simulated
final_tick                               398758237005                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199428                       # Simulator instruction rate (inst/s)
host_op_rate                                   253186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34131                       # Simulator tick rate (ticks/s)
host_mem_usage                               67339216                       # Number of bytes of host memory used
host_seconds                                 30174.85                       # Real time elapsed on the host
sim_insts                                  6017697585                       # Number of instructions simulated
sim_ops                                    7639839901                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         9600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        61440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        36480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        59904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         8832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14336                       # Number of bytes read from this memory
system.physmem.bytes_read::total               232704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       124800                       # Number of bytes written to this memory
system.physmem.bytes_written::total            124800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           75                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          480                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           95                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          285                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          468                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           69                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          112                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1818                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             975                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  975                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3355712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9321422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1615713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59657103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3355712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11807135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1739999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35421405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1615713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     58165675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3231426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8575709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3355712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8948565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1864284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     13919991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               225951277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3355712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1615713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3355712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1739999                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1615713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3231426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3355712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1864284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20134272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         121178490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              121178490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         121178490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3355712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9321422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1615713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59657103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3355712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11807135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1739999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35421405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1615713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     58165675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3231426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8575709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3355712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8948565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1864284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     13919991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              347129767                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2469751                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224950                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187214                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21946                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84936                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79972                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23809                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          983                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1233461                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224950                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103781                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62037                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         56422                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122293                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2298918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.040237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042520     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15578      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19657      0.86%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31390      1.37%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12657      0.55%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16869      0.73%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19575      0.85%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9153      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131519      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2298918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091082                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.499427                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1934934                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        69083                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           255106                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          123                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39666                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34145                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1507163                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1290                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39666                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937339                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5408                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        57934                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252803                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5763                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1497084                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           693                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2091315                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6957432                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6957432                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          372463                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20981                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          761                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16043                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1460174                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1389926                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1831                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       196636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       417476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2298918                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.604600                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327129                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1711562     74.45%     74.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266439     11.59%     86.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110311      4.80%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61477      2.67%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82961      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        26094      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25505      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13462      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1107      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2298918                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9719     78.77%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1361     11.03%     89.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1258     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1170833     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18824      1.35%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       128037      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72062      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1389926                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562780                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12338                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008877                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5092939                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1657189                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1402264                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30144                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1556                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39666                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4066                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          494                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1460533                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1140                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141852                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72463                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          186                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24958                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1364435                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125390                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197407                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192518                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72017                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.552459                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351626                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351588                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809643                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2175723                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547257                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372126                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       228420                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21916                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2259252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545360                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.364707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1737172     76.89%     76.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265044     11.73%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95896      4.24%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47724      2.11%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43684      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18445      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18223      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8714      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24350      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2259252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24350                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3695414                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2960733                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.469739                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.469739                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404901                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404901                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6135895                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1890522                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1391913                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2469747                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          193519                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       157971                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20558                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        79764                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           73778                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19346                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1878570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1144818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             193519                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        93124                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               235054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63901                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         59793                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           117394                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20637                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2216031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.994494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1980977     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           12336      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19838      0.90%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           29799      1.34%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12352      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           14496      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           15232      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10850      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          120151      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2216031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078356                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463537                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1856210                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        82806                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           233417                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1300                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42297                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        31275                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1388070                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42297                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1860785                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          39192                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        30001                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           230288                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        13465                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1385041                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          750                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2383                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6838                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          898                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1896333                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6456614                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6456614                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1565292                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          331041                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          299                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          157                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40274                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       139869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        77260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3765                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14925                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1380324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1288311                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1905                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       211012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       488690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2216031                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581360                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266552                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1667840     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       222003     10.02%     85.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122623      5.53%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        80828      3.65%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        73980      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        23010      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16330      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5708      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3709      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2216031                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            375     11.83%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1320     41.64%     53.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1475     46.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1061387     82.39%     82.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23727      1.84%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       127224      9.88%     94.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        75831      5.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1288311                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.521637                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3170                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002461                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4797728                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1591699                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1264744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1291481                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6076                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        29125                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4774                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          990                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42297                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29835                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1577                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1380623                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       139869                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        77260                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          157                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12554                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23727                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1269499                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       120404                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18812                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              196110                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          172078                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             75706                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.514020                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1264838                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1264744                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           748490                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1900905                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.512095                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393755                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       937630                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1143475                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       238185                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20922                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2173734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.526042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.376886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1710557     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       220582     10.15%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91376      4.20%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        46881      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35010      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19995      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12433      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10315      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        26585      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2173734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       937630                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1143475                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                183230                       # Number of memory references committed
system.switch_cpus1.commit.loads               110744                       # Number of loads committed
system.switch_cpus1.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            158803                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1033819                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22313                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        26585                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3528809                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2805625                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 253716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             937630                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1143475                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       937630                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.634032                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.634032                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.379646                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.379646                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5761224                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1729483                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1314472                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2469751                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          204186                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       167073                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21757                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81896                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77968                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20581                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          973                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1959576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1142598                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             204186                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98549                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               237009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          60159                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         42136                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           121539                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21631                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2276879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.963804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2039870     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10911      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17152      0.75%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23079      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           24314      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20618      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10917      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17360      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112658      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2276879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082675                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462637                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1939715                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        62427                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           236450                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          357                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37926                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33429                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1399950                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37926                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1945396                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13902                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        35985                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           231138                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12528                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1398881                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1647                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5497                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1953710                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6501959                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6501959                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1662812                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          290898                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39338                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       131539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        70003                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        32480                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1396358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1316702                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          261                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       171330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       415067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2276879                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578292                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.262279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1707616     75.00%     75.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       243877     10.71%     85.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121168      5.32%     91.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82457      3.62%     94.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65670      2.88%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27763      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17932      0.79%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9137      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1259      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2276879                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            308     12.95%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           873     36.70%     49.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1198     50.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1108199     84.16%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19538      1.48%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       119084      9.04%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        69718      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1316702                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533131                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2379                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001807                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4912923                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1568039                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1294794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1319081                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2851                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23494                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1294                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37926                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11137                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1149                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1396701                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       131539                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        70003                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           958                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24690                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1296889                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       112046                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19813                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              181752                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183898                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             69706                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525109                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1294870                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1294794                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           744373                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2004870                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524261                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371282                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       969121                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1192509                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       204197                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21805                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2238953                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.360274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1738596     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       253483     11.32%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        90576      4.05%     93.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43246      1.93%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43644      1.95%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21579      0.96%     97.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14328      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8311      0.37%     98.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25190      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2238953                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       969121                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1192509                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                176754                       # Number of memory references committed
system.switch_cpus2.commit.loads               108045                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            171956                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1074422                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24549                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25190                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3610456                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2831343                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 192872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             969121                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1192509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       969121                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.548444                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.548444                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392396                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392396                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5833617                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1806019                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1297343                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2469751                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          192943                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       173688                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        12064                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84306                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           67057                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10512                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          570                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2027777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1212195                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             192943                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        77569                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               239006                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          38231                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         46314                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           118286                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        11933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2338989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.609010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.942613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2099983     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8477      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17481      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7015      0.30%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           38967      1.67%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35021      1.50%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6540      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14269      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          111236      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2338989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078122                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490817                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2016089                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        58444                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           237948                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          817                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         25685                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17097                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1421186                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         25685                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2018829                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          38314                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        12972                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           236100                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7083                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1419092                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2684                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         2736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1674771                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6679198                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6679198                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1445568                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          229192                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          175                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            20182                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       331459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       166325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1612                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8074                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1413888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1346986                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          901                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       132033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       323260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2338989                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575884                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.373105                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1860368     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       143246      6.12%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       117591      5.03%     90.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        51005      2.18%     92.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        64645      2.76%     95.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        62189      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        35314      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2914      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1717      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2338989                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3401     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         26297     86.19%     97.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          811      2.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       848844     63.02%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11773      0.87%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       320659     23.81%     87.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       165630     12.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1346986                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.545393                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30509                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022650                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5064371                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1546147                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1333324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1377495                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2405                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        16718                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1678                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         25685                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          34804                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1763                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1414063                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       331459                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       166325                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        13803                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1336071                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       319492                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        10915                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              485088                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          174583                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            165596                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.540974                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1333466                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1333324                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           722036                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1428000                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.539862                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.505627                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1072941                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1260990                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       153184                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        12093                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2313304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.545103                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.367416                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1855602     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       167348      7.23%     87.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        78282      3.38%     90.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        77372      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        20874      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        90031      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7059      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4931      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        11805      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2313304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1072941                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1260990                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                479380                       # Number of memory references committed
system.switch_cpus3.commit.loads               314738                       # Number of loads committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            166450                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1121450                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        11805                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3715673                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2854051                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 130762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1072941                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1260990                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1072941                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.301852                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.301852                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.434433                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.434433                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6597431                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1553601                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1682506                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2469751                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          194205                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       158426                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        20471                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        79512                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           73672                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           19446                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          900                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1882889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1148904                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             194205                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        93118                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               235536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63876                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         56652                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           117548                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2217748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.629867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.997694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1982212     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12344      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19512      0.88%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           29724      1.34%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12542      0.57%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           14654      0.66%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           15201      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10770      0.49%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          120789      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2217748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078633                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465190                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1859889                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        80301                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           233944                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1259                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         42354                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31479                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1393171                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         42354                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1864479                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          36748                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        29608                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           230730                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13826                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1390033                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          785                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2323                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         1222                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1903505                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6480304                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6480304                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1571106                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          332390                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          299                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            40614                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       140217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        77600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3802                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        14971                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1385364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1293743                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1869                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       211034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       487312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2217748                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.583359                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268572                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1667328     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       222835     10.05%     85.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       123286      5.56%     90.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        81069      3.66%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74278      3.35%     97.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        22956      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16476      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5779      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3741      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2217748                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            373     11.72%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1312     41.23%     52.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1497     47.05%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1065781     82.38%     82.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23830      1.84%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          143      0.01%     84.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       127851      9.88%     94.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76138      5.89%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1293743                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.523835                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3182                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002460                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4810285                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1596759                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1270057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1296925                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         6050                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29090                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4856                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1013                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         42354                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          27194                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1580                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1385662                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       140217                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        77600                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          156                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23754                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1274709                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       120899                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        19034                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              196893                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          172862                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             75994                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516129                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1270143                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1270057                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           751867                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1908517                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.514245                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.393954                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       941023                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1147673                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       239051                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20840                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2175394                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527570                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378431                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1710421     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       221427     10.18%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91753      4.22%     93.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        47171      2.17%     95.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        35094      1.61%     96.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        20059      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        12423      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10350      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        26696      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2175394                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       941023                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1147673                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                183869                       # Number of memory references committed
system.switch_cpus4.commit.loads               111125                       # Number of loads committed
system.switch_cpus4.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            159421                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1037573                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        22393                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        26696                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3535422                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2815817                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 252003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             941023                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1147673                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       941023                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.624538                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.624538                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.381019                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.381019                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5785305                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1736898                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1319334                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2469749                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          225162                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       187410                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21881                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        85101                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           80263                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           23793                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1948563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1235066                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             225162                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       104056                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               256734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61764                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         54803                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122365                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2299778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.660730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.040844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2043044     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15516      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19772      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31454      1.37%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12701      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16867      0.73%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19629      0.85%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9162      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          131633      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2299778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.091168                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.500078                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1937256                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        67497                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           255433                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          127                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39459                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34161                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1508961                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39459                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1939696                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5466                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        56255                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           253099                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5798                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1498803                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           714                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4066                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2093640                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6966166                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6966166                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1723049                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          370591                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            21100                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       141869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        72595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          808                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16089                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1461460                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1391838                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1814                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       194926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       414167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2299778                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.605205                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327334                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1711328     74.41%     74.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       267250     11.62%     86.03% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110170      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        61759      2.69%     93.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        83109      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26129      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        25450      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13474      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1109      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2299778                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9743     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1354     10.96%     89.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1256     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1172395     84.23%     84.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18866      1.36%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       128201      9.21%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        72206      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1391838                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.563554                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12353                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008875                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5097621                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1656763                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1353756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1404191                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          981                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29903                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1533                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39459                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4125                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          508                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1461819                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       141869                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        72595                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24854                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1366525                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       125584                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        25313                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              197751                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          192802                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             72167                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.553305                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1353794                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1353756                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           810743                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2179369                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548135                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372008                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1002430                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1235085                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       226738                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21853                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2260319                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.546421                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.365902                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1737081     76.85%     76.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       265478     11.75%     88.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96267      4.26%     92.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        47741      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        43895      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18488      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18202      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8718      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24449      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2260319                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1002430                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1235085                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                183028                       # Number of memory references committed
system.switch_cpus5.commit.loads               111966                       # Number of loads committed
system.switch_cpus5.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            179086                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1111861                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25476                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24449                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3697680                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2963112                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 169971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1002430                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1235085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1002430                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.463762                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.463762                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405883                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405883                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6146050                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1893435                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1393864                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2469744                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          225111                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       187319                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21838                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        84840                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           80215                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           23819                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1948055                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1234556                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             225111                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       104034                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               256728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61680                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         55863                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           122270                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2300283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.660394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.040271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2043555     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15601      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19703      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31475      1.37%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12678      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16967      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19599      0.85%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9120      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          131585      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2300283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.091148                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.499872                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1936648                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        68667                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           255432                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          110                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39420                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34202                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1508423                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1279                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39420                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1939060                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5393                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        57537                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           253113                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5755                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1498204                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           674                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4080                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2092859                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6963105                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6963105                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1723384                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          369475                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20874                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       141860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        72636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          766                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16113                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1461531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1391985                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1791                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       194533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       414047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2300283                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.605136                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327246                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1711885     74.42%     74.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       266874     11.60%     86.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       110561      4.81%     90.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        61696      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        83215      3.62%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26043      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        25348      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13550      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1111      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2300283                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9714     78.81%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1356     11.00%     89.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1256     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1172406     84.23%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18888      1.36%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       128281      9.22%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72240      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1391985                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.563615                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12326                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008855                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5098370                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1656441                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1353968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1404311                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          940                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29874                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1565                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39420                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4131                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          490                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1461890                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       141860                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        72636                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24837                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1366818                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       125700                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        25167                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              197896                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          192952                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             72196                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.553425                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1354000                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1353968                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           810960                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2178496                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548222                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372257                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1002623                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1235322                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       226572                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21812                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2260863                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.546394                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.365857                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1737474     76.85%     76.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       265679     11.75%     88.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96174      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        47743      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        43880      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18515      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18233      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8747      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24418      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2260863                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1002623                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1235322                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                183057                       # Number of memory references committed
system.switch_cpus6.commit.loads               111986                       # Number of loads committed
system.switch_cpus6.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            179123                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1112070                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25479                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24418                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3698326                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2963213                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 169461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1002623                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1235322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1002623                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.463283                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.463283                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.405962                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.405962                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6146897                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1893794                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1393406                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2469751                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          201343                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       164915                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21527                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        83021                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           76990                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20474                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          952                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1931798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1151232                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             201343                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        97464                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               251825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61637                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         52120                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           120595                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2275509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.619453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.974905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2023684     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           26521      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           31049      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           17219      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           19599      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           11118      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7616      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20012      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          118691      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2275509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081524                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.466133                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1916148                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        68322                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           249758                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1857                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39420                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32691                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1405216                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39420                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1919402                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13853                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        45872                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           248398                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8560                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1403658                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1939                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1952965                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6534801                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6534801                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1638199                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          314726                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          361                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            24862                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       134438                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15855                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1400381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1315549                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1849                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       192234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       445159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2275509                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578134                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270331                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1722700     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       221852      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       119210      5.24%     90.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        82437      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        72689      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        37299      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         8912      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6037      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4373      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2275509                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            343     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1364     44.99%     56.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1325     43.70%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1101897     83.76%     83.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20520      1.56%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          160      0.01%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       121348      9.22%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        71624      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1315549                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532665                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3032                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002305                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4911485                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1593010                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1291904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1318581                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3347                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25997                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2000                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39420                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9810                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1015                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1400743                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       134438                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72155                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24329                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1294710                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       113614                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20836                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              185217                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          180121                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             71603                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524227                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1291978                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1291904                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           769182                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2016681                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523091                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381410                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       961694                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1179969                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       220752                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21503                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2236089                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527693                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.346786                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1754242     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       223552     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        93685      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        55894      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        38901      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        25221      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        13348      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10400      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        20846      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2236089                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       961694                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1179969                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                178593                       # Number of memory references committed
system.switch_cpus7.commit.loads               108438                       # Number of loads committed
system.switch_cpus7.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            168824                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1063877                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        24025                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        20846                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3615964                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2840892                       # The number of ROB writes
system.switch_cpus7.timesIdled                  31580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 194242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             961694                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1179969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       961694                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.568126                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.568126                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.389389                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.389389                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5839086                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1796044                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1309366                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           320                       # number of misc regfile writes
system.l2.replacements                           1816                       # number of replacements
system.l2.tagsinuse                      32750.551944                       # Cycle average of tags in use
system.l2.total_refs                          1775661                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34567                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.368675                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2116.906967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     17.297105                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     36.460693                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.549622                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    207.470844                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.411179                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     49.160178                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.407665                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    148.860670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.549851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    198.367623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     16.889169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     35.071494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     17.298855                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     36.682967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     14.619424                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     58.401830                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2386.010948                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5080.959053                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3149.764592                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           5262.948982                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           5077.914309                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2424.339509                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2456.020619                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3894.187798                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.064603                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001113                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001500                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.004543                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.006054                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001070                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001782                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.072815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.155059                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.096123                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.160612                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.154966                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.073985                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.074952                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.118841                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999468                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          265                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          307                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          566                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          270                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          267                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          374                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3120                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1801                       # number of Writeback hits
system.l2.Writeback_hits::total                  1801                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          268                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          499                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          566                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          374                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3132                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          268                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          565                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          310                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          499                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          566                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          273                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          270                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          374                       # number of overall hits
system.l2.overall_hits::total                    3132                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           75                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          429                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           95                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          285                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          416                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           69                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           72                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          112                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1715                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 103                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           75                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          480                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           95                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          468                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           69                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           72                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          112                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1818                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           75                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          480                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           95                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          285                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          468                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           69                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           72                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          112                       # number of overall misses
system.l2.overall_misses::total                  1818                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4345245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     11362579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1999428                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     64835103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4025498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     14504049                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2175398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     43494768                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1922860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     62157680                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3947782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     10579817                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4101845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     10971685                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2285418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     17067025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       259776180                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      7700965                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      7808872                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15509837                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4345245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     11362579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1999428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     72536068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4025498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     14504049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2175398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     43494768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1922860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     69966552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3947782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     10579817                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4101845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     10971685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2285418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     17067025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        275286017                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4345245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     11362579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1999428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     72536068                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4025498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     14504049                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2175398                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     43494768                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1922860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     69966552                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3947782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     10579817                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4101845                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     10971685                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2285418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     17067025                       # number of overall miss cycles
system.l2.overall_miss_latency::total       275286017                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4835                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1801                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1801                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               115                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1045                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          784                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         1034                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4950                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1045                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          784                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         1034                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4950                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.220588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.431590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.236318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.363520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.423625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.203540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.212389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.230453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.354705                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895652                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.459330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.234568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.363520                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.452611                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.201754                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.210526                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.230453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367273                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.459330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.234568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.363520                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.452611                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.201754                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.210526                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.230453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367273                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       160935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151501.053333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153802.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151130.776224                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149092.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152674.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155385.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152613.221053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 147912.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149417.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151837.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 153330.681159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151920.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152384.513889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152361.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152384.151786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151472.991254                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 150999.313725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 150170.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150580.941748                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       160935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151501.053333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153802.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151116.808333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149092.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152674.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155385.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152613.221053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 147912.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149501.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151837.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 153330.681159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151920.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152384.513889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152361.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152384.151786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151422.451595                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       160935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151501.053333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153802.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151116.808333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149092.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152674.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155385.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152613.221053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 147912.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149501.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151837.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 153330.681159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151920.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152384.513889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152361.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152384.151786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151422.451595                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  975                       # number of writebacks
system.l2.writebacks::total                       975                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          429                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          285                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           69                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           72                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1715                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            103                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1818                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1818                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2776838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      7000288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1243375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     39849979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2452266                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      8975112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1360121                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     26901393                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1164338                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     37925586                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2436775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      6565015                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2533962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      6781355                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1410049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     10541352                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    159917804                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      4728802                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      4777208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9506010                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2776838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      7000288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1243375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     44578781                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2452266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      8975112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1360121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     26901393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1164338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     42702794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2436775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      6565015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2533962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      6781355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1410049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     10541352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    169423814                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2776838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      7000288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1243375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     44578781                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2452266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      8975112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1360121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     26901393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1164338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     42702794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2436775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      6565015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2533962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      6781355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1410049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     10541352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    169423814                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.220588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.431590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.236318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.363520                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.423625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.203540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.212389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.230453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.354705                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895652                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.459330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.234568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.363520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.452611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.201754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.210526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.230453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.459330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.234568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.363520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.452611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.201754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.210526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.230453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367273                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102845.851852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93337.173333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95644.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92890.393939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90824.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94474.863158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 97151.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94390.852632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 89564.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91167.274038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93722.115385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95145.144928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93850.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94185.486111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94003.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94119.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93246.532945                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92721.607843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 91869.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92291.359223                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 102845.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93337.173333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95644.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92872.460417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90824.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94474.863158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 97151.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94390.852632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 89564.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91245.286325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93722.115385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 95145.144928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93850.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94185.486111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94003.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94119.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93192.416942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 102845.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93337.173333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95644.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92872.460417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90824.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94474.863158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 97151.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94390.852632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 89564.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91245.286325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93722.115385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 95145.144928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93850.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94185.486111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94003.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94119.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93192.416942                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.121264                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130221                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.828512                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.121264                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.029040                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758207                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122254                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122254                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122254                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122254                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122254                       # number of overall hits
system.cpu0.icache.overall_hits::total         122254                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6190963                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6190963                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6190963                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6190963                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6190963                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6190963                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122293                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122293                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122293                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122293                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000319                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000319                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158742.641026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158742.641026                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158742.641026                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158742.641026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158742.641026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158742.641026                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4874649                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4874649                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4874649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4874649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4874649                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4874649                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168091.344828                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168091.344828                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168091.344828                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168091.344828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168091.344828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168091.344828                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893438                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181792.050083                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.210071                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.789929                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.457852                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.542148                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96411                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70548                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70548                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166959                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166959                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166959                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166959                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            8                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          856                       # number of overall misses
system.cpu0.dcache.overall_misses::total          856                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     82882075                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     82882075                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       751302                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       751302                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     83633377                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     83633377                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     83633377                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     83633377                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167815                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167815                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167815                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167815                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008719                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008719                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005101                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005101                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005101                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005101                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97738.295991                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97738.295991                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 93912.750000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93912.750000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97702.543224                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97702.543224                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97702.543224                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97702.543224                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu0.dcache.writebacks::total               87                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          508                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          508                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          513                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          513                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     30381202                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     30381202                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208750                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208750                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     30589952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30589952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     30589952                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30589952                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002044                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002044                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89356.476471                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89356.476471                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69583.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69583.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89183.533528                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89183.533528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89183.533528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89183.533528                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.548880                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750409829                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1494840.296813                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.548880                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020110                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803764                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       117379                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         117379                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       117379                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          117379                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       117379                       # number of overall hits
system.cpu1.icache.overall_hits::total         117379                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2330708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2330708                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2330708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2330708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2330708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2330708                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       117394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       117394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       117394                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       117394                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       117394                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       117394                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155380.533333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155380.533333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155380.533333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155380.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155380.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155380.533333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2115525                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2115525                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2115525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2115525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2115525                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2115525                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162732.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162732.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162732.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162732.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162732.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162732.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1045                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125071814                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1301                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              96135.137586                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   184.858360                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    71.141640                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.722103                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.277897                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        88323                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          88323                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        71730                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         71730                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          143                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          142                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       160053                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          160053                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       160053                       # number of overall hits
system.cpu1.dcache.overall_hits::total         160053                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2370                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2370                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          377                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2747                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2747                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    302151261                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    302151261                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     67281570                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     67281570                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    369432831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    369432831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    369432831                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    369432831                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        90693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        90693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72107                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72107                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       162800                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       162800                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       162800                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       162800                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026132                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026132                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005228                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005228                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016873                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016873                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016873                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016873                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127489.983544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127489.983544                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 178465.702918                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178465.702918                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 134485.923189                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134485.923189                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 134485.923189                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134485.923189                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          533                       # number of writebacks
system.cpu1.dcache.writebacks::total              533                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1376                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          326                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          326                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1702                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1702                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          994                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1045                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    107207132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    107207132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8162639                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8162639                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    115369771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    115369771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    115369771                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    115369771                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000707                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000707                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107854.257545                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107854.257545                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 160051.745098                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 160051.745098                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 110401.694737                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110401.694737                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 110401.694737                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110401.694737                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.395295                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746683045                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1484459.333996                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.395295                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043903                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805121                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121507                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121507                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121507                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121507                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121507                       # number of overall hits
system.cpu2.icache.overall_hits::total         121507                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4986639                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4986639                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4986639                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4986639                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4986639                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4986639                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121539                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121539                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121539                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121539                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155832.468750                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155832.468750                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155832.468750                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155832.468750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155832.468750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155832.468750                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4362526                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4362526                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4362526                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4362526                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4362526                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4362526                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155804.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155804.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155804.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155804.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155804.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155804.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   405                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112794724                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170642.547655                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   159.007225                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    96.992775                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.621122                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.378878                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81918                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81918                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68375                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68375                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          165                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       150293                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          150293                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       150293                       # number of overall hits
system.cpu2.dcache.overall_hits::total         150293                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1308                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1308                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1322                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1322                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1322                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1322                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    142593131                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    142593131                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1155210                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1155210                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    143748341                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    143748341                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    143748341                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    143748341                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83226                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83226                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68389                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68389                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151615                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151615                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015716                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015716                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008719                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008719                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008719                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008719                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109016.155199                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109016.155199                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        82515                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        82515                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108735.507564                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108735.507564                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108735.507564                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108735.507564                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu2.dcache.writebacks::total               85                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          906                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          906                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          917                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          917                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          917                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          917                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          405                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     35732434                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     35732434                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     35924734                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     35924734                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     35924734                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     35924734                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004830                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004830                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002671                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002671                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002671                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002671                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88886.651741                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88886.651741                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88703.046914                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88703.046914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88703.046914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88703.046914                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               556.406862                       # Cycle average of tags in use
system.cpu3.icache.total_refs               765694286                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1374675.558348                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.406862                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          543                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021485                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.870192                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.891678                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       118269                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         118269                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       118269                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          118269                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       118269                       # number of overall hits
system.cpu3.icache.overall_hits::total         118269                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2713786                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2713786                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2713786                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2713786                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2713786                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2713786                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       118286                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       118286                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       118286                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       118286                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       118286                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       118286                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000144                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000144                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 159634.470588                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 159634.470588                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 159634.470588                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 159634.470588                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 159634.470588                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 159634.470588                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2307557                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2307557                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2307557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2307557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2307557                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2307557                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000118                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000118                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000118                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164825.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164825.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164825.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164825.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164825.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164825.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   784                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               287985838                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1040                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              276909.459615                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   102.386455                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   153.613545                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.399947                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.600053                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       301522                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         301522                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       164481                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        164481                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           83                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           80                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       466003                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          466003                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       466003                       # number of overall hits
system.cpu3.dcache.overall_hits::total         466003                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2787                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2787                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2787                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2787                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2787                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2787                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    313320874                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    313320874                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    313320874                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    313320874                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    313320874                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    313320874                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       304309                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       304309                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       164481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       164481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       468790                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       468790                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       468790                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       468790                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009158                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009158                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005945                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005945                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005945                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005945                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112422.272695                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112422.272695                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112422.272695                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112422.272695                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112422.272695                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112422.272695                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu3.dcache.writebacks::total              204                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2003                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2003                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2003                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2003                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2003                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2003                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          784                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          784                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          784                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          784                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     80600871                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     80600871                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     80600871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     80600871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     80600871                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     80600871                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002576                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002576                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001672                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001672                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001672                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001672                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 102807.233418                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102807.233418                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 102807.233418                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 102807.233418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 102807.233418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 102807.233418                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.549115                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750409983                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1494840.603586                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.549115                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020111                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803765                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       117533                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         117533                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       117533                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          117533                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       117533                       # number of overall hits
system.cpu4.icache.overall_hits::total         117533                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.cpu4.icache.overall_misses::total           15                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2243302                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2243302                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2243302                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2243302                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2243302                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2243302                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       117548                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       117548                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       117548                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       117548                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       117548                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       117548                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000128                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000128                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 149553.466667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 149553.466667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 149553.466667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 149553.466667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 149553.466667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 149553.466667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            2                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            2                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2031551                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2031551                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2031551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2031551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2031551                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2031551                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156273.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156273.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156273.153846                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156273.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156273.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156273.153846                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  1034                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125072531                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1290                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              96955.450388                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   183.669924                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    72.330076                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.717461                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.282539                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        88789                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          88789                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71980                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71980                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          144                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          142                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       160769                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          160769                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       160769                       # number of overall hits
system.cpu4.dcache.overall_hits::total         160769                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2296                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2296                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          384                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2680                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2680                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2680                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2680                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    287830239                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    287830239                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     68110972                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     68110972                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    355941211                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    355941211                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    355941211                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    355941211                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        91085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        91085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72364                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72364                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       163449                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       163449                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       163449                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       163449                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.025207                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025207                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005307                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005307                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016397                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016397                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016397                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016397                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 125361.602352                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 125361.602352                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 177372.322917                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 177372.322917                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 132813.884701                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 132813.884701                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 132813.884701                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 132813.884701                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          531                       # number of writebacks
system.cpu4.dcache.writebacks::total              531                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1314                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1314                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          332                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          332                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1646                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1646                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1646                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1646                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          982                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          982                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           52                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         1034                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1034                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         1034                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1034                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    104303932                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    104303932                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8287156                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8287156                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    112591088                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    112591088                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    112591088                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    112591088                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010781                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010781                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000719                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000719                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006326                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006326                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006326                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006326                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106215.816701                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 106215.816701                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 159368.384615                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 159368.384615                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 108888.866538                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 108888.866538                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 108888.866538                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 108888.866538                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               472.714038                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750130295                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1553064.792961                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    17.714038                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.028388                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.757555                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122328                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122328                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122328                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122328                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122328                       # number of overall hits
system.cpu5.icache.overall_hits::total         122328                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.cpu5.icache.overall_misses::total           37                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5816865                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5816865                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5816865                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5816865                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5816865                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5816865                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122365                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122365                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122365                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122365                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122365                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122365                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000302                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000302                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 157212.567568                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 157212.567568                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 157212.567568                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 157212.567568                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 157212.567568                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 157212.567568                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4546926                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4546926                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4546926                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4546926                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4546926                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4546926                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 162390.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 162390.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 162390.214286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 162390.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 162390.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 162390.214286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   342                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               108893660                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              182096.421405                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   117.018739                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   138.981261                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.457104                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.542896                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        96478                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          96478                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        70703                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         70703                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          177                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       167181                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          167181                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       167181                       # number of overall hits
system.cpu5.dcache.overall_hits::total         167181                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          854                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            8                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          862                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           862                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          862                       # number of overall misses
system.cpu5.dcache.overall_misses::total          862                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     81011683                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     81011683                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       762687                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       762687                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     81774370                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     81774370                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     81774370                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     81774370                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97332                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97332                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        70711                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        70711                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       168043                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       168043                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       168043                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       168043                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008774                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008774                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000113                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005130                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005130                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005130                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005130                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 94861.455504                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 94861.455504                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 95335.875000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 95335.875000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 94865.858469                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 94865.858469                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 94865.858469                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 94865.858469                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu5.dcache.writebacks::total               85                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          515                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          520                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          520                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          520                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          520                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          339                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          342                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          342                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     29417586                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     29417586                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       220663                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       220663                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     29638249                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     29638249                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     29638249                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     29638249                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002035                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002035                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86777.539823                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86777.539823                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73554.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73554.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86661.546784                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86661.546784                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86661.546784                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86661.546784                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               473.123271                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750130199                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1549855.783058                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    18.123271                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.029044                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.758210                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       122232                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         122232                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       122232                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          122232                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       122232                       # number of overall hits
system.cpu6.icache.overall_hits::total         122232                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.cpu6.icache.overall_misses::total           38                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5913871                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5913871                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5913871                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5913871                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5913871                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5913871                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       122270                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       122270                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       122270                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       122270                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       122270                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       122270                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000311                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000311                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 155628.184211                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 155628.184211                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 155628.184211                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 155628.184211                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 155628.184211                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 155628.184211                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4607835                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4607835                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4607835                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4607835                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4607835                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4607835                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158890.862069                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158890.862069                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158890.862069                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158890.862069                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158890.862069                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158890.862069                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   342                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               108893829                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              182096.704013                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   117.023471                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   138.976529                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.457123                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.542877                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        96642                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          96642                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70708                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70708                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          172                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       167350                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          167350                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       167350                       # number of overall hits
system.cpu6.dcache.overall_hits::total         167350                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          841                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          841                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           12                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          853                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           853                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          853                       # number of overall misses
system.cpu6.dcache.overall_misses::total          853                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     81280016                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     81280016                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       993323                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       993323                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     82273339                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     82273339                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     82273339                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     82273339                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        97483                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        97483                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70720                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70720                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       168203                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       168203                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       168203                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       168203                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008627                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008627                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000170                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005071                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005071                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005071                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005071                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96646.868014                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96646.868014                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82776.916667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82776.916667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96451.745604                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96451.745604                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96451.745604                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96451.745604                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu6.dcache.writebacks::total               85                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          502                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          502                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            9                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          511                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          511                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          511                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          511                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          339                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          342                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          342                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     29798087                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     29798087                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       208436                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       208436                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     30006523                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     30006523                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     30006523                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     30006523                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003478                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003478                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002033                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002033                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87899.961652                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87899.961652                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69478.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69478.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87738.371345                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87738.371345                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87738.371345                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87738.371345                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               496.618568                       # Cycle average of tags in use
system.cpu7.icache.total_refs               747247853                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1503516.806841                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    14.618568                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.023427                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.795863                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       120576                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         120576                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       120576                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          120576                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       120576                       # number of overall hits
system.cpu7.icache.overall_hits::total         120576                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           19                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           19                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           19                       # number of overall misses
system.cpu7.icache.overall_misses::total           19                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      3081365                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      3081365                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      3081365                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      3081365                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      3081365                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      3081365                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       120595                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       120595                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       120595                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       120595                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       120595                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       120595                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000158                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000158                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 162177.105263                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 162177.105263                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 162177.105263                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 162177.105263                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 162177.105263                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 162177.105263                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2416576                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2416576                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2416576                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2416576                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2416576                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2416576                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161105.066667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161105.066667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161105.066667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161105.066667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161105.066667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161105.066667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   486                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               117749966                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   742                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              158692.676550                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   160.302840                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    95.697160                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.626183                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.373817                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        83169                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          83169                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        69751                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         69751                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          160                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       152920                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          152920                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       152920                       # number of overall hits
system.cpu7.dcache.overall_hits::total         152920                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1680                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           68                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1748                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1748                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1748                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1748                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    186067179                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    186067179                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7943808                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7943808                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    194010987                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    194010987                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    194010987                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    194010987                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        84849                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        84849                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        69819                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        69819                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       154668                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       154668                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       154668                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       154668                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.019800                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.019800                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000974                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000974                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011302                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011302                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011302                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011302                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 110754.273214                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 110754.273214                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 116820.705882                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 116820.705882                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110990.267162                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110990.267162                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110990.267162                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110990.267162                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu7.dcache.writebacks::total              191                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1194                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1194                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           68                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1262                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1262                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          486                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          486                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          486                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     42921963                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     42921963                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     42921963                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     42921963                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     42921963                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     42921963                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003142                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003142                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003142                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003142                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88316.796296                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88316.796296                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88316.796296                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88316.796296                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88316.796296                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88316.796296                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
