[Fetch] PC: 00000000 | instr: 00500093
[Specula] Decoded instr: 00500093 at PC 00000000 | opcode=0 rd=1 rs1=0 rs2=0 imm=00000005
[BP] PC=00000000 prediction=0 target=00000004 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x1 rs1=x0 rs2=x0 imm=00000005
[Specula] Non-branch, incrementing PC from 00000000 to 00000004
[Fetch] PC: 00000004 | instr: 00500113
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=1 src1=0 src2=0 rob=0
[DISPATCH] Sent to RS: dest=p1 rob=0
[RS] Slot 0: op=0 dest=1 src1=0 ready=1 src2=0 ready=1 rob=0
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=1 src1=0 src2=0 rob=0
[Execute] Dequeued RS entry: op=0 dest=p1 rob=0
[Execute] Sent to ALU: op=0 a=0 b=5 dest=p1 rob=0 (useImm=1)
[Specula] Decoded instr: 00500113 at PC 00000004 | opcode=0 rd=2 rs1=0 rs2=0 imm=00000005
[BP] PC=00000004 prediction=0 target=00000008 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x2 rs1=x0 rs2=x0 imm=00000005
[Specula] Non-branch, incrementing PC from 00000004 to 00000008
[ALU] Received ALUReq: opcode=0 a=0 b=5 dest=1 rob=0
[ALU] op=0 a=0 b=5 -> res=5 dest=1 rob=0 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000008 | instr: 00208263
[Writeback] ALU result: res=5 dest=p1 rob=0
[Writeback] ROB[0] completed with result=5, PRF[p1] = 5
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=2 src1=0 src2=0 rob=1
[DISPATCH] Sent to RS: dest=p2 rob=1
[ROB] Committing ROB[0]: no old physical register to free
[RS] Slot 0: op=0 dest=2 src1=0 ready=1 src2=0 ready=1 rob=1
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=2 src1=0 src2=0 rob=1
[Execute] Dequeued RS entry: op=0 dest=p2 rob=1
[Execute] Sent to ALU: op=0 a=0 b=5 dest=p2 rob=1 (useImm=1)
[Specula] Decoded instr: 00208263 at PC 00000008 | opcode=4 rd=4 rs1=1 rs2=2 imm=00000004
[BP] PC=00000008 prediction=0 target=0000000c valid=0
[RENAME] Stored decoded instr: opcode=4 rd=x4 rs1=x1 rs2=x2 imm=00000004
[Specula] BRANCH detected! Using predicted PC: 0000000c
[ALU] Received ALUReq: opcode=0 a=0 b=5 dest=2 rob=1
[ALU] op=0 a=0 b=5 -> res=5 dest=2 rob=1 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000000c | instr: 00a00293
[Writeback] ALU result: res=5 dest=p2 rob=1
[Writeback] ROB[1] completed with result=5, PRF[p2] = 5
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=4 dest=3 src1=1 src2=2 rob=2
[DISPATCH] Sent to RS: dest=p3 rob=2
[ROB] Committing ROB[1]: no old physical register to free
[RS] Slot 0: op=4 dest=3 src1=1 ready=1 src2=2 ready=1 rob=2
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=4 dest=3 src1=1 src2=2 rob=2
[Execute] Dequeued RS entry: op=4 dest=p3 rob=2
[Execute] Sent to ALU: op=4 a=5 b=5 dest=p3 rob=2 (useImm=0)
[Specula] Decoded instr: 00a00293 at PC 0000000c | opcode=0 rd=5 rs1=0 rs2=0 imm=0000000a
[BP] PC=0000000c prediction=0 target=00000010 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x5 rs1=x0 rs2=x0 imm=0000000a
[Specula] Non-branch, incrementing PC from 0000000c to 00000010
[ALU] Received ALUReq: opcode=4 a=5 b=5 dest=3 rob=2
[ALU] op=4 a=5 b=5 -> res=0 dest=3 rob=2 (isBranch=1 taken=1 target=0000000c)
[Fetch] PC: 00000010 | instr: 00000013
[Writeback] ALU result: res=0 dest=p3 rob=2
[Writeback] ROB[2] completed with result=0, PRF[p3] = 0
[Branch Resolution] PC=00000008 predicted=0000000c actual=0000000c | correct
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=4 src1=0 src2=0 rob=3
[DISPATCH] Sent to RS: dest=p4 rob=3
[ROB] Committing ROB[2]: no old physical register to free
[RS] Slot 0: op=0 dest=4 src1=0 ready=1 src2=0 ready=1 rob=3
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=4 src1=0 src2=0 rob=3
[Execute] Dequeued RS entry: op=0 dest=p4 rob=3
[Execute] Sent to ALU: op=0 a=0 b=10 dest=p4 rob=3 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000010 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000010 prediction=0 target=00000014 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000010 to 00000014
[ALU] Received ALUReq: opcode=0 a=0 b=10 dest=4 rob=3
[ALU] op=0 a=0 b=10 -> res=10 dest=4 rob=3 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000014 | instr: 00000013
[Writeback] ALU result: res=10 dest=p4 rob=3
[Writeback] ROB[3] completed with result=10, PRF[p4] = 10
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=4
[DISPATCH] Sent to RS: dest=p0 rob=4
[ROB] Committing ROB[3]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=4
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=4
[Execute] Dequeued RS entry: op=0 dest=p0 rob=4
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=4 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000014 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000014 prediction=0 target=00000018 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000014 to 00000018
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=4
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=4 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000018 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=4
[Writeback] ROB[4] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=5
[DISPATCH] Sent to RS: dest=p0 rob=5
[ROB] Committing ROB[4]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=5
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=5
[Execute] Dequeued RS entry: op=0 dest=p0 rob=5
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=5 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000018 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000018 prediction=0 target=0000001c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000018 to 0000001c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=5
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=5 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000001c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=5
[Writeback] ROB[5] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=6
[DISPATCH] Sent to RS: dest=p0 rob=6
[ROB] Committing ROB[5]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=6
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=6
[Execute] Dequeued RS entry: op=0 dest=p0 rob=6
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=6 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000001c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000001c prediction=0 target=00000020 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000001c to 00000020
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=6
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=6 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000020 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=6
[Writeback] ROB[6] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=7
[DISPATCH] Sent to RS: dest=p0 rob=7
[ROB] Committing ROB[6]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=7
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=7
[Execute] Dequeued RS entry: op=0 dest=p0 rob=7
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=7 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000020 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000020 prediction=0 target=00000024 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000020 to 00000024
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=7
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=7 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000024 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=7
[Writeback] ROB[7] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=8
[DISPATCH] Sent to RS: dest=p0 rob=8
[ROB] Committing ROB[7]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=8
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=8
[Execute] Dequeued RS entry: op=0 dest=p0 rob=8
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=8 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000024 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000024 prediction=0 target=00000028 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000024 to 00000028
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=8
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=8 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000028 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=8
[Writeback] ROB[8] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=9
[DISPATCH] Sent to RS: dest=p0 rob=9
[ROB] Committing ROB[8]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=9
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=9
[Execute] Dequeued RS entry: op=0 dest=p0 rob=9
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=9 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000028 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000028 prediction=0 target=0000002c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000028 to 0000002c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=9
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=9 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000002c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=9
[Writeback] ROB[9] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=10
[DISPATCH] Sent to RS: dest=p0 rob=10
[ROB] Committing ROB[9]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=10
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=10
[Execute] Dequeued RS entry: op=0 dest=p0 rob=10
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=10 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000002c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000002c prediction=0 target=00000030 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000002c to 00000030
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=10
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=10 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000030 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=10
[Writeback] ROB[10] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=11
[DISPATCH] Sent to RS: dest=p0 rob=11
[ROB] Committing ROB[10]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=11
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=11
[Execute] Dequeued RS entry: op=0 dest=p0 rob=11
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=11 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000030 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000030 prediction=0 target=00000034 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000030 to 00000034
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=11
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=11 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000034 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=11
[Writeback] ROB[11] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=12
[DISPATCH] Sent to RS: dest=p0 rob=12
[ROB] Committing ROB[11]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=12
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=12
[Execute] Dequeued RS entry: op=0 dest=p0 rob=12
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=12 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000034 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000034 prediction=0 target=00000038 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000034 to 00000038
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=12
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=12 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000038 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=12
[Writeback] ROB[12] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=13
[DISPATCH] Sent to RS: dest=p0 rob=13
[ROB] Committing ROB[12]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=13
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=13
[Execute] Dequeued RS entry: op=0 dest=p0 rob=13
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=13 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000038 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000038 prediction=0 target=0000003c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000038 to 0000003c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=13
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=13 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000003c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=13
[Writeback] ROB[13] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=14
[DISPATCH] Sent to RS: dest=p0 rob=14
[ROB] Committing ROB[13]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=14
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=14
[Execute] Dequeued RS entry: op=0 dest=p0 rob=14
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=14 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000003c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000003c prediction=0 target=00000040 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000003c to 00000040
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=14
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=14 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000040 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=14
[Writeback] ROB[14] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=15
[DISPATCH] Sent to RS: dest=p0 rob=15
[ROB] Committing ROB[14]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=15
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=15
[Execute] Dequeued RS entry: op=0 dest=p0 rob=15
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=15 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000040 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000040 prediction=0 target=00000044 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000040 to 00000044
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=15
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=15 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000044 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=15
[Writeback] ROB[15] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=16
[DISPATCH] Sent to RS: dest=p0 rob=16
[ROB] Committing ROB[15]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=16
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=16
[Execute] Dequeued RS entry: op=0 dest=p0 rob=16
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=16 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000044 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000044 prediction=0 target=00000048 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000044 to 00000048
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=16
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=16 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000048 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=16
[Writeback] ROB[16] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=17
[DISPATCH] Sent to RS: dest=p0 rob=17
[ROB] Committing ROB[16]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=17
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=17
[Execute] Dequeued RS entry: op=0 dest=p0 rob=17
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=17 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000048 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000048 prediction=0 target=0000004c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000048 to 0000004c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=17
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=17 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000004c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=17
[Writeback] ROB[17] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=18
[DISPATCH] Sent to RS: dest=p0 rob=18
[ROB] Committing ROB[17]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=18
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=18
[Execute] Dequeued RS entry: op=0 dest=p0 rob=18
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=18 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000004c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000004c prediction=0 target=00000050 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000004c to 00000050
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=18
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=18 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000050 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=18
[Writeback] ROB[18] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=19
[DISPATCH] Sent to RS: dest=p0 rob=19
[ROB] Committing ROB[18]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=19
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=19
[Execute] Dequeued RS entry: op=0 dest=p0 rob=19
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=19 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000050 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000050 prediction=0 target=00000054 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000050 to 00000054
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=19
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=19 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000054 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=19
[Writeback] ROB[19] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=20
[DISPATCH] Sent to RS: dest=p0 rob=20
[ROB] Committing ROB[19]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=20
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=20
[Execute] Dequeued RS entry: op=0 dest=p0 rob=20
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=20 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000054 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000054 prediction=0 target=00000058 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000054 to 00000058
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=20
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=20 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000058 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=20
[Writeback] ROB[20] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=21
[DISPATCH] Sent to RS: dest=p0 rob=21
[ROB] Committing ROB[20]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=21
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=21
[Execute] Dequeued RS entry: op=0 dest=p0 rob=21
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=21 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000058 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000058 prediction=0 target=0000005c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000058 to 0000005c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=21
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=21 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000005c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=21
[Writeback] ROB[21] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=22
[DISPATCH] Sent to RS: dest=p0 rob=22
[ROB] Committing ROB[21]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=22
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=22
[Execute] Dequeued RS entry: op=0 dest=p0 rob=22
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=22 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000005c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000005c prediction=0 target=00000060 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000005c to 00000060
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=22
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=22 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000060 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=22
[Writeback] ROB[22] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=23
[DISPATCH] Sent to RS: dest=p0 rob=23
[ROB] Committing ROB[22]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=23
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=23
[Execute] Dequeued RS entry: op=0 dest=p0 rob=23
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=23 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000060 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000060 prediction=0 target=00000064 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000060 to 00000064
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=23
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=23 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000064 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=23
[Writeback] ROB[23] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=24
[DISPATCH] Sent to RS: dest=p0 rob=24
[ROB] Committing ROB[23]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=24
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=24
[Execute] Dequeued RS entry: op=0 dest=p0 rob=24
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=24 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000064 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000064 prediction=0 target=00000068 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000064 to 00000068
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=24
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=24 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000068 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=24
[Writeback] ROB[24] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=25
[DISPATCH] Sent to RS: dest=p0 rob=25
[ROB] Committing ROB[24]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=25
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=25
[Execute] Dequeued RS entry: op=0 dest=p0 rob=25
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=25 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000068 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000068 prediction=0 target=0000006c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000068 to 0000006c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=25
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=25 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000006c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=25
[Writeback] ROB[25] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=26
[DISPATCH] Sent to RS: dest=p0 rob=26
[ROB] Committing ROB[25]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=26
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=26
[Execute] Dequeued RS entry: op=0 dest=p0 rob=26
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=26 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000006c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000006c prediction=0 target=00000070 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000006c to 00000070
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=26
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=26 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000070 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=26
[Writeback] ROB[26] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=27
[DISPATCH] Sent to RS: dest=p0 rob=27
[ROB] Committing ROB[26]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=27
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=27
[Execute] Dequeued RS entry: op=0 dest=p0 rob=27
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=27 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000070 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000070 prediction=0 target=00000074 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000070 to 00000074
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=27
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=27 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000074 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=27
[Writeback] ROB[27] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=28
[DISPATCH] Sent to RS: dest=p0 rob=28
[ROB] Committing ROB[27]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=28
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=28
[Execute] Dequeued RS entry: op=0 dest=p0 rob=28
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=28 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000074 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000074 prediction=0 target=00000078 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000074 to 00000078
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=28
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=28 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000078 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=28
[Writeback] ROB[28] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=29
[DISPATCH] Sent to RS: dest=p0 rob=29
[ROB] Committing ROB[28]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=29
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=29
[Execute] Dequeued RS entry: op=0 dest=p0 rob=29
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=29 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000078 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000078 prediction=0 target=0000007c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000078 to 0000007c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=29
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=29 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000007c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=29
[Writeback] ROB[29] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=30
[DISPATCH] Sent to RS: dest=p0 rob=30
[ROB] Committing ROB[29]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=30
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=30
[Execute] Dequeued RS entry: op=0 dest=p0 rob=30
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=30 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000007c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000007c prediction=0 target=00000080 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000007c to 00000080
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=30
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=30 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000080 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=30
[Writeback] ROB[30] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=31
[DISPATCH] Sent to RS: dest=p0 rob=31
[ROB] Committing ROB[30]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=31
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=31
[Execute] Dequeued RS entry: op=0 dest=p0 rob=31
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=31 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000080 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000080 prediction=0 target=00000084 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000080 to 00000084
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=31
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=31 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000084 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=31
[Writeback] ROB[31] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=0
[DISPATCH] Sent to RS: dest=p0 rob=0
[ROB] Committing ROB[31]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=0
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=0
[Execute] Dequeued RS entry: op=0 dest=p0 rob=0
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=0 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000084 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000084 prediction=0 target=00000088 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000084 to 00000088
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=0
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=0 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000088 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=0
[Writeback] ROB[0] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=1
[DISPATCH] Sent to RS: dest=p0 rob=1
[ROB] Committing ROB[0]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=1
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=1
[Execute] Dequeued RS entry: op=0 dest=p0 rob=1
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=1 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000088 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000088 prediction=0 target=0000008c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000088 to 0000008c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=1
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=1 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000008c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=1
[Writeback] ROB[1] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=2
[DISPATCH] Sent to RS: dest=p0 rob=2
[ROB] Committing ROB[1]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=2
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=2
[Execute] Dequeued RS entry: op=0 dest=p0 rob=2
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=2 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000008c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000008c prediction=0 target=00000090 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000008c to 00000090
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=2
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=2 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000090 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=2
[Writeback] ROB[2] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=3
[DISPATCH] Sent to RS: dest=p0 rob=3
[ROB] Committing ROB[2]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=3
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=3
[Execute] Dequeued RS entry: op=0 dest=p0 rob=3
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=3 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000090 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000090 prediction=0 target=00000094 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000090 to 00000094
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=3
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=3 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000094 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=3
[Writeback] ROB[3] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=4
[DISPATCH] Sent to RS: dest=p0 rob=4
[ROB] Committing ROB[3]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=4
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=4
[Execute] Dequeued RS entry: op=0 dest=p0 rob=4
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=4 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000094 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000094 prediction=0 target=00000098 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000094 to 00000098
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=4
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=4 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000098 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=4
[Writeback] ROB[4] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=5
[DISPATCH] Sent to RS: dest=p0 rob=5
[ROB] Committing ROB[4]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=5
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=5
[Execute] Dequeued RS entry: op=0 dest=p0 rob=5
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=5 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 00000098 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=00000098 prediction=0 target=0000009c valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 00000098 to 0000009c
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=5
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=5 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 0000009c | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=5
[Writeback] ROB[5] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=6
[DISPATCH] Sent to RS: dest=p0 rob=6
[ROB] Committing ROB[5]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=6
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=6
[Execute] Dequeued RS entry: op=0 dest=p0 rob=6
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=6 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 0000009c | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=0000009c prediction=0 target=000000a0 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 0000009c to 000000a0
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=6
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=6 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000a0 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=6
[Writeback] ROB[6] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=7
[DISPATCH] Sent to RS: dest=p0 rob=7
[ROB] Committing ROB[6]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=7
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=7
[Execute] Dequeued RS entry: op=0 dest=p0 rob=7
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=7 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000a0 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000a0 prediction=0 target=000000a4 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000a0 to 000000a4
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=7
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=7 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000a4 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=7
[Writeback] ROB[7] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=8
[DISPATCH] Sent to RS: dest=p0 rob=8
[ROB] Committing ROB[7]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=8
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=8
[Execute] Dequeued RS entry: op=0 dest=p0 rob=8
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=8 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000a4 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000a4 prediction=0 target=000000a8 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000a4 to 000000a8
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=8
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=8 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000a8 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=8
[Writeback] ROB[8] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=9
[DISPATCH] Sent to RS: dest=p0 rob=9
[ROB] Committing ROB[8]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=9
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=9
[Execute] Dequeued RS entry: op=0 dest=p0 rob=9
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=9 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000a8 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000a8 prediction=0 target=000000ac valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000a8 to 000000ac
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=9
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=9 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000ac | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=9
[Writeback] ROB[9] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=10
[DISPATCH] Sent to RS: dest=p0 rob=10
[ROB] Committing ROB[9]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=10
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=10
[Execute] Dequeued RS entry: op=0 dest=p0 rob=10
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=10 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000ac | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000ac prediction=0 target=000000b0 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000ac to 000000b0
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=10
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=10 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000b0 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=10
[Writeback] ROB[10] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=11
[DISPATCH] Sent to RS: dest=p0 rob=11
[ROB] Committing ROB[10]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=11
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=11
[Execute] Dequeued RS entry: op=0 dest=p0 rob=11
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=11 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000b0 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000b0 prediction=0 target=000000b4 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000b0 to 000000b4
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=11
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=11 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000b4 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=11
[Writeback] ROB[11] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=12
[DISPATCH] Sent to RS: dest=p0 rob=12
[ROB] Committing ROB[11]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=12
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=12
[Execute] Dequeued RS entry: op=0 dest=p0 rob=12
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=12 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000b4 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000b4 prediction=0 target=000000b8 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000b4 to 000000b8
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=12
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=12 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000b8 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=12
[Writeback] ROB[12] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=13
[DISPATCH] Sent to RS: dest=p0 rob=13
[ROB] Committing ROB[12]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=13
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=13
[Execute] Dequeued RS entry: op=0 dest=p0 rob=13
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=13 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000b8 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000b8 prediction=0 target=000000bc valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000b8 to 000000bc
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=13
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=13 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000bc | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=13
[Writeback] ROB[13] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=14
[DISPATCH] Sent to RS: dest=p0 rob=14
[ROB] Committing ROB[13]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=14
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=14
[Execute] Dequeued RS entry: op=0 dest=p0 rob=14
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=14 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000bc | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000bc prediction=0 target=000000c0 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000bc to 000000c0
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=14
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=14 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000c0 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=14
[Writeback] ROB[14] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=15
[DISPATCH] Sent to RS: dest=p0 rob=15
[ROB] Committing ROB[14]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=15
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=15
[Execute] Dequeued RS entry: op=0 dest=p0 rob=15
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=15 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000c0 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000c0 prediction=0 target=000000c4 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000c0 to 000000c4
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=15
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=15 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000c4 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=15
[Writeback] ROB[15] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=16
[DISPATCH] Sent to RS: dest=p0 rob=16
[ROB] Committing ROB[15]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=16
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=16
[Execute] Dequeued RS entry: op=0 dest=p0 rob=16
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=16 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000c4 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000c4 prediction=0 target=000000c8 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000c4 to 000000c8
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=16
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=16 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000c8 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=16
[Writeback] ROB[16] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=17
[DISPATCH] Sent to RS: dest=p0 rob=17
[ROB] Committing ROB[16]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=17
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=17
[Execute] Dequeued RS entry: op=0 dest=p0 rob=17
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=17 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000c8 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000c8 prediction=0 target=000000cc valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000c8 to 000000cc
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=17
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=17 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000cc | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=17
[Writeback] ROB[17] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=18
[DISPATCH] Sent to RS: dest=p0 rob=18
[ROB] Committing ROB[17]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=18
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=18
[Execute] Dequeued RS entry: op=0 dest=p0 rob=18
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=18 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000cc | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000cc prediction=0 target=000000d0 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000cc to 000000d0
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=18
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=18 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000d0 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=18
[Writeback] ROB[18] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=19
[DISPATCH] Sent to RS: dest=p0 rob=19
[ROB] Committing ROB[18]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=19
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=19
[Execute] Dequeued RS entry: op=0 dest=p0 rob=19
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=19 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000d0 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000d0 prediction=0 target=000000d4 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000d0 to 000000d4
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=19
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=19 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000d4 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=19
[Writeback] ROB[19] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=20
[DISPATCH] Sent to RS: dest=p0 rob=20
[ROB] Committing ROB[19]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=20
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=20
[Execute] Dequeued RS entry: op=0 dest=p0 rob=20
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=20 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000d4 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000d4 prediction=0 target=000000d8 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000d4 to 000000d8
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=20
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=20 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000d8 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=20
[Writeback] ROB[20] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=21
[DISPATCH] Sent to RS: dest=p0 rob=21
[ROB] Committing ROB[20]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=21
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=21
[Execute] Dequeued RS entry: op=0 dest=p0 rob=21
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=21 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000d8 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000d8 prediction=0 target=000000dc valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000d8 to 000000dc
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=21
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=21 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000dc | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=21
[Writeback] ROB[21] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=22
[DISPATCH] Sent to RS: dest=p0 rob=22
[ROB] Committing ROB[21]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=22
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=22
[Execute] Dequeued RS entry: op=0 dest=p0 rob=22
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=22 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000dc | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000dc prediction=0 target=000000e0 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000dc to 000000e0
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=22
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=22 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000e0 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=22
[Writeback] ROB[22] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=23
[DISPATCH] Sent to RS: dest=p0 rob=23
[ROB] Committing ROB[22]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=23
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=23
[Execute] Dequeued RS entry: op=0 dest=p0 rob=23
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=23 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000e0 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000e0 prediction=0 target=000000e4 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000e0 to 000000e4
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=23
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=23 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000e4 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=23
[Writeback] ROB[23] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=24
[DISPATCH] Sent to RS: dest=p0 rob=24
[ROB] Committing ROB[23]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=24
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=24
[Execute] Dequeued RS entry: op=0 dest=p0 rob=24
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=24 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000e4 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000e4 prediction=0 target=000000e8 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000e4 to 000000e8
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=24
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=24 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000e8 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=24
[Writeback] ROB[24] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=25
[DISPATCH] Sent to RS: dest=p0 rob=25
[ROB] Committing ROB[24]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=25
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=25
[Execute] Dequeued RS entry: op=0 dest=p0 rob=25
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=25 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000e8 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000e8 prediction=0 target=000000ec valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000e8 to 000000ec
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=25
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=25 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000ec | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=25
[Writeback] ROB[25] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=26
[DISPATCH] Sent to RS: dest=p0 rob=26
[ROB] Committing ROB[25]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=26
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=26
[Execute] Dequeued RS entry: op=0 dest=p0 rob=26
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=26 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000ec | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000ec prediction=0 target=000000f0 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000ec to 000000f0
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=26
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=26 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000f0 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=26
[Writeback] ROB[26] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=27
[DISPATCH] Sent to RS: dest=p0 rob=27
[ROB] Committing ROB[26]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=27
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=27
[Execute] Dequeued RS entry: op=0 dest=p0 rob=27
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=27 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000f0 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000f0 prediction=0 target=000000f4 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000f0 to 000000f4
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=27
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=27 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000f4 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=27
[Writeback] ROB[27] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=28
[DISPATCH] Sent to RS: dest=p0 rob=28
[ROB] Committing ROB[27]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=28
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=28
[Execute] Dequeued RS entry: op=0 dest=p0 rob=28
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=28 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000f4 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000f4 prediction=0 target=000000f8 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000f4 to 000000f8
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=28
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=28 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000f8 | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=28
[Writeback] ROB[28] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=29
[DISPATCH] Sent to RS: dest=p0 rob=29
[ROB] Committing ROB[28]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=29
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=29
[Execute] Dequeued RS entry: op=0 dest=p0 rob=29
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=29 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000f8 | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000f8 prediction=0 target=000000fc valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000f8 to 000000fc
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=29
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=29 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 000000fc | instr: 00000013
[Writeback] ALU result: res=0 dest=p0 rob=29
[Writeback] ROB[29] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=30
[DISPATCH] Sent to RS: dest=p0 rob=30
[ROB] Committing ROB[29]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=30
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=30
[Execute] Dequeued RS entry: op=0 dest=p0 rob=30
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=30 (useImm=1)
[Specula] Decoded instr: 00000013 at PC 000000fc | opcode=0 rd=0 rs1=0 rs2=0 imm=00000000
[BP] PC=000000fc prediction=0 target=00000100 valid=0
[RENAME] Stored decoded instr: opcode=0 rd=x0 rs1=x0 rs2=x0 imm=00000000
[Specula] Non-branch, incrementing PC from 000000fc to 00000100
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=30
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=30 (isBranch=0 taken=0 target=00000000)
[Fetch] PC: 00000100 | instr: 00000013
[Specula] Halting at PC: 00000100
[Writeback] ALU result: res=0 dest=p0 rob=30
[Writeback] ROB[30] completed with result=0, PRF[p0] = 0
[DEBUG] doDispatch rule firing! renameDone=1
[RS][ENQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=31
[DISPATCH] Sent to RS: dest=p0 rob=31
[ROB] Committing ROB[30]: no old physical register to free
[RS] Slot 0: op=0 dest=0 src1=0 ready=1 src2=0 ready=1 rob=31
[DEBUG] doExecute rule firing: rs.notEmpty=1 alu.notFull=1
[RS][DEQ] entry.opcode=0 dest=0 src1=0 src2=0 rob=31
[Execute] Dequeued RS entry: op=0 dest=p0 rob=31
[Execute] Sent to ALU: op=0 a=0 b=0 dest=p0 rob=31 (useImm=1)
[ALU] Received ALUReq: opcode=0 a=0 b=0 dest=0 rob=31
[ALU] op=0 a=0 b=0 -> res=0 dest=0 rob=31 (isBranch=0 taken=0 target=00000000)
[Writeback] ALU result: res=0 dest=p0 rob=31
[Writeback] ROB[31] completed with result=0, PRF[p0] = 0
[ROB] Committing ROB[31]: no old physical register to free
[Specula] Simulation complete - all instructions retired
