INFO-FLOW: Workspace S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01 opened at Sun Dec 11 17:47:19 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: S:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: S:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.973 sec.
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.082 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.155 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.116 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Radix/radix01/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Radix/radix01/directives.tcl
Execute     set_directive_top -name radix radix 
INFO: [HLS 200-1510] Running: set_directive_top -name radix radix 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.042 seconds; current allocated memory: 676.645 MB.
INFO: [HLS 200-10] Analyzing design file '../../Code/radix/radix.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../Code/radix/radix.c as C
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../../Code/radix/radix.c -foptimization-record-file=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot S:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I S:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I S:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c {-hls-platform-db-name=S:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.c.clang.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.c.clang.err.log 
Command       ap_eval done; 0.153 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top radix -name=radix 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c {-hls-platform-db-name=S:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/clang.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.143 sec.
WARNING: [HLS 207-4053] incompatible pointer types passing 'uint8_t [array_size]' to parameter of type 'int *' (../../Code/radix/radix.c:73:12)
INFO: [HLS 207-4414] passing argument to parameter 'array' here (../../Code/radix/radix.c:48:20)
WARNING: [HLS 207-4056] incompatible pointer to integer conversion assigning to 'uint8_t' (aka 'unsigned char') from 'uint8_t [array_size]' (../../Code/radix/radix.c:74:10)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c std=gnu99 -target fpga  -directive=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/.systemc_flag 
INFO-FLOW: exec S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/.systemc_flag -fix-errors S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c std=gnu99 -target fpga  -directive=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/all.directive.json 
INFO-FLOW: exec S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/all.directive.json -fix-errors S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.clang-tidy.loop-label.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.xilinx-dataflow-lawyer.diag.yml S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.xilinx-dataflow-lawyer.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I S:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I S:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.bc {-hls-platform-db-name=S:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.clang.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.pp.0.c.clang.err.log 
Command       ap_eval done; 0.155 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 677.770 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc -args  "S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.g.bc"  
Execute         ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.g.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.1.lower.bc -args S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.1.lower.bc > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.2.m1.bc -args S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.1.lower.bc -only-needed S:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc S:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.1.lower.bc -only-needed S:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc S:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.2.m1.bc > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.061 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.062 sec.
Execute       run_link_or_opt -opt -out S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.3.fpc.bc -args S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=radix -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=radix -reflow-float-conversion -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.3.fpc.bc > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.779 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.78 sec.
Execute       run_link_or_opt -out S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.4.m2.bc -args S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.3.fpc.bc -only-needed S:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.3.fpc.bc -only-needed S:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.4.m2.bc > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.5.gdce.bc -args S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=radix 
Execute         ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.5.gdce.bc > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr S:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=radix -mllvm -hls-db-dir -mllvm S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.5.gdce.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=S:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO: [HLS 214-178] Inlining function 'getMax' into 'radixsort' (../../Code/radix/radix.c:48:0)
INFO: [HLS 214-178] Inlining function 'countingSort' into 'radixsort' (../../Code/radix/radix.c:48:0)
INFO: [HLS 214-178] Inlining function 'radixsort' into 'radix' (../../Code/radix/radix.c:57:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:10:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:21:15)
WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:31:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:35:41)
WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:35:38)
WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:39:74)
WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:44:38)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.319 seconds; current allocated memory: 678.504 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.504 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top radix -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.0.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 684.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.1.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.2.prechk.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 685.863 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.g.1.bc to S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.o.1.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (../../Code/radix/radix.c:64) in function 'radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (../../Code/radix/radix.c:8) in function 'radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (../../Code/radix/radix.c:26) in function 'radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_3' (../../Code/radix/radix.c:30) in function 'radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_4' (../../Code/radix/radix.c:34) in function 'radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_5' (../../Code/radix/radix.c:38) in function 'radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_6' (../../Code/radix/radix.c:43) in function 'radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (../../Code/radix/radix.c:20) in function 'radix' automatically.
Command         transform done; 0.196 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.o.1.tmp.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 708.309 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.o.2.bc -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../../Code/radix/radix.c:16:23) in function 'radix' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../../Code/radix/radix.c:68:22)
INFO: [HLS 200-472] Inferring partial write operation for 'count' (../../Code/radix/radix.c:27:38)
INFO: [HLS 200-472] Inferring partial write operation for 'count' (../../Code/radix/radix.c:31:59)
INFO: [HLS 200-472] Inferring partial write operation for 'count' (../../Code/radix/radix.c:35:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (../../Code/radix/radix.c:39:72)
INFO: [HLS 200-472] Inferring partial write operation for 'count' (../../Code/radix/radix.c:40:59)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../../Code/radix/radix.c:44:38)
Command         transform done; 0.102 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 772.113 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.38 sec.
Command     elaborate done; 4.537 sec.
Execute     ap_eval exec zip -j S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'radix' ...
Execute       ap_set_top_model radix 
Execute       get_model_list radix -filter all-wo-channel -topdown 
Execute       preproc_iomode -model radix 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_43_6 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_38_5 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_34_4 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_30_3 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_26_2 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_9_1 
Execute       preproc_iomode -model radix_Pipeline_VITIS_LOOP_66_1 
Execute       get_model_list radix -filter all-wo-channel 
INFO-FLOW: Model list for configure: radix_Pipeline_VITIS_LOOP_66_1 radix_Pipeline_VITIS_LOOP_9_1 radix_Pipeline_VITIS_LOOP_20_1 radix_Pipeline_VITIS_LOOP_26_2 radix_Pipeline_VITIS_LOOP_30_3 radix_Pipeline_VITIS_LOOP_34_4 radix_Pipeline_VITIS_LOOP_38_5 radix_Pipeline_VITIS_LOOP_43_6 radix
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_66_1 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_66_1 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_66_1 
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_9_1 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_9_1 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_9_1 
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_26_2 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_26_2 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_26_2 
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_30_3 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_30_3 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_30_3 
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_34_4 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_34_4 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_34_4 
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_38_5 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_38_5 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_38_5 
INFO-FLOW: Configuring Module : radix_Pipeline_VITIS_LOOP_43_6 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_43_6 
Execute       apply_spec_resource_limit radix_Pipeline_VITIS_LOOP_43_6 
INFO-FLOW: Configuring Module : radix ...
Execute       set_default_model radix 
Execute       apply_spec_resource_limit radix 
INFO-FLOW: Model list for preprocess: radix_Pipeline_VITIS_LOOP_66_1 radix_Pipeline_VITIS_LOOP_9_1 radix_Pipeline_VITIS_LOOP_20_1 radix_Pipeline_VITIS_LOOP_26_2 radix_Pipeline_VITIS_LOOP_30_3 radix_Pipeline_VITIS_LOOP_34_4 radix_Pipeline_VITIS_LOOP_38_5 radix_Pipeline_VITIS_LOOP_43_6 radix
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_66_1 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_66_1 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_66_1 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_66_1 
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_9_1 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_9_1 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_9_1 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_9_1 
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_26_2 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_26_2 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_26_2 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_26_2 
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_30_3 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_30_3 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_30_3 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_30_3 
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_34_4 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_34_4 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_34_4 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_34_4 
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_38_5 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_38_5 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_38_5 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_38_5 
INFO-FLOW: Preprocessing Module: radix_Pipeline_VITIS_LOOP_43_6 ...
Execute       set_default_model radix_Pipeline_VITIS_LOOP_43_6 
Execute       cdfg_preprocess -model radix_Pipeline_VITIS_LOOP_43_6 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_43_6 
INFO-FLOW: Preprocessing Module: radix ...
Execute       set_default_model radix 
Execute       cdfg_preprocess -model radix 
Execute       rtl_gen_preprocess radix 
INFO-FLOW: Model list for synthesis: radix_Pipeline_VITIS_LOOP_66_1 radix_Pipeline_VITIS_LOOP_9_1 radix_Pipeline_VITIS_LOOP_20_1 radix_Pipeline_VITIS_LOOP_26_2 radix_Pipeline_VITIS_LOOP_30_3 radix_Pipeline_VITIS_LOOP_34_4 radix_Pipeline_VITIS_LOOP_38_5 radix_Pipeline_VITIS_LOOP_43_6 radix
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_66_1 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_66_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 776.410 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_66_1.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_66_1 
Execute       bind -model radix_Pipeline_VITIS_LOOP_66_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 777.598 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_66_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_9_1 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_9_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('vla1_load_1', ../../Code/radix/radix.c:10) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 778.309 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_9_1.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_9_1 
Execute       bind -model radix_Pipeline_VITIS_LOOP_9_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 778.328 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_9_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('vla1_load_10', ../../Code/radix/radix.c:21) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 73, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 778.965 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.143 sec.
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model radix_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 779.090 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_26_2 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_26_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 779.500 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_26_2.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_26_2 
Execute       bind -model radix_Pipeline_VITIS_LOOP_26_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 779.750 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_26_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_30_3 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_30_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_3'.
WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to schedule 'load' operation ('vla1_load_7', ../../Code/radix/radix.c:31) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 74, loop 'VITIS_LOOP_30_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 780.457 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.143 sec.
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_30_3.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_30_3 
Execute       bind -model radix_Pipeline_VITIS_LOOP_30_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 780.664 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_30_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_34_4 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_34_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 780.977 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_34_4.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_34_4 
Execute       bind -model radix_Pipeline_VITIS_LOOP_34_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 781.273 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_34_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_38_5 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_38_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_5'.
WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_38_5'): Unable to schedule 'load' operation ('vla1_load_4', ../../Code/radix/radix.c:39) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 74, loop 'VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 781.926 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.146 sec.
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_38_5.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_38_5 
Execute       bind -model radix_Pipeline_VITIS_LOOP_38_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 781.961 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_38_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_Pipeline_VITIS_LOOP_43_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_Pipeline_VITIS_LOOP_43_6 
Execute       schedule -model radix_Pipeline_VITIS_LOOP_43_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_6'.
WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_43_6' (loop 'VITIS_LOOP_43_6'): Unable to schedule 'store' operation ('vla1_addr_4_write_ln44', ../../Code/radix/radix.c:44) of variable 'trunc_ln44_1', ../../Code/radix/radix.c:44 on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_43_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 782.215 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.sched.adb -f 
INFO-FLOW: Finish scheduling radix_Pipeline_VITIS_LOOP_43_6.
Execute       set_default_model radix_Pipeline_VITIS_LOOP_43_6 
Execute       bind -model radix_Pipeline_VITIS_LOOP_43_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 782.223 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.bind.adb -f 
INFO-FLOW: Finish binding radix_Pipeline_VITIS_LOOP_43_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix 
Execute       schedule -model radix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.156 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 782.863 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.247 sec.
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.sched.adb -f 
INFO-FLOW: Finish scheduling radix.
Execute       set_default_model radix 
Execute       bind -model radix 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 783.285 MB.
Execute       syn_report -verbosereport -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       db_write -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.bind.adb -f 
INFO-FLOW: Finish binding radix.
Execute       get_model_list radix -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_66_1 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_9_1 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_26_2 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_30_3 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_34_4 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_38_5 
Execute       rtl_gen_preprocess radix_Pipeline_VITIS_LOOP_43_6 
Execute       rtl_gen_preprocess radix 
INFO-FLOW: Model list for RTL generation: radix_Pipeline_VITIS_LOOP_66_1 radix_Pipeline_VITIS_LOOP_9_1 radix_Pipeline_VITIS_LOOP_20_1 radix_Pipeline_VITIS_LOOP_26_2 radix_Pipeline_VITIS_LOOP_30_3 radix_Pipeline_VITIS_LOOP_34_4 radix_Pipeline_VITIS_LOOP_38_5 radix_Pipeline_VITIS_LOOP_43_6 radix
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_66_1 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_Pipeline_VITIS_LOOP_66_1' pipeline 'VITIS_LOOP_66_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 784.984 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_66_1 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_66_1 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_66_1 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_66_1 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_66_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_66_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_66_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_66_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_66_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_66_1 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_66_1 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_66_1 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_9_1 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 786.812 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_9_1 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_9_1 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_9_1 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_9_1 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_9_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_9_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_9_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_9_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_9_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_9_1 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_9_1 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_9_1 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_20_1 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_5ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 788.551 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_20_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_20_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_20_1 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_20_1 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_20_1 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_20_1 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_26_2 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 790.094 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_26_2 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_26_2 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_26_2 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_26_2 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_26_2 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_26_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_26_2 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_26_2_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_26_2 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_26_2 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_26_2 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_26_2 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_30_3 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_Pipeline_VITIS_LOOP_30_3' pipeline 'VITIS_LOOP_30_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_5ns_3_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_30_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 791.867 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_30_3 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_30_3 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_30_3 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_30_3 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_30_3 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_30_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_30_3 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_30_3_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_30_3 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_30_3 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_30_3 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_30_3 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_34_4 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_Pipeline_VITIS_LOOP_34_4' pipeline 'VITIS_LOOP_34_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 793.348 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_34_4 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_34_4 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_34_4 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_34_4 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_34_4 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_34_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_34_4 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_34_4_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_34_4 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_34_4 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_34_4 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_34_4 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_38_5 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_Pipeline_VITIS_LOOP_38_5' pipeline 'VITIS_LOOP_38_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_5ns_3_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 795.098 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_38_5 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_38_5 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_38_5 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_38_5 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_38_5 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_38_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_38_5 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_38_5_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_38_5 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_38_5 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_38_5 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_38_5 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_Pipeline_VITIS_LOOP_43_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_Pipeline_VITIS_LOOP_43_6 -top_prefix radix_ -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_Pipeline_VITIS_LOOP_43_6' pipeline 'VITIS_LOOP_43_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_Pipeline_VITIS_LOOP_43_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 796.609 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_43_6 -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix_radix_Pipeline_VITIS_LOOP_43_6 
Execute       gen_rtl radix_Pipeline_VITIS_LOOP_43_6 -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix_radix_Pipeline_VITIS_LOOP_43_6 
Execute       syn_report -csynth -model radix_Pipeline_VITIS_LOOP_43_6 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_43_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_Pipeline_VITIS_LOOP_43_6 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_Pipeline_VITIS_LOOP_43_6_csynth.xml 
Execute       syn_report -verbosereport -model radix_Pipeline_VITIS_LOOP_43_6 -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_Pipeline_VITIS_LOOP_43_6 -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.adb 
Execute       db_write -model radix_Pipeline_VITIS_LOOP_43_6 -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_Pipeline_VITIS_LOOP_43_6 -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix -top_prefix  -sub_prefix radix_ -mg_file S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_5ns_5_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix'.
INFO: [RTMG 210-278] Implementing memory 'radix_vla1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_count_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 799.906 MB.
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix -istop -style xilinx -f -lang vhdl -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/vhdl/radix 
Execute       gen_rtl radix -istop -style xilinx -f -lang vlog -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/verilog/radix 
Execute       syn_report -csynth -model radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/radix_csynth.xml 
Execute       syn_report -verbosereport -model radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.152 sec.
Execute       db_write -model radix -f -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.adb 
Execute       db_write -model radix -bindview -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix -p S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix 
Execute       export_constraint_db -f -tool general -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.constraint.tcl 
Execute       syn_report -designview -model radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.design.xml 
Execute       syn_report -csynthDesign -model radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model radix -o S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.protoinst 
Execute       sc_get_clocks radix 
Execute       sc_get_portdomain radix 
INFO-FLOW: Model list for RTL component generation: radix_Pipeline_VITIS_LOOP_66_1 radix_Pipeline_VITIS_LOOP_9_1 radix_Pipeline_VITIS_LOOP_20_1 radix_Pipeline_VITIS_LOOP_26_2 radix_Pipeline_VITIS_LOOP_30_3 radix_Pipeline_VITIS_LOOP_34_4 radix_Pipeline_VITIS_LOOP_38_5 radix_Pipeline_VITIS_LOOP_43_6 radix
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_66_1] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.compgen.tcl 
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_9_1] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.compgen.tcl 
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component radix_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model radix_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component radix_srem_32ns_5ns_32_36_1.
INFO-FLOW: Append model radix_srem_32ns_5ns_32_36_1
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_26_2] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.compgen.tcl 
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_30_3] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.compgen.tcl 
INFO-FLOW: Found component radix_srem_32ns_5ns_3_36_1.
INFO-FLOW: Append model radix_srem_32ns_5ns_3_36_1
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_34_4] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.compgen.tcl 
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_38_5] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.compgen.tcl 
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_Pipeline_VITIS_LOOP_43_6] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.compgen.tcl 
INFO-FLOW: Found component radix_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix] ... 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.compgen.tcl 
INFO-FLOW: Found component radix_sdiv_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model radix_sdiv_32ns_32ns_32_36_seq_1
INFO-FLOW: Found component radix_srem_32ns_5ns_5_36_seq_1.
INFO-FLOW: Append model radix_srem_32ns_5ns_5_36_seq_1
INFO-FLOW: Found component radix_vla1_RAM_AUTO_1R1W.
INFO-FLOW: Append model radix_vla1_RAM_AUTO_1R1W
INFO-FLOW: Found component radix_count_RAM_AUTO_1R1W.
INFO-FLOW: Append model radix_count_RAM_AUTO_1R1W
INFO-FLOW: Found component radix_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model radix_output_RAM_AUTO_1R1W
INFO-FLOW: Found component radix_control_s_axi.
INFO-FLOW: Append model radix_control_s_axi
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_66_1
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_9_1
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_26_2
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_30_3
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_34_4
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_38_5
INFO-FLOW: Append model radix_Pipeline_VITIS_LOOP_43_6
INFO-FLOW: Append model radix
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: radix_flow_control_loop_pipe_sequential_init radix_flow_control_loop_pipe_sequential_init radix_sdiv_32ns_32ns_32_36_1 radix_srem_32ns_5ns_32_36_1 radix_flow_control_loop_pipe_sequential_init radix_flow_control_loop_pipe_sequential_init radix_srem_32ns_5ns_3_36_1 radix_flow_control_loop_pipe_sequential_init radix_flow_control_loop_pipe_sequential_init radix_flow_control_loop_pipe_sequential_init radix_flow_control_loop_pipe_sequential_init radix_sdiv_32ns_32ns_32_36_seq_1 radix_srem_32ns_5ns_5_36_seq_1 radix_vla1_RAM_AUTO_1R1W radix_count_RAM_AUTO_1R1W radix_output_RAM_AUTO_1R1W radix_control_s_axi radix_Pipeline_VITIS_LOOP_66_1 radix_Pipeline_VITIS_LOOP_9_1 radix_Pipeline_VITIS_LOOP_20_1 radix_Pipeline_VITIS_LOOP_26_2 radix_Pipeline_VITIS_LOOP_30_3 radix_Pipeline_VITIS_LOOP_34_4 radix_Pipeline_VITIS_LOOP_38_5 radix_Pipeline_VITIS_LOOP_43_6 radix
INFO-FLOW: Generating S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model radix_srem_32ns_5ns_32_36_1
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_srem_32ns_5ns_3_36_1
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sdiv_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model radix_srem_32ns_5ns_5_36_seq_1
INFO-FLOW: To file: write model radix_vla1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_count_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_control_s_axi
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_66_1
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_9_1
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_26_2
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_30_3
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_34_4
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_38_5
INFO-FLOW: To file: write model radix_Pipeline_VITIS_LOOP_43_6
INFO-FLOW: To file: write model radix
INFO-FLOW: Generating S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/vhdl' dstVlogDir='S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/vlog' tclDir='S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db' modelList='radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_sdiv_32ns_32ns_32_36_1
radix_srem_32ns_5ns_32_36_1
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_srem_32ns_5ns_3_36_1
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_sdiv_32ns_32ns_32_36_seq_1
radix_srem_32ns_5ns_5_36_seq_1
radix_vla1_RAM_AUTO_1R1W
radix_count_RAM_AUTO_1R1W
radix_output_RAM_AUTO_1R1W
radix_control_s_axi
radix_Pipeline_VITIS_LOOP_66_1
radix_Pipeline_VITIS_LOOP_9_1
radix_Pipeline_VITIS_LOOP_20_1
radix_Pipeline_VITIS_LOOP_26_2
radix_Pipeline_VITIS_LOOP_30_3
radix_Pipeline_VITIS_LOOP_34_4
radix_Pipeline_VITIS_LOOP_38_5
radix_Pipeline_VITIS_LOOP_43_6
radix
' expOnly='0'
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.compgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 805.941 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='radix_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_sdiv_32ns_32ns_32_36_1
radix_srem_32ns_5ns_32_36_1
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_srem_32ns_5ns_3_36_1
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_flow_control_loop_pipe_sequential_init
radix_sdiv_32ns_32ns_32_36_seq_1
radix_srem_32ns_5ns_5_36_seq_1
radix_vla1_RAM_AUTO_1R1W
radix_count_RAM_AUTO_1R1W
radix_output_RAM_AUTO_1R1W
radix_control_s_axi
radix_Pipeline_VITIS_LOOP_66_1
radix_Pipeline_VITIS_LOOP_9_1
radix_Pipeline_VITIS_LOOP_20_1
radix_Pipeline_VITIS_LOOP_26_2
radix_Pipeline_VITIS_LOOP_30_3
radix_Pipeline_VITIS_LOOP_34_4
radix_Pipeline_VITIS_LOOP_38_5
radix_Pipeline_VITIS_LOOP_43_6
radix
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/top-io-be.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.compgen.dataonly.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.compgen.dataonly.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.rtl_wrap.cfg.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.compgen.dataonly.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_66_1.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_9_1.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_26_2.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_30_3.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_34_4.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_38_5.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix_Pipeline_VITIS_LOOP_43_6.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.tbgen.tcl 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/radix.constraint.tcl 
Execute       sc_get_clocks radix 
Execute       source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE radix LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST radix MODULE2INSTS {radix radix radix_Pipeline_VITIS_LOOP_66_1 grp_radix_Pipeline_VITIS_LOOP_66_1_fu_164 radix_Pipeline_VITIS_LOOP_9_1 grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172 radix_Pipeline_VITIS_LOOP_20_1 grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179 radix_Pipeline_VITIS_LOOP_26_2 grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187 radix_Pipeline_VITIS_LOOP_30_3 grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193 radix_Pipeline_VITIS_LOOP_34_4 grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200 radix_Pipeline_VITIS_LOOP_38_5 grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206 radix_Pipeline_VITIS_LOOP_43_6 grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214} INST2MODULE {radix radix grp_radix_Pipeline_VITIS_LOOP_66_1_fu_164 radix_Pipeline_VITIS_LOOP_66_1 grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172 radix_Pipeline_VITIS_LOOP_9_1 grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179 radix_Pipeline_VITIS_LOOP_20_1 grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187 radix_Pipeline_VITIS_LOOP_26_2 grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193 radix_Pipeline_VITIS_LOOP_30_3 grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200 radix_Pipeline_VITIS_LOOP_34_4 grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206 radix_Pipeline_VITIS_LOOP_38_5 grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214 radix_Pipeline_VITIS_LOOP_43_6} INSTDATA {radix {DEPTH 1 CHILDREN {grp_radix_Pipeline_VITIS_LOOP_66_1_fu_164 grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172 grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179 grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187 grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193 grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200 grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206 grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214}} grp_radix_Pipeline_VITIS_LOOP_66_1_fu_164 {DEPTH 2 CHILDREN {}} grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172 {DEPTH 2 CHILDREN {}} grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179 {DEPTH 2 CHILDREN {}} grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187 {DEPTH 2 CHILDREN {}} grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193 {DEPTH 2 CHILDREN {}} grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200 {DEPTH 2 CHILDREN {}} grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206 {DEPTH 2 CHILDREN {}} grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214 {DEPTH 2 CHILDREN {}}} MODULEDATA {radix_Pipeline_VITIS_LOOP_66_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_89_p2 SOURCE ../../Code/radix/radix.c:69 VARIABLE add_ln69 LOOP VITIS_LOOP_66_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_Pipeline_VITIS_LOOP_9_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_155_p2 SOURCE ../../Code/radix/radix.c:9 VARIABLE add_ln9 LOOP VITIS_LOOP_9_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_171_p2 SOURCE ../../Code/radix/radix.c:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_Pipeline_VITIS_LOOP_26_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_68_p2 SOURCE ../../Code/radix/radix.c:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_Pipeline_VITIS_LOOP_30_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_146_p2 SOURCE ../../Code/radix/radix.c:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_d0 SOURCE ../../Code/radix/radix.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_30_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_Pipeline_VITIS_LOOP_34_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_d0 SOURCE ../../Code/radix/radix.c:35 VARIABLE add_ln35 LOOP VITIS_LOOP_34_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_85_p2 SOURCE ../../Code/radix/radix.c:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_Pipeline_VITIS_LOOP_38_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_278_p2 SOURCE ../../Code/radix/radix.c:39 VARIABLE add_ln39 LOOP VITIS_LOOP_38_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_193_p2 SOURCE ../../Code/radix/radix.c:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_Pipeline_VITIS_LOOP_43_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_126_p2 SOURCE ../../Code/radix/radix.c:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME vla1_U SOURCE ../../Code/radix/radix.c:63 VARIABLE vla1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME count_U SOURCE ../../Code/radix/radix.c:24 VARIABLE count LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_U SOURCE ../../Code/radix/radix.c:17 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME place_fu_271_p2 SOURCE ../../Code/radix/radix.c:53 VARIABLE place LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 811.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for radix.
INFO: [VLOG 209-307] Generating Verilog RTL for radix.
Execute       syn_report -model radix -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 336.47 MHz
Command     autosyn done; 4.909 sec.
Command   csynth_design done; 9.498 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 9.498 seconds; current allocated memory: 134.926 MB.
Command ap_source done; 21.822 sec.
Execute cleanup_all 
INFO-FLOW: Workspace S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01 opened at Sun Dec 11 17:47:54 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: S:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: S:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.016 sec.
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.116 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.189 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.121 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Radix/radix01/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Radix/radix01/directives.tcl
Execute     set_directive_top -name radix radix 
INFO: [HLS 200-1510] Running: set_directive_top -name radix radix 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 454.336 sec.
INFO-FLOW: Workspace S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01 opened at Sun Dec 11 21:09:46 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: S:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: S:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.108 sec.
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.215 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.295 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source S:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.115 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Radix/radix01/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Radix/radix01/directives.tcl
Execute     set_directive_top -name radix radix 
INFO: [HLS 200-1510] Running: set_directive_top -name radix radix 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 43.871 sec.
