LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

entity text_gen is
	port(	pixel_row, pixel_col	: In std_logic_vector(9 downto 0);
			char_address			: out std_logic_vector(5 downto 0));
end entity text_gen;

architecture beh of text_gen is

begin
	
	process
		variable char: std_logic_vector;
		begin
			if (conv_std_logic_vector(10,10) <= pixel_col <= conv_std_logic_vector(17,10)) then
				if (conv_std_logic_vector(10,10) <= pixel_row <= conv_std_logic_vector(17,10)) then
					char := conv_std_logic_vector(1,6);
			else
				char := conv_std_logic_vector(32,6)
			end if;
			
			char_address <= char;
		end process;
end architecture beh;
			