Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Dec 21 17:10:56 2015
| Host         : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file OSC_top_control_sets_placed.rpt
| Design       : OSC_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    33 |
| Minimum Number of register sites lost to control set restrictions |    89 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           13 |
| Yes          | No                    | No                     |              54 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------+---------------------------------------+------------------+----------------+
|              Clock Signal              |                Enable Signal                |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------------+---------------------------------------+------------------+----------------+
|  nolabel_line170/DCLK                  |                                             |                                       |                1 |              1 |
|  nolabel_line170/u_debounce/inst/o     |                                             |                                       |                1 |              3 |
|  nolabel_line170/u_debounce/inst/cclk  |                                             |                                       |                3 |              3 |
|  u_xadc/inst/aux_out_6[15]             |                                             | u_CalFre/p_0_in                       |                2 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/n_0_b1[3]_i_1                      | u_CalFre/p_0_in                       |                2 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/n_0_b2[3]_i_1                      | u_CalFre/p_0_in                       |                1 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/n_0_b3[3]_i_1                      | u_CalFre/p_0_in                       |                1 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/n_0_b5[3]_i_1                      | u_CalFre/p_0_in                       |                1 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/n_0_b4[3]_i_1                      | u_CalFre/p_0_in                       |                1 |              4 |
|  nolabel_line170/u_clock/inst/clk_out1 | u_xadc/inst/n_0_daddr[6]_i_1                |                                       |                2 |              5 |
|  nolabel_line170/u_clock/inst/clk_out1 | u_xadc/inst/n_0_FSM_sequential_state[4]_i_1 |                                       |                2 |              5 |
|  nolabel_line170/u_clock/inst/clk_out1 |                                             |                                       |                6 |              6 |
|  nolabel_line170/u_clock/inst/clk_out1 |                                             | nolabel_line170/u_debounce/inst/clear |                2 |              6 |
|  clk_AD_BUFG                           | u_ram/max_reg0_in                           | u_ram/n_0_max_reg[7]_i_1              |                2 |              8 |
|  clk_AD_BUFG                           | u_ram/n_0_min_reg[7]_i_1                    | u_ram/n_0_max_reg[7]_i_1              |                3 |              8 |
|  nolabel_line170/u_clock/inst/clk_out1 | u_xadc/inst/n_0_MEASURED_AUX2[15]_i_1       |                                       |                1 |              8 |
|  nolabel_line170/DCLK                  |                                             | nolabel_line170/clear                 |                2 |             10 |
|  clk_AD_BUFG                           | u_ram/p_0_in                                | u_ram/n_0_ram_cnt[9]_i_1              |                2 |             10 |
|  nolabel_line170/u_clock/inst/clk_out2 | u_vga/inst/n_0_line_cnt[9]_i_1              |                                       |                5 |             10 |
|  nolabel_line170/u_clock/inst/clk_out1 | u_xadc/inst/n_0_di_drp[9]_i_1               |                                       |                2 |             10 |
|  nolabel_line170/u_clock/inst/clk_out2 |                                             |                                       |                5 |             13 |
|  u_ram/E[0]                            |                                             |                                       |                6 |             14 |
|  u_ram/I11[0]                          |                                             |                                       |                6 |             14 |
|  u_ram/I13[0]                          |                                             |                                       |                6 |             14 |
|  clk_AD_BUFG                           | u_ram/n_0_max_reg[7]_i_1                    |                                       |                4 |             16 |
| ~u_CalFre/clk05Hz                      |                                             |                                       |                8 |             24 |
|  nolabel_line170/u_clock/inst/clk_out1 |                                             | u_CalFre/clear                        |                7 |             27 |
|  clk_AD_BUFG                           |                                             |                                       |                7 |             32 |
|  clk_AD_BUFG                           | u_ram/n_0_WaveFormRam_reg_0_127_0_0_i_1     |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/n_0_WaveFormRam_reg_128_255_0_0_i_1   |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/n_0_WaveFormRam_reg_256_383_0_0_i_1   |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/n_0_WaveFormRam_reg_384_511_0_0_i_1   |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/n_0_WaveFormRam_reg_512_639_0_0_i_1   |                                       |                8 |             32 |
+----------------------------------------+---------------------------------------------+---------------------------------------+------------------+----------------+


