Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Dec 15 02:45:55 2018
| Host         : ziyan-ThinkPad-X1-Carbon-6th running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file accelerator_bd_wrapper_timing_summary_routed.rpt -rpx accelerator_bd_wrapper_timing_summary_routed.rpx
| Design       : accelerator_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.184        0.000                      0                69420        0.016        0.000                      0                69420        3.750        0.000                       0                 27879  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.184        0.000                      0                69420        0.016        0.000                      0                69420        3.750        0.000                       0                 27879  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 1.920ns (19.979%)  route 7.690ns (80.020%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y43         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/Q
                         net (fo=109, routed)         7.690    11.096    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[5]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.220 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4/O
                         net (fo=1, routed)           0.000    11.220    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4_n_196
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.770 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1_n_196
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.884 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1_n_196
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.998    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1_n_196
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.112    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1_n_196
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1_n_196
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.560 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.560    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum37_cast_fu_20208_p1[25]
    SLICE_X65Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.542    12.721    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X65Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[25]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)        0.062    12.744    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[25]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 1.899ns (19.804%)  route 7.690ns (80.196%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y43         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/Q
                         net (fo=109, routed)         7.690    11.096    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[5]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.220 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4/O
                         net (fo=1, routed)           0.000    11.220    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4_n_196
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.770 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1_n_196
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.884 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1_n_196
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.998    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1_n_196
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.112    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1_n_196
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1_n_196
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.539 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.539    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum37_cast_fu_20208_p1[27]
    SLICE_X65Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.542    12.721    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X65Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)        0.062    12.744    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 1.409ns (14.699%)  route 8.177ns (85.301%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.737     3.031    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X84Y40         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y40         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682_reg[18]/Q
                         net (fo=105, routed)         8.177    11.664    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682[18]
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.060 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.060    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[19]_i_1_n_196
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.177 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.177    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[23]_i_1_n_196
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.294 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.294    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[27]_i_1_n_196
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.617 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.617    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V8_3_fu_13417_p2[29]
    SLICE_X104Y79        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.598    12.777    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X104Y79        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[29]/C
                         clock pessimism              0.115    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)        0.109    12.847    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[29]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 1.401ns (14.628%)  route 8.177ns (85.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.737     3.031    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X84Y40         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y40         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682_reg[18]/Q
                         net (fo=105, routed)         8.177    11.664    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_490_cast_reg_30682[18]
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.060 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.060    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[19]_i_1_n_196
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.177 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.177    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[23]_i_1_n_196
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.294 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.294    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[27]_i_1_n_196
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.609 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.609    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V8_3_fu_13417_p2[31]
    SLICE_X104Y79        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.598    12.777    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X104Y79        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[31]/C
                         clock pessimism              0.115    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)        0.109    12.847    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_21_reg_32876_reg[31]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.725ns  (logic 2.034ns (20.916%)  route 7.691ns (79.084%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y43         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/Q
                         net (fo=109, routed)         7.690    11.096    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[5]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.220 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4/O
                         net (fo=1, routed)           0.000    11.220    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4_n_196
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.770 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1_n_196
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.884 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1_n_196
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.998    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1_n_196
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.112    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1_n_196
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1_n_196
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.340 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.341    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]_i_1_n_196
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.675 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.675    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum37_cast_fu_20208_p1[29]
    SLICE_X65Y100        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.716    12.895    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X65Y100        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[29]/C
                         clock pessimism              0.115    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X65Y100        FDRE (Setup_fdre_C_D)        0.062    12.918    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[29]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.013ns (20.745%)  route 7.691ns (79.255%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y43         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/Q
                         net (fo=109, routed)         7.690    11.096    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[5]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.220 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4/O
                         net (fo=1, routed)           0.000    11.220    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4_n_196
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.770 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1_n_196
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.884 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1_n_196
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.998    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1_n_196
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.112    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1_n_196
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1_n_196
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.340 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.341    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]_i_1_n_196
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.654 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.654    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum37_cast_fu_20208_p1[31]
    SLICE_X65Y100        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.716    12.895    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X65Y100        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[31]/C
                         clock pessimism              0.115    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X65Y100        FDRE (Setup_fdre_C_D)        0.062    12.918    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[31]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.654    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 1.867ns (19.385%)  route 7.764ns (80.615%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y43         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/Q
                         net (fo=109, routed)         7.763    11.169    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[5]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.676 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[7]_i_1_n_196
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[11]_i_1_n_196
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[15]_i_1_n_196
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.018 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.019    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[19]_i_1_n_196
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.133    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[23]_i_1_n_196
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.247    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[27]_i_1_n_196
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.581 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.581    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum30_cast_fu_16520_p1[29]
    SLICE_X48Y102        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.652    12.831    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X48Y102        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[29]/C
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.062    12.854    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_30_reg_33832_reg[29]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 2.034ns (21.143%)  route 7.586ns (78.857%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y43         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/Q
                         net (fo=109, routed)         7.585    10.991    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.115 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289[7]_i_4/O
                         net (fo=1, routed)           0.000    11.115    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289[7]_i_4_n_196
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.665 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[7]_i_1_n_196
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[11]_i_1_n_196
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[15]_i_1_n_196
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[19]_i_1_n_196
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.122    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[23]_i_1_n_196
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.236    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[27]_i_1_n_196
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.570 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.570    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum33_cast_fu_17999_p1[29]
    SLICE_X51Y101        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.641    12.820    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X51Y101        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[29]/C
                         clock pessimism              0.115    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)        0.062    12.843    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_33_reg_34289_reg[29]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 1.825ns (19.181%)  route 7.690ns (80.819%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y43         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[5]/Q
                         net (fo=109, routed)         7.690    11.096    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[5]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.220 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4/O
                         net (fo=1, routed)           0.000    11.220    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952[7]_i_4_n_196
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.770 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[7]_i_1_n_196
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.884 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[11]_i_1_n_196
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.998    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[15]_i_1_n_196
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.112    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[19]_i_1_n_196
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[23]_i_1_n_196
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.465 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.465    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum37_cast_fu_20208_p1[26]
    SLICE_X65Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.542    12.721    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X65Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[26]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)        0.062    12.744    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_37_reg_34952_reg[26]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 1.788ns (18.801%)  route 7.722ns (81.199%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.656     2.950    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y45         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619_reg[11]/Q
                         net (fo=101, routed)         7.722    11.128    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_482_cast_reg_30619[11]
    SLICE_X80Y95         LUT3 (Prop_lut3_I1_O)        0.124    11.252 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866[15]_i_6/O
                         net (fo=1, routed)           0.000    11.252    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866[15]_i_6_n_196
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.784 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.784    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[15]_i_1_n_196
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[19]_i_1_n_196
    SLICE_X80Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[23]_i_1_n_196
    SLICE_X80Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[27]_i_1_n_196
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.460 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.460    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V14_sum43_cast_fu_23214_p1[29]
    SLICE_X80Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       1.546    12.725    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X80Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[29]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X80Y99         FDRE (Setup_fdre_C_D)        0.062    12.748    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_43_reg_35866_reg[29]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_376_reg_30747_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_INPUT_OUTPUT_ad_reg_30820_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.853%)  route 0.213ns (60.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.549     0.885    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X51Y29         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_376_reg_30747_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_376_reg_30747_reg[1]/Q
                         net (fo=1, routed)           0.213     1.238    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_376_reg_30747[1]
    SLICE_X48Y27         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_INPUT_OUTPUT_ad_reg_30820_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.816     1.182    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X48Y27         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_INPUT_OUTPUT_ad_reg_30820_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.075     1.222    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_INPUT_OUTPUT_ad_reg_30820_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.022%)  route 0.160ns (51.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.551     0.887    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y31         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[7]/Q
                         net (fo=1, routed)           0.160     1.195    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_259
    SLICE_X48Y30         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.819     1.185    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y30         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.025     1.175    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.552     0.888    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y32         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[13]/Q
                         net (fo=1, routed)           0.159     1.194    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_253
    SLICE_X48Y32         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.821     1.187    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y32         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[13]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.022     1.174    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.551     0.887    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y31         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[5]/Q
                         net (fo=1, routed)           0.159     1.193    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_261
    SLICE_X48Y31         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.820     1.186    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y31         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.022     1.173    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.608%)  route 0.156ns (51.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.553     0.889    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y33         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[23]/Q
                         net (fo=1, routed)           0.156     1.193    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_243
    SLICE_X48Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.823     1.189    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[23]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.018     1.172    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.565%)  route 0.157ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.554     0.890    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[31]/Q
                         net (fo=1, routed)           0.157     1.194    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_235
    SLICE_X49Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.823     1.189    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X49Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[31]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.019     1.173    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.551     0.887    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y31         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[4]/Q
                         net (fo=1, routed)           0.158     1.193    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_262
    SLICE_X48Y31         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.820     1.186    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y31         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.018     1.169    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.222%)  route 0.165ns (52.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.553     0.889    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y33         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[21]/Q
                         net (fo=1, routed)           0.165     1.202    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_245
    SLICE_X48Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.823     1.189    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[21]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.021     1.175    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.326%)  route 0.158ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.553     0.889    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y33         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[20]/Q
                         net (fo=1, routed)           0.158     1.195    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_246
    SLICE_X49Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.823     1.189    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X49Y34         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[20]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.013     1.167    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.953%)  route 0.209ns (56.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.552     0.888    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y32         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq/q_reg[8]/Q
                         net (fo=1, routed)           0.209     1.261    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/fifo_rreq_n_258
    SLICE_X48Y32         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27883, routed)       0.821     1.187    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y32         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[8]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.078     1.230    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/start_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y20  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y20  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_U/ShuffleNetV2_convfYi_ram_U/ram_reg_0_4/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y70  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y71  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y71  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y68  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y68  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y68  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y68  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y68  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y68  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK



