#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May 12 13:50:01 2022
# Process ID: 26048
# Current directory: C:/GIT/SoC_project/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13772 C:\GIT\SoC_project\ip_repo\edit_eth_axi_v1_0.xpr
# Log file: C:/GIT/SoC_project/ip_repo/vivado.log
# Journal file: C:/GIT/SoC_project/ip_repo\vivado.jou
# Running On: ASPIRE7, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34182 MB
#-----------------------------------------------------------
start_gui
open_project C:/GIT/SoC_project/ip_repo/edit_eth_axi_v1_0.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
create_project eth_c_axi_design C:/GIT/SoC_project/ip_repo/eth_c_axi_design -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
close_project
create_project eth_c_axi_design C:/GIT/SoC_project/eth_c_axi_design -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
current_project edit_eth_axi_v1_0
ipx::open_ipxact_file C:/GIT/SoC_project/ip_repo/eth_axi_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/GIT/SoC_project/ip_repo/eth_axi_1.0
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\GIT\SoC_project\ip_repo\eth_axi_1.0\xilinx.com_user_eth_axi_1.0.zip} [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/GIT/SoC_project/ip_repo/eth_axi_1.0
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\GIT\SoC_project\ip_repo\eth_axi_1.0\xilinx.com_user_eth_axi_1.0.zip} [ipx::current_core]
close_project
set_property  ip_repo_paths  C:/GIT/SoC_project/ip_repo [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
