
CENTRALCOMPUTER_MIKROCONTROLLER_MODTAGER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800200  000003dc  00000470  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800202  00800202  00000472  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000472  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000004a4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d0  00000000  00000000  000004e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000130f  00000000  00000000  000005b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f43  00000000  00000000  000018c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000785  00000000  00000000  00002806  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001a0  00000000  00000000  00002f8c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000713  00000000  00000000  0000312c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003c0  00000000  00000000  0000383f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  00003bff  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	b3 c1       	rjmp	.+870    	; 0x36c <__vector_1>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ec ed       	ldi	r30, 0xDC	; 220
  fc:	f3 e0       	ldi	r31, 0x03	; 3
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a2 30       	cpi	r26, 0x02	; 2
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	a2 e0       	ldi	r26, 0x02	; 2
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a9 30       	cpi	r26, 0x09	; 9
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	02 d0       	rcall	.+4      	; 0x124 <main>
 120:	5b c1       	rjmp	.+694    	; 0x3d8 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <main>:

int main(void)
{
	//Initializing
	initZCDetector();
	initBurst();
 124:	1c d1       	rcall	.+568    	; 0x35e <initZCDetector>
 126:	0f d1       	rcall	.+542    	; 0x346 <initBurst>
	//Streng med data som skal sendes.
	
	// Global interrupt enable
	sei();
 128:	78 94       	sei
	
	unsigned char* konverteretStreng;
	char* buffer = "";

	InitUART(9600,8, 'N');
 12a:	2e e4       	ldi	r18, 0x4E	; 78
 12c:	48 e0       	ldi	r20, 0x08	; 8
 12e:	60 e8       	ldi	r22, 0x80	; 128
 130:	75 e2       	ldi	r23, 0x25	; 37
 132:	80 e0       	ldi	r24, 0x00	; 0
 134:	90 e0       	ldi	r25, 0x00	; 0

	while(1)
	{
		buffer = "";
		receiveBurst(buffer);
 136:	04 d0       	rcall	.+8      	; 0x140 <InitUART>
 138:	80 e0       	ldi	r24, 0x00	; 0
 13a:	92 e0       	ldi	r25, 0x02	; 2
 13c:	69 d0       	rcall	.+210    	; 0x210 <receiveBurst>
 13e:	fc cf       	rjmp	.-8      	; 0x138 <main+0x14>

00000140 <InitUART>:
	BaudRate: Wanted Baud Rate (300-115200).
	Databits: Wanted number of Data Bits (5-8).
	Parity: 'E' (Even parity), 'O' (Odd parity), otherwise No Parity.
*************************************************************************/
void InitUART(unsigned long BaudRate, unsigned char DataBit, char Parity)
{
 140:	0f 93       	push	r16
 142:	1f 93       	push	r17
 144:	52 2f       	mov	r21, r18
  if ((BaudRate >= 300) && (BaudRate <= 115200) && (DataBit >=5) && (DataBit <= 8))
 146:	8b 01       	movw	r16, r22
 148:	9c 01       	movw	r18, r24
 14a:	0c 52       	subi	r16, 0x2C	; 44
 14c:	11 40       	sbci	r17, 0x01	; 1
 14e:	21 09       	sbc	r18, r1
 150:	31 09       	sbc	r19, r1
 152:	05 3d       	cpi	r16, 0xD5	; 213
 154:	10 4c       	sbci	r17, 0xC0	; 192
 156:	21 40       	sbci	r18, 0x01	; 1
 158:	31 05       	cpc	r19, r1
 15a:	d0 f5       	brcc	.+116    	; 0x1d0 <InitUART+0x90>
 15c:	45 50       	subi	r20, 0x05	; 5
 15e:	44 30       	cpi	r20, 0x04	; 4
 160:	b8 f5       	brcc	.+110    	; 0x1d0 <InitUART+0x90>
  { 
    // "Normal" clock, no multiprocessor mode (= default)
    UCSR0A = 0b00100000;
 162:	20 e2       	ldi	r18, 0x20	; 32
 164:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
    // No interrupts enabled
    // Receiver enabled
    // Transmitter enabled
    // No 9 bit operation
    UCSR0B = 0b00011000;	
 168:	28 e1       	ldi	r18, 0x18	; 24
 16a:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
    // Asynchronous operation, 1 stop bit
    // Bit 2 and bit 1 controls the number of data bits
    UCSR0C = (DataBit-5)<<1;
 16e:	44 0f       	add	r20, r20
 170:	40 93 c2 00 	sts	0x00C2, r20	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	// Set parity bits (if parity used)
	if (Parity == 'E')
 174:	55 34       	cpi	r21, 0x45	; 69
 176:	31 f4       	brne	.+12     	; 0x184 <InitUART+0x44>
      UCSR0C |= 0b00100000;
 178:	e2 ec       	ldi	r30, 0xC2	; 194
 17a:	f0 e0       	ldi	r31, 0x00	; 0
 17c:	20 81       	ld	r18, Z
 17e:	20 62       	ori	r18, 0x20	; 32
 180:	20 83       	st	Z, r18
 182:	07 c0       	rjmp	.+14     	; 0x192 <InitUART+0x52>
    else if (Parity == 'O')	  
 184:	5f 34       	cpi	r21, 0x4F	; 79
 186:	29 f4       	brne	.+10     	; 0x192 <InitUART+0x52>
      UCSR0C |= 0b00110000;	
 188:	e2 ec       	ldi	r30, 0xC2	; 194
 18a:	f0 e0       	ldi	r31, 0x00	; 0
 18c:	20 81       	ld	r18, Z
 18e:	20 63       	ori	r18, 0x30	; 48
 190:	20 83       	st	Z, r18
    // Set Baud Rate according to the parameter BaudRate:
    UBRR0 = XTAL/(16*BaudRate) - 1;
 192:	dc 01       	movw	r26, r24
 194:	cb 01       	movw	r24, r22
 196:	88 0f       	add	r24, r24
 198:	99 1f       	adc	r25, r25
 19a:	aa 1f       	adc	r26, r26
 19c:	bb 1f       	adc	r27, r27
 19e:	88 0f       	add	r24, r24
 1a0:	99 1f       	adc	r25, r25
 1a2:	aa 1f       	adc	r26, r26
 1a4:	bb 1f       	adc	r27, r27
 1a6:	9c 01       	movw	r18, r24
 1a8:	ad 01       	movw	r20, r26
 1aa:	22 0f       	add	r18, r18
 1ac:	33 1f       	adc	r19, r19
 1ae:	44 1f       	adc	r20, r20
 1b0:	55 1f       	adc	r21, r21
 1b2:	22 0f       	add	r18, r18
 1b4:	33 1f       	adc	r19, r19
 1b6:	44 1f       	adc	r20, r20
 1b8:	55 1f       	adc	r21, r21
 1ba:	60 e0       	ldi	r22, 0x00	; 0
 1bc:	74 e2       	ldi	r23, 0x24	; 36
 1be:	84 ef       	ldi	r24, 0xF4	; 244
 1c0:	90 e0       	ldi	r25, 0x00	; 0
 1c2:	e8 d0       	rcall	.+464    	; 0x394 <__udivmodsi4>
 1c4:	21 50       	subi	r18, 0x01	; 1
 1c6:	31 09       	sbc	r19, r1
 1c8:	30 93 c5 00 	sts	0x00C5, r19	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
 1cc:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
  }  
}
 1d0:	1f 91       	pop	r17
 1d2:	0f 91       	pop	r16
 1d4:	08 95       	ret

000001d6 <start500usDelay>:
}

void start500usDelay()
{
	// Timer3: Normal mode, PS = 0
	TCCR3A = 0b00000000;
 1d6:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = 0b00000001;
 1da:	81 e0       	ldi	r24, 0x01	; 1
 1dc:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	// Overflow hvert MS.
	//Sæt timerStatus til '1' (=going)
	//timerStatus_3 = '1';
	TCNT3 = (0xFFFF-32000);
 1e0:	8f ef       	ldi	r24, 0xFF	; 255
 1e2:	92 e8       	ldi	r25, 0x82	; 130
 1e4:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
 1e8:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	while ((TIFR3 & (1<<0)) == 0)
 1ec:	c0 9b       	sbis	0x18, 0	; 24
 1ee:	fe cf       	rjmp	.-4      	; 0x1ec <start500usDelay+0x16>
	{}
	TCCR3B = 0;
 1f0:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	TIFR3 = 1<<0;
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	88 bb       	out	0x18, r24	; 24
 1f8:	08 95       	ret

000001fa <ventPaaZC>:
	DDR = 0;
}

void ventPaaZC()
{
	ZCDetected_ = 0;
 1fa:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <ZCDetected_+0x1>
 1fe:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <ZCDetected_>
	while(ZCDetected_ == 0)	{}
 202:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <ZCDetected_>
 206:	90 91 06 02 	lds	r25, 0x0206	; 0x800206 <ZCDetected_+0x1>
 20a:	89 2b       	or	r24, r25
 20c:	d1 f3       	breq	.-12     	; 0x202 <ventPaaZC+0x8>
}
 20e:	08 95       	ret

00000210 <receiveBurst>:
	TIFR3 = 1<<0;
	//timerStatus_3 = '0';
}

void receiveBurst(char* buffer)
{
 210:	af 92       	push	r10
 212:	bf 92       	push	r11
 214:	cf 92       	push	r12
 216:	df 92       	push	r13
 218:	ef 92       	push	r14
 21a:	ff 92       	push	r15
 21c:	0f 93       	push	r16
 21e:	1f 93       	push	r17
 220:	cf 93       	push	r28
 222:	df 93       	push	r29
	//sæt ZDDetected til 0 hvis der er ZeroCross.
	if (ZCDetected_ == 1)
 224:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <ZCDetected_>
 228:	90 91 06 02 	lds	r25, 0x0206	; 0x800206 <ZCDetected_+0x1>
 22c:	01 97       	sbiw	r24, 0x01	; 1
 22e:	09 f0       	breq	.+2      	; 0x232 <receiveBurst+0x22>
 230:	72 c0       	rjmp	.+228    	; 0x316 <receiveBurst+0x106>
	{
		ZCDetected_ = 0;
 232:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <ZCDetected_+0x1>
 236:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <ZCDetected_>
 23a:	6d c0       	rjmp	.+218    	; 0x316 <receiveBurst+0x106>
	}
	//PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	for (int i = 0; i < 3; i++)
	{
		if (validateStartByte(receive[0]) == 't')
 23c:	f8 01       	movw	r30, r16
 23e:	80 81       	ld	r24, Z
 int firstCheck = 1;

char validateStartByte(char val)
{
	// val = 0b11101110
	if (val & 0b11101110)
 240:	8e 7e       	andi	r24, 0xEE	; 238
 242:	a1 f1       	breq	.+104    	; 0x2ac <receiveBurst+0x9c>
 244:	c0 e0       	ldi	r28, 0x00	; 0
		if (validateStartByte(receive[0]) == 't')
		{
			for (int j = 0; j < 9; j++)
			{
				ventPaaZC();
				start500usDelay();
 246:	d0 e0       	ldi	r29, 0x00	; 0
 248:	d8 df       	rcall	.-80     	; 0x1fa <ventPaaZC>
				if ((j == 8) && (PORT & 1))
 24a:	c5 df       	rcall	.-118    	; 0x1d6 <start500usDelay>
 24c:	c8 30       	cpi	r28, 0x08	; 8
 24e:	d1 05       	cpc	r29, r1
 250:	21 f4       	brne	.+8      	; 0x25a <receiveBurst+0x4a>
 252:	f7 01       	movw	r30, r14
 254:	80 81       	ld	r24, Z
 256:	80 fd       	sbrc	r24, 0
				{
					
				}
				else
				{
					i--;
 258:	03 c0       	rjmp	.+6      	; 0x260 <receiveBurst+0x50>
 25a:	f1 e0       	ldi	r31, 0x01	; 1
 25c:	af 1a       	sub	r10, r31
				}
				if (PORT & 1)
 25e:	b1 08       	sbc	r11, r1
 260:	f7 01       	movw	r30, r14
 262:	80 81       	ld	r24, Z
 264:	80 ff       	sbrs	r24, 0
				{
					receive[i] |= 1 << j;
 266:	0e c0       	rjmp	.+28     	; 0x284 <receiveBurst+0x74>
 268:	f5 01       	movw	r30, r10
 26a:	ee 5f       	subi	r30, 0xFE	; 254
 26c:	fd 4f       	sbci	r31, 0xFD	; 253
 26e:	20 81       	ld	r18, Z
 270:	c6 01       	movw	r24, r12
 272:	0c 2e       	mov	r0, r28
 274:	02 c0       	rjmp	.+4      	; 0x27a <receiveBurst+0x6a>
 276:	88 0f       	add	r24, r24
 278:	99 1f       	adc	r25, r25
 27a:	0a 94       	dec	r0
 27c:	e2 f7       	brpl	.-8      	; 0x276 <receiveBurst+0x66>
 27e:	82 2b       	or	r24, r18
 280:	80 83       	st	Z, r24
				}
				else
				{
					receive[i] &= ~(1 << j);
 282:	0f c0       	rjmp	.+30     	; 0x2a2 <receiveBurst+0x92>
 284:	f5 01       	movw	r30, r10
 286:	ee 5f       	subi	r30, 0xFE	; 254
 288:	fd 4f       	sbci	r31, 0xFD	; 253
 28a:	90 81       	ld	r25, Z
 28c:	96 01       	movw	r18, r12
 28e:	0c 2e       	mov	r0, r28
 290:	02 c0       	rjmp	.+4      	; 0x296 <receiveBurst+0x86>
 292:	22 0f       	add	r18, r18
 294:	33 1f       	adc	r19, r19
 296:	0a 94       	dec	r0
 298:	e2 f7       	brpl	.-8      	; 0x292 <receiveBurst+0x82>
 29a:	82 2f       	mov	r24, r18
 29c:	80 95       	com	r24
 29e:	89 23       	and	r24, r25
	//PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	for (int i = 0; i < 3; i++)
	{
		if (validateStartByte(receive[0]) == 't')
		{
			for (int j = 0; j < 9; j++)
 2a0:	80 83       	st	Z, r24
 2a2:	21 96       	adiw	r28, 0x01	; 1
 2a4:	c9 30       	cpi	r28, 0x09	; 9
 2a6:	d1 05       	cpc	r29, r1
		}
		else
		{
			for (int j = 0; j < 8; j++)
			{
				ventPaaZC();
 2a8:	79 f6       	brne	.-98     	; 0x248 <receiveBurst+0x38>
 2aa:	2b c0       	rjmp	.+86     	; 0x302 <receiveBurst+0xf2>
				start500usDelay();
 2ac:	c0 e0       	ldi	r28, 0x00	; 0
 2ae:	d0 e0       	ldi	r29, 0x00	; 0
				if (PORT & 1)
 2b0:	a4 df       	rcall	.-184    	; 0x1fa <ventPaaZC>
 2b2:	91 df       	rcall	.-222    	; 0x1d6 <start500usDelay>
 2b4:	f7 01       	movw	r30, r14
 2b6:	80 81       	ld	r24, Z
				{
					receive[0] |= 1 << j;
 2b8:	80 ff       	sbrs	r24, 0
 2ba:	0d c0       	rjmp	.+26     	; 0x2d6 <receiveBurst+0xc6>
 2bc:	f8 01       	movw	r30, r16
 2be:	20 81       	ld	r18, Z
 2c0:	c6 01       	movw	r24, r12
 2c2:	0c 2e       	mov	r0, r28
 2c4:	02 c0       	rjmp	.+4      	; 0x2ca <receiveBurst+0xba>
 2c6:	88 0f       	add	r24, r24
 2c8:	99 1f       	adc	r25, r25
 2ca:	0a 94       	dec	r0
 2cc:	e2 f7       	brpl	.-8      	; 0x2c6 <receiveBurst+0xb6>
 2ce:	82 2b       	or	r24, r18
 2d0:	f8 01       	movw	r30, r16
				}
				else
				{
					receive[0] &= ~(1 << j);
 2d2:	80 83       	st	Z, r24
 2d4:	0e c0       	rjmp	.+28     	; 0x2f2 <receiveBurst+0xe2>
 2d6:	f8 01       	movw	r30, r16
 2d8:	90 81       	ld	r25, Z
 2da:	96 01       	movw	r18, r12
 2dc:	0c 2e       	mov	r0, r28
 2de:	02 c0       	rjmp	.+4      	; 0x2e4 <receiveBurst+0xd4>
 2e0:	22 0f       	add	r18, r18
 2e2:	33 1f       	adc	r19, r19
 2e4:	0a 94       	dec	r0
 2e6:	e2 f7       	brpl	.-8      	; 0x2e0 <receiveBurst+0xd0>
 2e8:	82 2f       	mov	r24, r18
 2ea:	80 95       	com	r24
 2ec:	89 23       	and	r24, r25
				}
			}
		}
		else
		{
			for (int j = 0; j < 8; j++)
 2ee:	f8 01       	movw	r30, r16
 2f0:	80 83       	st	Z, r24
 2f2:	21 96       	adiw	r28, 0x01	; 1
 2f4:	c8 30       	cpi	r28, 0x08	; 8
	if (ZCDetected_ == 1)
	{
		ZCDetected_ = 0;
	}
	//PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	for (int i = 0; i < 3; i++)
 2f6:	d1 05       	cpc	r29, r1
 2f8:	d9 f6       	brne	.-74     	; 0x2b0 <receiveBurst+0xa0>
 2fa:	aa 24       	eor	r10, r10
 2fc:	a3 94       	inc	r10
 2fe:	b1 2c       	mov	r11, r1
 300:	9d cf       	rjmp	.-198    	; 0x23c <receiveBurst+0x2c>
 302:	ff ef       	ldi	r31, 0xFF	; 255
 304:	af 1a       	sub	r10, r31
 306:	bf 0a       	sbc	r11, r31
 308:	33 e0       	ldi	r19, 0x03	; 3
 30a:	a3 16       	cp	r10, r19
 30c:	b1 04       	cpc	r11, r1
			i = 0;
		}
	}

	//Sæt PORTH til input igen.
	DDR = 0;
 30e:	0c f4       	brge	.+2      	; 0x312 <receiveBurst+0x102>
}
 310:	95 cf       	rjmp	.-214    	; 0x23c <receiveBurst+0x2c>
	if (ZCDetected_ == 1)
	{
		ZCDetected_ = 0;
	}
	//PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	for (int i = 0; i < 3; i++)
 312:	14 b8       	out	0x04, r1	; 4
 314:	0d c0       	rjmp	.+26     	; 0x330 <receiveBurst+0x120>
	{
		if (validateStartByte(receive[0]) == 't')
 316:	a1 2c       	mov	r10, r1
 318:	b1 2c       	mov	r11, r1
		{
			for (int j = 0; j < 8; j++)
			{
				ventPaaZC();
				start500usDelay();
				if (PORT & 1)
 31a:	02 e0       	ldi	r16, 0x02	; 2
 31c:	12 e0       	ldi	r17, 0x02	; 2
 31e:	68 94       	set
 320:	ee 24       	eor	r14, r14
 322:	e1 f8       	bld	r14, 1
				{
					receive[0] |= 1 << j;
				}
				else
				{
					receive[0] &= ~(1 << j);
 324:	ff 24       	eor	r15, r15
 326:	f3 94       	inc	r15
 328:	cc 24       	eor	r12, r12
 32a:	c3 94       	inc	r12
		}
	}

	//Sæt PORTH til input igen.
	DDR = 0;
}
 32c:	d1 2c       	mov	r13, r1
 32e:	86 cf       	rjmp	.-244    	; 0x23c <receiveBurst+0x2c>
 330:	df 91       	pop	r29
 332:	cf 91       	pop	r28
 334:	1f 91       	pop	r17
 336:	0f 91       	pop	r16
 338:	ff 90       	pop	r15
 33a:	ef 90       	pop	r14
 33c:	df 90       	pop	r13
 33e:	cf 90       	pop	r12
 340:	bf 90       	pop	r11
 342:	af 90       	pop	r10
 344:	08 95       	ret

00000346 <initBurst>:
}

void initBurst()
{
	// PH = input (burst not outgoing)
	DDRH = 0;
 346:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	// Toggle OC2B on compare match
	// Mode = 4 (CTC)
	// Clock prescaler = 1
	TCCR2A = 0b00010000;
 34a:	80 e1       	ldi	r24, 0x10	; 16
 34c:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	TCCR2B = 0b00000001;
 350:	81 e0       	ldi	r24, 0x01	; 1
 352:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
	// Frekvens = 120.3 kHz
	// 120kHz = 16000000Hz/(2*1*(1+OCR1A))  --> OCR1A = 131.33...
	OCR2B = 131;
 356:	83 e8       	ldi	r24, 0x83	; 131
 358:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7000b4>
 35c:	08 95       	ret

0000035e <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
 35e:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
 360:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
 362:	83 e0       	ldi	r24, 0x03	; 3
 364:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
 368:	e8 9a       	sbi	0x1d, 0	; 29
 36a:	08 95       	ret

0000036c <__vector_1>:

 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
 36c:	1f 92       	push	r1
 36e:	0f 92       	push	r0
 370:	0f b6       	in	r0, 0x3f	; 63
 372:	0f 92       	push	r0
 374:	11 24       	eor	r1, r1
 376:	8f 93       	push	r24
 378:	9f 93       	push	r25
	 ZCDetected_ = 1;
 37a:	81 e0       	ldi	r24, 0x01	; 1
 37c:	90 e0       	ldi	r25, 0x00	; 0
 37e:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <ZCDetected_+0x1>
 382:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <ZCDetected_>
 386:	9f 91       	pop	r25
 388:	8f 91       	pop	r24
 38a:	0f 90       	pop	r0
 38c:	0f be       	out	0x3f, r0	; 63
 38e:	0f 90       	pop	r0
 390:	1f 90       	pop	r1
 392:	18 95       	reti

00000394 <__udivmodsi4>:
 394:	a1 e2       	ldi	r26, 0x21	; 33
 396:	1a 2e       	mov	r1, r26
 398:	aa 1b       	sub	r26, r26
 39a:	bb 1b       	sub	r27, r27
 39c:	fd 01       	movw	r30, r26
 39e:	0d c0       	rjmp	.+26     	; 0x3ba <__udivmodsi4_ep>

000003a0 <__udivmodsi4_loop>:
 3a0:	aa 1f       	adc	r26, r26
 3a2:	bb 1f       	adc	r27, r27
 3a4:	ee 1f       	adc	r30, r30
 3a6:	ff 1f       	adc	r31, r31
 3a8:	a2 17       	cp	r26, r18
 3aa:	b3 07       	cpc	r27, r19
 3ac:	e4 07       	cpc	r30, r20
 3ae:	f5 07       	cpc	r31, r21
 3b0:	20 f0       	brcs	.+8      	; 0x3ba <__udivmodsi4_ep>
 3b2:	a2 1b       	sub	r26, r18
 3b4:	b3 0b       	sbc	r27, r19
 3b6:	e4 0b       	sbc	r30, r20
 3b8:	f5 0b       	sbc	r31, r21

000003ba <__udivmodsi4_ep>:
 3ba:	66 1f       	adc	r22, r22
 3bc:	77 1f       	adc	r23, r23
 3be:	88 1f       	adc	r24, r24
 3c0:	99 1f       	adc	r25, r25
 3c2:	1a 94       	dec	r1
 3c4:	69 f7       	brne	.-38     	; 0x3a0 <__udivmodsi4_loop>
 3c6:	60 95       	com	r22
 3c8:	70 95       	com	r23
 3ca:	80 95       	com	r24
 3cc:	90 95       	com	r25
 3ce:	9b 01       	movw	r18, r22
 3d0:	ac 01       	movw	r20, r24
 3d2:	bd 01       	movw	r22, r26
 3d4:	cf 01       	movw	r24, r30
 3d6:	08 95       	ret

000003d8 <_exit>:
 3d8:	f8 94       	cli

000003da <__stop_program>:
 3da:	ff cf       	rjmp	.-2      	; 0x3da <__stop_program>
