Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Jan  4 11:33:57 2022
| Host         : AELAB-RG1OCO4RM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Zed_SPI_wrapper_timing_summary_routed.rpt -pb Zed_SPI_wrapper_timing_summary_routed.pb -rpx Zed_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zed_SPI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
TIMING-18  Warning           Missing input or output delay                       22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.104        0.000                      0                 7162        0.030        0.000                      0                 7162        1.500        0.000                       0                  3709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
Zed_SPI_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Zed_SPI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_Zed_SPI_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
Zed_SPI_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Zed_SPI_clk_wiz_1_0_1  {0.000 2.000}        4.000           250.000         
  clkfbout_Zed_SPI_clk_wiz_1_0_1  {0.000 5.000}        10.000          100.000         
clk_fpga_0                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Zed_SPI_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Zed_SPI_clk_wiz_0_0                                                                                                                                                      1.845        0.000                       0                     2  
  clkfbout_Zed_SPI_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
Zed_SPI_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Zed_SPI_clk_wiz_1_0_1                                                                                                                                                    1.500        0.000                       0                    24  
  clkfbout_Zed_SPI_clk_wiz_1_0_1                                                                                                                                                    7.845        0.000                       0                     3  
clk_fpga_0                              0.541        0.000                      0                 7162        0.030        0.000                      0                 7162        4.020        0.000                       0                  3675  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Zed_SPI_clk_wiz_1_0_1  clk_fpga_0                            0.104        0.000                      0                   14        0.053        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Zed_SPI_i/clk_wiz_0/inst/clk_in1
  To Clock:  Zed_SPI_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Zed_SPI_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_0_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Zed_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Zed_SPI_clk_wiz_0_0
  To Clock:  clkfbout_Zed_SPI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Zed_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Zed_SPI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Zed_SPI_i/clk_wiz_1/inst/clk_in1
  To Clock:  Zed_SPI_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Zed_SPI_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0_1
  To Clock:  clk_out1_Zed_SPI_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Zed_SPI_clk_wiz_1_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y75    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y80    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y54    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y75    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y75    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y75    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y75    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/o_LED_Temp_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Zed_SPI_clk_wiz_1_0_1
  To Clock:  clkfbout_Zed_SPI_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Zed_SPI_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Zed_SPI_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.740ns (19.948%)  route 6.983ns (80.052%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.640     2.934    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y80         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/Q
                         net (fo=6, routed)           0.838     4.290    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[16]
    SLICE_X34Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.414 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_15/O
                         net (fo=2, routed)           0.499     4.914    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_15_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.124     5.038 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_25/O
                         net (fo=2, routed)           0.970     6.008    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_25_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.132 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_2/O
                         net (fo=50, routed)          0.726     6.857    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_2_n_0
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.150     7.007 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_27/O
                         net (fo=1, routed)           0.843     7.850    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_27_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.328     8.178 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_15/O
                         net (fo=2, routed)           0.951     9.128    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_15_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.252 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_6/O
                         net (fo=56, routed)          0.844    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count151_out
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_3/O
                         net (fo=2, routed)           0.467    10.687    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I3_O)        0.124    10.811 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1/O
                         net (fo=7, routed)           0.846    11.657    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1_n_0
    SLICE_X34Y78         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.468    12.647    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X34Y78         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[10]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X34Y78         FDRE (Setup_fdre_C_R)       -0.524    12.198    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[10]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 1.740ns (19.991%)  route 6.964ns (80.009%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.640     2.934    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y80         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/Q
                         net (fo=6, routed)           0.838     4.290    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[16]
    SLICE_X34Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.414 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_15/O
                         net (fo=2, routed)           0.499     4.914    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_15_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.124     5.038 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_25/O
                         net (fo=2, routed)           0.970     6.008    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_25_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.132 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_2/O
                         net (fo=50, routed)          0.726     6.857    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_2_n_0
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.150     7.007 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_27/O
                         net (fo=1, routed)           0.843     7.850    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_27_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.328     8.178 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_15/O
                         net (fo=2, routed)           0.951     9.128    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_15_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.252 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_6/O
                         net (fo=56, routed)          0.844    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count151_out
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_3/O
                         net (fo=2, routed)           0.467    10.687    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I3_O)        0.124    10.811 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1/O
                         net (fo=7, routed)           0.827    11.638    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.468    12.647    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[9]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X32Y79         FDRE (Setup_fdre_C_R)       -0.524    12.232    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[9]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.740ns (20.273%)  route 6.843ns (79.727%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.640     2.934    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y80         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[16]/Q
                         net (fo=6, routed)           0.838     4.290    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[16]
    SLICE_X34Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.414 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_15/O
                         net (fo=2, routed)           0.499     4.914    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_15_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.124     5.038 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_25/O
                         net (fo=2, routed)           0.970     6.008    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_25_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.132 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_2/O
                         net (fo=50, routed)          0.726     6.857    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_2_n_0
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.150     7.007 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_27/O
                         net (fo=1, routed)           0.843     7.850    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_27_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.328     8.178 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_15/O
                         net (fo=2, routed)           0.951     9.128    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_15_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.252 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_6/O
                         net (fo=56, routed)          0.844    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count151_out
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_3/O
                         net (fo=2, routed)           0.467    10.687    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I3_O)        0.124    10.811 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1/O
                         net (fo=7, routed)           0.706    11.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.469    12.648    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X34Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X34Y79         FDRE (Setup_fdre_C_R)       -0.524    12.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 2.298ns (26.962%)  route 6.225ns (73.038%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.691     2.985    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/Q
                         net (fo=5, routed)           0.736     4.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/sel0[9]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.295     4.494 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14/O
                         net (fo=1, routed)           0.402     4.896    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8/O
                         net (fo=3, routed)           0.427     5.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=10, routed)          0.812     6.383    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.507 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8/O
                         net (fo=2, routed)           0.330     6.837    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1/O
                         net (fo=20, routed)          0.556     7.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=8, routed)           0.545     8.186    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9/O
                         net (fo=1, routed)           0.000     8.310    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.843 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4/CO[3]
                         net (fo=19, routed)          1.394    10.237    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.361 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=25, routed)          0.223    10.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.801    11.508    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.477    12.656    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X32Y89         FDRE (Setup_fdre_C_R)       -0.524    12.207    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 2.298ns (26.962%)  route 6.225ns (73.038%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.691     2.985    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/Q
                         net (fo=5, routed)           0.736     4.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/sel0[9]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.295     4.494 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14/O
                         net (fo=1, routed)           0.402     4.896    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8/O
                         net (fo=3, routed)           0.427     5.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=10, routed)          0.812     6.383    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.507 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8/O
                         net (fo=2, routed)           0.330     6.837    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1/O
                         net (fo=20, routed)          0.556     7.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=8, routed)           0.545     8.186    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9/O
                         net (fo=1, routed)           0.000     8.310    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.843 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4/CO[3]
                         net (fo=19, routed)          1.394    10.237    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.361 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=25, routed)          0.223    10.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.801    11.508    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.477    12.656    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X32Y89         FDRE (Setup_fdre_C_R)       -0.524    12.207    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 2.298ns (26.962%)  route 6.225ns (73.038%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.691     2.985    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/Q
                         net (fo=5, routed)           0.736     4.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/sel0[9]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.295     4.494 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14/O
                         net (fo=1, routed)           0.402     4.896    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8/O
                         net (fo=3, routed)           0.427     5.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=10, routed)          0.812     6.383    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.507 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8/O
                         net (fo=2, routed)           0.330     6.837    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1/O
                         net (fo=20, routed)          0.556     7.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=8, routed)           0.545     8.186    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9/O
                         net (fo=1, routed)           0.000     8.310    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.843 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4/CO[3]
                         net (fo=19, routed)          1.394    10.237    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.361 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=25, routed)          0.223    10.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.801    11.508    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.477    12.656    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X32Y89         FDRE (Setup_fdre_C_R)       -0.524    12.207    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 2.298ns (26.962%)  route 6.225ns (73.038%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.691     2.985    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/Q
                         net (fo=5, routed)           0.736     4.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/sel0[9]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.295     4.494 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14/O
                         net (fo=1, routed)           0.402     4.896    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8/O
                         net (fo=3, routed)           0.427     5.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=10, routed)          0.812     6.383    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.507 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8/O
                         net (fo=2, routed)           0.330     6.837    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1/O
                         net (fo=20, routed)          0.556     7.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=8, routed)           0.545     8.186    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9/O
                         net (fo=1, routed)           0.000     8.310    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.843 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4/CO[3]
                         net (fo=19, routed)          1.394    10.237    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.361 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=25, routed)          0.223    10.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.801    11.508    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.477    12.656    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X32Y89         FDRE (Setup_fdre_C_R)       -0.524    12.207    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.298ns (26.981%)  route 6.219ns (73.019%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.691     2.985    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/Q
                         net (fo=5, routed)           0.736     4.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/sel0[9]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.295     4.494 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14/O
                         net (fo=1, routed)           0.402     4.896    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8/O
                         net (fo=3, routed)           0.427     5.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=10, routed)          0.812     6.383    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.507 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8/O
                         net (fo=2, routed)           0.330     6.837    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1/O
                         net (fo=20, routed)          0.556     7.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=8, routed)           0.545     8.186    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9/O
                         net (fo=1, routed)           0.000     8.310    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.843 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4/CO[3]
                         net (fo=19, routed)          1.394    10.237    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.361 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=25, routed)          0.223    10.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.795    11.502    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.473    12.652    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.524    12.203    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.298ns (26.981%)  route 6.219ns (73.019%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.691     2.985    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/Q
                         net (fo=5, routed)           0.736     4.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/sel0[9]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.295     4.494 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14/O
                         net (fo=1, routed)           0.402     4.896    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8/O
                         net (fo=3, routed)           0.427     5.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=10, routed)          0.812     6.383    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.507 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8/O
                         net (fo=2, routed)           0.330     6.837    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1/O
                         net (fo=20, routed)          0.556     7.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=8, routed)           0.545     8.186    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9/O
                         net (fo=1, routed)           0.000     8.310    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.843 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4/CO[3]
                         net (fo=19, routed)          1.394    10.237    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.361 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=25, routed)          0.223    10.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.795    11.502    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.473    12.652    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.524    12.203    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.298ns (26.981%)  route 6.219ns (73.019%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.691     2.985    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next_reg[9]/Q
                         net (fo=5, routed)           0.736     4.199    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/sel0[9]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.295     4.494 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14/O
                         net (fo=1, routed)           0.402     4.896    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_14_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8/O
                         net (fo=3, routed)           0.427     5.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_8_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=10, routed)          0.812     6.383    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.507 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8/O
                         net (fo=2, routed)           0.330     6.837    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_8_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1/O
                         net (fo=20, routed)          0.556     7.517    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=8, routed)           0.545     8.186    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9/O
                         net (fo=1, routed)           0.000     8.310    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_9_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.843 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4/CO[3]
                         net (fo=19, routed)          1.394    10.237    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt_reg[11]_i_4_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.361 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=25, routed)          0.223    10.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.795    11.502    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.473    12.652    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.524    12.203    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  0.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.989%)  route 0.209ns (50.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.634     0.970    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X50Y104        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.209     1.343    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/w_RxBuffer[6]
    SLICE_X46Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.388 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/slv_reg2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.388    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI_n_11
    SLICE_X46Y103        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.910     1.276    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y103        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.121     1.358    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.251ns (72.410%)  route 0.096ns (27.590%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.639     0.975    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5_reg[12]/Q
                         net (fo=1, routed)           0.096     1.212    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[12]
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.257 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.000     1.257    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[12]_i_3_n_0
    SLICE_X41Y99         MUXF7 (Prop_muxf7_I1_O)      0.065     1.322 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X41Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.261ns (69.297%)  route 0.116ns (30.703%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.639     0.975    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/Q
                         net (fo=1, routed)           0.116     1.232    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg_n_0_[9]
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[9]_i_3/O
                         net (fo=1, routed)           0.000     1.277    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[9]_i_3_n_0
    SLICE_X46Y98         MUXF7 (Prop_muxf7_I1_O)      0.075     1.352 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.352    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X46Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.134     1.290    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.297ns (57.110%)  route 0.223ns (42.890%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.557     0.893    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=1, routed)           0.223     1.244    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[8]
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.098     1.342 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.000     1.342    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X45Y100        MUXF7 (Prop_muxf7_I0_O)      0.071     1.413 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.413    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.260ns (71.652%)  route 0.103ns (28.348%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.639     0.975    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5_reg[11]/Q
                         net (fo=1, routed)           0.103     1.219    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[11]
    SLICE_X40Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.264 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[11]_i_3/O
                         net (fo=1, routed)           0.000     1.264    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[11]_i_3_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I1_O)      0.074     1.338 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.338    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.248ns (67.529%)  route 0.119ns (32.471%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.639     0.975    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=1, routed)           0.119     1.235    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[10]
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.280 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.000     1.280    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[10]_i_2_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.342 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.342    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.559     0.895    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y99         FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.143     1.179    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y97         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.826     1.192    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.094    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.559     0.895    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y99         FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.114     1.136    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y98         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.826     1.192    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.041    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.251ns (45.311%)  route 0.303ns (54.689%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.557     0.893    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6_reg[14]/Q
                         net (fo=1, routed)           0.303     1.337    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[14]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.382 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[14]_i_3/O
                         net (fo=1, routed)           0.000     1.382    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata[14]_i_3_n_0
    SLICE_X39Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.447 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.447    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X39Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.257ns (53.681%)  route 0.222ns (46.319%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.634     0.970    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y103        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.222     1.333    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[2]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.378 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000     1.378    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X44Y102        MUXF7 (Prop_muxf7_I0_O)      0.071     1.449 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.449    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X44Y102        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y102        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.105     1.343    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y99    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y99    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y99    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.273%)  route 2.003ns (75.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 9.850 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.847     9.850    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X46Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518    10.368 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/Q
                         net (fo=1, routed)           2.003    12.371    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[12]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.495 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[12]_i_1/O
                         net (fo=1, routed)           0.000    12.495    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_19
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.653    12.832    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                         clock pessimism              0.000    12.832    
                         clock uncertainty           -0.262    12.570    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)        0.029    12.599    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.633ns  (logic 0.642ns (24.383%)  route 1.991ns (75.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 9.850 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.847     9.850    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X46Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518    10.368 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/Q
                         net (fo=1, routed)           1.991    12.359    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[8]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.483 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[8]_i_1/O
                         net (fo=1, routed)           0.000    12.483    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_23
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.653    12.832    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                         clock pessimism              0.000    12.832    
                         clock uncertainty           -0.262    12.570    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)        0.031    12.601    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.206%)  route 2.032ns (77.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 9.849 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.846     9.849    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X49Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456    10.305 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/Q
                         net (fo=1, routed)           2.032    12.337    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[9]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[9]_i_1/O
                         net (fo=1, routed)           0.000    12.461    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_22
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.653    12.832    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.000    12.832    
                         clock uncertainty           -0.262    12.570    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)        0.031    12.601    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.609ns  (logic 0.642ns (24.607%)  route 1.967ns (75.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 9.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.643     9.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    10.164 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/Q
                         net (fo=1, routed)           1.967    12.131    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[5]
    SLICE_X51Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.255 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[5]_i_1/O
                         net (fo=1, routed)           0.000    12.255    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_26
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.467    12.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.262    12.384    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.031    12.415    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.599ns  (logic 0.642ns (24.700%)  route 1.957ns (75.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 9.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.643     9.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    10.164 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/Q
                         net (fo=1, routed)           1.957    12.121    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[2]
    SLICE_X51Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.245 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[2]_i_1/O
                         net (fo=1, routed)           0.000    12.245    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_29
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.467    12.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.262    12.384    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.031    12.415    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.588ns  (logic 0.580ns (22.410%)  route 2.008ns (77.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 9.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.643     9.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X53Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456    10.102 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/Q
                         net (fo=1, routed)           2.008    12.110    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[0]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.124    12.234 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[0]_i_1/O
                         net (fo=1, routed)           0.000    12.234    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_31
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.467    12.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.262    12.384    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.032    12.416    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.585ns  (logic 0.580ns (22.441%)  route 2.005ns (77.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 9.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.643     9.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X52Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    10.102 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/Q
                         net (fo=1, routed)           2.005    12.107    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[4]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[4]_i_1/O
                         net (fo=1, routed)           0.000    12.231    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_27
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.467    12.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.262    12.384    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.031    12.415    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.558ns  (logic 0.580ns (22.675%)  route 1.978ns (77.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 9.849 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.846     9.849    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X49Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456    10.305 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/Q
                         net (fo=1, routed)           1.978    12.283    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[10]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.407 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[10]_i_1/O
                         net (fo=1, routed)           0.000    12.407    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_21
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.653    12.832    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                         clock pessimism              0.000    12.832    
                         clock uncertainty           -0.262    12.570    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)        0.032    12.602    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.568ns  (logic 0.580ns (22.587%)  route 1.988ns (77.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 9.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.643     9.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X52Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    10.102 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/Q
                         net (fo=1, routed)           1.988    12.090    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[3]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[3]_i_1/O
                         net (fo=1, routed)           0.000    12.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_28
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.467    12.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.262    12.384    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.029    12.413    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@8.000ns)
  Data Path Delay:        2.763ns  (logic 0.642ns (23.232%)  route 2.121ns (76.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 9.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.643     9.646    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    10.164 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/Q
                         net (fo=1, routed)           2.121    12.285    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[7]
    SLICE_X50Y110        LUT6 (Prop_lut6_I1_O)        0.124    12.409 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[7]_i_2/O
                         net (fo=1, routed)           0.000    12.409    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_24
    SLICE_X50Y110        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.638    12.817    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y110        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]/C
                         clock pessimism              0.000    12.817    
                         clock uncertainty           -0.262    12.555    
    SLICE_X50Y110        FDRE (Setup_fdre_C_D)        0.081    12.636    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.467ns (20.868%)  route 1.771ns (79.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.481     1.484    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X48Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.367     1.851 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/Q
                         net (fo=1, routed)           1.771     3.622    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[11]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.100     3.722 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[11]_i_1/O
                         net (fo=1, routed)           0.000     3.722    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_20
    SLICE_X48Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.843     3.137    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.262     3.399    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.269     3.668    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.020%)  route 0.835ns (79.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.641     0.643    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X46Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/Q
                         net (fo=1, routed)           0.835     1.642    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[8]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.687 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[8]_i_1/O
                         net (fo=1, routed)           0.000     1.687    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_23
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.262     1.539    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.092     1.631    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.768%)  route 0.861ns (82.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.640     0.642    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X49Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/Q
                         net (fo=1, routed)           0.861     1.644    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[10]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.689 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[10]_i_1/O
                         net (fo=1, routed)           0.000     1.689    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_21
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.262     1.539    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.092     1.631    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.186ns (17.746%)  route 0.862ns (82.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.555     0.557    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X53Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/Q
                         net (fo=1, routed)           0.862     1.560    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[0]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.605 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[0]_i_1/O
                         net (fo=1, routed)           0.000     1.605    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_31
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.821     1.187    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.262     1.449    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.092     1.541    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.881%)  route 0.842ns (80.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.555     0.557    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/Q
                         net (fo=1, routed)           0.842     1.563    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[2]
    SLICE_X51Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.608 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.608    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_29
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.821     1.187    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.262     1.449    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     1.541    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.209ns (19.867%)  route 0.843ns (80.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.555     0.557    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/Q
                         net (fo=1, routed)           0.843     1.564    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[5]
    SLICE_X51Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.609 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[5]_i_1/O
                         net (fo=1, routed)           0.000     1.609    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_26
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.821     1.187    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.262     1.449    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     1.541    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.186ns (17.581%)  route 0.872ns (82.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.640     0.642    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X49Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/Q
                         net (fo=1, routed)           0.872     1.655    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[9]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.700 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[9]_i_1/O
                         net (fo=1, routed)           0.000     1.700    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_22
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.262     1.539    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.092     1.631    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.467ns (20.505%)  route 1.811ns (79.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.481     1.484    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X48Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.367     1.851 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/Q
                         net (fo=1, routed)           1.811     3.661    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[13]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.100     3.761 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[13]_i_2/O
                         net (fo=1, routed)           0.000     3.761    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_18
    SLICE_X48Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.843     3.137    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.262     3.399    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.270     3.669    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.576ns (25.299%)  route 1.701ns (74.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.470     1.473    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X52Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.337     1.810 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/Q
                         net (fo=1, routed)           1.701     3.510    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[6]
    SLICE_X53Y110        LUT6 (Prop_lut6_I1_O)        0.239     3.749 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[6]_i_1/O
                         net (fo=1, routed)           0.000     3.749    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_25
    SLICE_X53Y110        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        1.829     3.123    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y110        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
                         clock pessimism              0.000     3.123    
                         clock uncertainty            0.262     3.385    
    SLICE_X53Y110        FDRE (Hold_fdre_C_D)         0.270     3.655    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.209ns (19.193%)  route 0.880ns (80.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.641     0.643    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X46Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/Q
                         net (fo=1, routed)           0.880     1.687    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[12]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.732 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[12]_i_1/O
                         net (fo=1, routed)           0.000     1.732    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_19
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3677, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.262     1.539    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.091     1.630    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.102    





