Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 26 20:25:28 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 666 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1689 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.650        0.000                      0                  293        0.071        0.000                      0                  293        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.650        0.000                      0                  293        0.071        0.000                      0                  293        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.567%)  route 3.913ns (80.433%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.930     9.940    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.439    14.780    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock_6p25MHZ/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.567%)  route 3.913ns (80.433%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.930     9.940    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.439    14.780    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock_6p25MHZ/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.567%)  route 3.913ns (80.433%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.930     9.940    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.439    14.780    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock_6p25MHZ/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.567%)  route 3.913ns (80.433%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.930     9.940    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.439    14.780    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock_6p25MHZ/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.952ns (20.031%)  route 3.801ns (79.969%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.818     9.827    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    clock_6p25MHZ/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.952ns (20.031%)  route 3.801ns (79.969%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.818     9.827    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    clock_6p25MHZ/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.952ns (20.031%)  route 3.801ns (79.969%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.818     9.827    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    clock_6p25MHZ/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.952ns (20.031%)  route 3.801ns (79.969%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.818     9.827    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clock_6p25MHZ/COUNT_reg[23]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    14.588    clock_6p25MHZ/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.952ns (20.140%)  route 3.775ns (79.860%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.792     9.801    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y16         FDRE                                         r  clock_6p25MHZ/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440    14.781    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  clock_6p25MHZ/COUNT_reg[12]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    clock_6p25MHZ/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.952ns (20.140%)  route 3.775ns (79.860%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock_6p25MHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.378     6.908    clock_6p25MHZ/COUNT_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.032 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.452     7.484    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.608 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.448     8.056    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.180 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.705     8.885    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.792     9.801    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X28Y16         FDRE                                         r  clock_6p25MHZ/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440    14.781    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  clock_6p25MHZ/COUNT_reg[13]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    clock_6p25MHZ/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  4.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.231ns (50.469%)  route 0.227ns (49.531%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.171     1.759    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_2/O
                         net (fo=1, routed)           0.056     1.860    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_2_n_0
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.905 r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.905    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     1.834    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.661%)  route 0.127ns (26.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.929 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.366ns (74.248%)  route 0.127ns (25.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.940 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.391ns (75.491%)  route 0.127ns (24.509%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.965 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.391ns (75.491%)  route 0.127ns (24.509%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.965 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_4
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[7]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.394ns (75.632%)  route 0.127ns (24.368%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.914 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1_n_7
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.405ns (76.136%)  route 0.127ns (23.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.914 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.979 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.979    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1_n_5
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.430ns (77.208%)  route 0.127ns (22.792%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.914 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.004 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1_n_4
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.430ns (77.208%)  route 0.127ns (22.792%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.914 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.004 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.004    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1_n_6
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.433ns (77.330%)  route 0.127ns (22.670%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.126     1.714    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.875    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.914 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.953 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]_i_1_n_7
    SLICE_X31Y52         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y57   DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y59   DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y59   DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y60   DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y60   DebounceC/clock_1khz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y60   DebounceC/clock_1khz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y60   DebounceC/clock_1khz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y61   DebounceC/clock_1khz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y61   DebounceC/clock_1khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y61   DebounceC/clock_1khz/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y61   DebounceC/clock_1khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y61   DebounceC/clock_1khz/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y61   DebounceC/clock_1khz/COUNT_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62   DebounceC/clock_1khz/COUNT_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62   DebounceC/clock_1khz/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   DebounceC/counter/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   DebounceC/counter/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   DebounceC/counter/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   DebounceC/counter/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   DebounceC/counter/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   DebounceC/counter/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   DebounceC/counter/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   DebounceC/counter/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   DebounceC/counter/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   DebounceC/counter/count_reg[18]/C



