   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"usbcore001.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB96:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1456 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  39              		.loc 1 1457 0
  40 0004 4FF46D43 		mov	r3, #60672
  41 0008 CEF20003 		movt	r3, 57344
  42 000c DB68     		ldr	r3, [r3, #12]
  43 000e 03F4E063 		and	r3, r3, #1792
  44 0012 4FEA1323 		lsr	r3, r3, #8
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  45              		.loc 1 1458 0
  46 0016 1846     		mov	r0, r3
  47 0018 BD46     		mov	sp, r7
  48 001a 80BC     		pop	{r7}
  49 001c 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE96:
  53 001e 00BF     		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  54              		.align	2
  55              		.thumb
  56              		.thumb_func
  58              	NVIC_EnableIRQ:
  59              	.LFB97:
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  60              		.loc 1 1468 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 8
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 83B0     		sub	sp, sp, #12
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0006 0346     		mov	r3, r0
  76 0008 FB71     		strb	r3, [r7, #7]
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  77              		.loc 1 1470 0
  78 000a 4FF46143 		mov	r3, #57600
  79 000e CEF20003 		movt	r3, 57344
  80 0012 97F90720 		ldrsb	r2, [r7, #7]
  81 0016 4FEA5212 		lsr	r2, r2, #5
  82 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  83 001c 01F01F01 		and	r1, r1, #31
  84 0020 4FF00100 		mov	r0, #1
  85 0024 00FA01F1 		lsl	r1, r0, r1
  86 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  87              		.loc 1 1471 0
  88 002c 07F10C07 		add	r7, r7, #12
  89 0030 BD46     		mov	sp, r7
  90 0032 80BC     		pop	{r7}
  91 0034 7047     		bx	lr
  92              		.cfi_endproc
  93              	.LFE97:
  95 0036 00BF     		.section	.text.NVIC_ClearPendingIRQ,"ax",%progbits
  96              		.align	2
  97              		.thumb
  98              		.thumb_func
 100              	NVIC_ClearPendingIRQ:
 101              	.LFB101:
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 102              		.loc 1 1521 0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 1, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107 0000 80B4     		push	{r7}
 108              	.LCFI5:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 7, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              	.LCFI6:
 113              		.cfi_def_cfa_offset 16
 114 0004 00AF     		add	r7, sp, #0
 115              	.LCFI7:
 116              		.cfi_def_cfa_register 7
 117 0006 0346     		mov	r3, r0
 118 0008 FB71     		strb	r3, [r7, #7]
1522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 119              		.loc 1 1522 0
 120 000a 4FF46143 		mov	r3, #57600
 121 000e CEF20003 		movt	r3, 57344
 122 0012 97F90720 		ldrsb	r2, [r7, #7]
 123 0016 4FEA5212 		lsr	r2, r2, #5
 124 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 125 001c 01F01F01 		and	r1, r1, #31
 126 0020 4FF00100 		mov	r0, #1
 127 0024 00FA01F1 		lsl	r1, r0, r1
 128 0028 02F16002 		add	r2, r2, #96
 129 002c 43F82210 		str	r1, [r3, r2, lsl #2]
1523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 130              		.loc 1 1523 0
 131 0030 07F10C07 		add	r7, r7, #12
 132 0034 BD46     		mov	sp, r7
 133 0036 80BC     		pop	{r7}
 134 0038 7047     		bx	lr
 135              		.cfi_endproc
 136              	.LFE101:
 138 003a 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
 139              		.align	2
 140              		.thumb
 141              		.thumb_func
 143              	NVIC_SetPriority:
 144              	.LFB103:
1524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 145              		.loc 1 1551 0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 8
 148              		@ frame_needed = 1, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 150 0000 80B4     		push	{r7}
 151              	.LCFI8:
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 7, -4
 154 0002 83B0     		sub	sp, sp, #12
 155              	.LCFI9:
 156              		.cfi_def_cfa_offset 16
 157 0004 00AF     		add	r7, sp, #0
 158              	.LCFI10:
 159              		.cfi_def_cfa_register 7
 160 0006 0346     		mov	r3, r0
 161 0008 3960     		str	r1, [r7, #0]
 162 000a FB71     		strb	r3, [r7, #7]
1552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
 163              		.loc 1 1552 0
 164 000c 97F90730 		ldrsb	r3, [r7, #7]
 165 0010 002B     		cmp	r3, #0
 166 0012 10DA     		bge	.L6
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 167              		.loc 1 1553 0
 168 0014 4FF46D43 		mov	r3, #60672
 169 0018 CEF20003 		movt	r3, 57344
 170 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 171 001e 02F00F02 		and	r2, r2, #15
 172 0022 A2F10401 		sub	r1, r2, #4
 173 0026 3A68     		ldr	r2, [r7, #0]
 174 0028 D2B2     		uxtb	r2, r2
 175 002a 4FEA8202 		lsl	r2, r2, #2
 176 002e D2B2     		uxtb	r2, r2
 177 0030 5B18     		adds	r3, r3, r1
 178 0032 1A76     		strb	r2, [r3, #24]
 179 0034 0DE0     		b	.L5
 180              	.L6:
1554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 181              		.loc 1 1555 0
 182 0036 4FF46143 		mov	r3, #57600
 183 003a CEF20003 		movt	r3, 57344
 184 003e 97F90710 		ldrsb	r1, [r7, #7]
 185 0042 3A68     		ldr	r2, [r7, #0]
 186 0044 D2B2     		uxtb	r2, r2
 187 0046 4FEA8202 		lsl	r2, r2, #2
 188 004a D2B2     		uxtb	r2, r2
 189 004c 5B18     		adds	r3, r3, r1
 190 004e 83F80023 		strb	r2, [r3, #768]
 191              	.L5:
1556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 192              		.loc 1 1556 0
 193 0052 07F10C07 		add	r7, r7, #12
 194 0056 BD46     		mov	sp, r7
 195 0058 80BC     		pop	{r7}
 196 005a 7047     		bx	lr
 197              		.cfi_endproc
 198              	.LFE103:
 200              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 201              		.align	2
 202              		.thumb
 203              		.thumb_func
 205              	NVIC_EncodePriority:
 206              	.LFB105:
1557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 207              		.loc 1 1593 0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 32
 210              		@ frame_needed = 1, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 212 0000 80B4     		push	{r7}
 213              	.LCFI11:
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 7, -4
 216 0002 89B0     		sub	sp, sp, #36
 217              	.LCFI12:
 218              		.cfi_def_cfa_offset 40
 219 0004 00AF     		add	r7, sp, #0
 220              	.LCFI13:
 221              		.cfi_def_cfa_register 7
 222 0006 F860     		str	r0, [r7, #12]
 223 0008 B960     		str	r1, [r7, #8]
 224 000a 7A60     		str	r2, [r7, #4]
1594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 225              		.loc 1 1594 0
 226 000c FB68     		ldr	r3, [r7, #12]
 227 000e 03F00703 		and	r3, r3, #7
 228 0012 FB61     		str	r3, [r7, #28]
1595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 229              		.loc 1 1598 0
 230 0014 FB69     		ldr	r3, [r7, #28]
 231 0016 C3F10703 		rsb	r3, r3, #7
 232 001a 062B     		cmp	r3, #6
 233 001c 28BF     		it	cs
 234 001e 0623     		movcs	r3, #6
 235 0020 BB61     		str	r3, [r7, #24]
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 236              		.loc 1 1599 0
 237 0022 FB69     		ldr	r3, [r7, #28]
 238 0024 03F10603 		add	r3, r3, #6
 239 0028 062B     		cmp	r3, #6
 240 002a 03D9     		bls	.L9
 241              		.loc 1 1599 0 is_stmt 0 discriminator 1
 242 002c FB69     		ldr	r3, [r7, #28]
 243 002e 03F1FF33 		add	r3, r3, #-1
 244 0032 01E0     		b	.L10
 245              	.L9:
 246              		.loc 1 1599 0 discriminator 2
 247 0034 4FF00003 		mov	r3, #0
 248              	.L10:
 249              		.loc 1 1599 0 discriminator 3
 250 0038 7B61     		str	r3, [r7, #20]
1600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 251              		.loc 1 1602 0 is_stmt 1 discriminator 3
 252 003a BB69     		ldr	r3, [r7, #24]
 253 003c 4FF00102 		mov	r2, #1
 254 0040 02FA03F3 		lsl	r3, r2, r3
 255 0044 03F1FF33 		add	r3, r3, #-1
 256 0048 1A46     		mov	r2, r3
 257 004a BB68     		ldr	r3, [r7, #8]
 258 004c 1A40     		ands	r2, r2, r3
 259 004e 7B69     		ldr	r3, [r7, #20]
 260 0050 02FA03F2 		lsl	r2, r2, r3
1603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 261              		.loc 1 1603 0 discriminator 3
 262 0054 7B69     		ldr	r3, [r7, #20]
 263 0056 4FF00101 		mov	r1, #1
 264 005a 01FA03F3 		lsl	r3, r1, r3
 265 005e 03F1FF33 		add	r3, r3, #-1
 266 0062 1946     		mov	r1, r3
 267 0064 7B68     		ldr	r3, [r7, #4]
 268 0066 0B40     		ands	r3, r3, r1
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
 269              		.loc 1 1601 0 discriminator 3
 270 0068 1343     		orrs	r3, r3, r2
1604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 271              		.loc 1 1605 0 discriminator 3
 272 006a 1846     		mov	r0, r3
 273 006c 07F12407 		add	r7, r7, #36
 274 0070 BD46     		mov	sp, r7
 275 0072 80BC     		pop	{r7}
 276 0074 7047     		bx	lr
 277              		.cfi_endproc
 278              	.LFE105:
 280              		.global	USBCORE001_OtgDevPtr
 281 0076 00BF     		.bss
 282              		.align	2
 285              	USBCORE001_OtgDevPtr:
 286 0000 00000000 		.space	4
 287              		.data
 288              		.align	2
 291              	USBCORE001_DriverParams:
 292 0000 FFFFFFFF 		.word	-1
 293 0004 02000000 		.word	2
 294 0008 00000000 		.word	0
 295 000c FFFFFFFF 		.word	-1
 296 0010 FFFFFFFF 		.word	-1
 297 0014 01000000 		.word	1
 298 0018 01000000 		.word	1
 299 001c 01000000 		.word	1
 300 0020 FFFFFFFF 		.word	-1
 301 0024 FFFFFFFF 		.word	-1
 302 0028 FFFFFFFF 		.word	-1
 303 002c FFFFFFFF 		.word	-1
 304 0030 FFFFFFFF 		.word	-1
 305 0034 FFFFFFFF 		.word	-1
 306 0038 FFFFFFFF 		.word	-1
 307 003c FFFFFFFF 		.word	-1
 308 0040 FFFFFFFF 		.word	-1
 309 0044 FFFFFFFF 		.word	-1
 310 0048 FFFFFFFF 		.word	-1
 311 004c FFFFFFFF 		.word	-1
 312 0050 FFFFFFFF 		.word	-1
 313 0054 FFFFFFFF 		.word	-1
 314 0058 FFFFFFFF 		.word	-1
 315 005c FFFFFFFF 		.word	-1
 316 0060 FFFFFFFF 		.word	-1
 317 0064 FFFFFFFF 		.word	-1
 318 0068 FFFFFFFF 		.word	-1
 319 006c FFFFFFFF 		.word	-1
 320 0070 FFFFFFFF 		.word	-1
 321 0074 FFFFFFFF 		.word	-1
 322 0078 FFFFFFFF 		.word	-1
 323 007c FFFFFFFF 		.word	-1
 324 0080 08000000 		.word	8
 325 0084 FFFFFFFF 		.word	-1
 326 0088 00000000 		.word	0
 327 008c FFFFFFFF 		.word	-1
 328 0090 FFFFFFFF 		.word	-1
 329 0094 FFFFFFFF 		.word	-1
 330 0098 FFFFFFFF 		.word	-1
 331 009c FFFFFFFF 		.word	-1
 332 00a0 FFFFFFFF 		.word	-1
 333 00a4 FFFFFFFF 		.word	-1
 334 00a8 FFFFFFFF 		.word	-1
 335 00ac FFFFFFFF 		.word	-1
 336 00b0 FFFFFFFF 		.word	-1
 337 00b4 FFFFFFFF 		.word	-1
 338 00b8 FFFFFFFF 		.word	-1
 339 00bc FFFFFFFF 		.word	-1
 340 00c0 FFFFFFFF 		.word	-1
 341 00c4 FFFFFFFF 		.word	-1
 342 00c8 FFFFFFFF 		.word	-1
 343 00cc FFFFFFFF 		.word	-1
 344 00d0 FFFFFFFF 		.word	-1
 345 00d4 FFFFFFFF 		.word	-1
 346 00d8 FFFFFFFF 		.word	-1
 347 00dc FFFFFFFF 		.word	-1
 348 00e0 FFFFFFFF 		.word	-1
 349 00e4 FFFFFFFF 		.word	-1
 350 00e8 FFFFFFFF 		.word	-1
 351 00ec FFFFFFFF 		.word	-1
 352 00f0 FFFFFFFF 		.word	-1
 353 00f4 FFFFFFFF 		.word	-1
 354 00f8 FFFFFFFF 		.word	-1
 355 00fc FFFFFFFF 		.word	-1
 356 0100 FFFFFFFF 		.word	-1
 357 0104 FFFFFFFF 		.word	-1
 358 0108 FFFFFFFF 		.word	-1
 359 010c FFFFFFFF 		.word	-1
 360 0110 FFFFFFFF 		.word	-1
 361              		.section	.text.USBCORE001_SetParameters,"ax",%progbits
 362              		.align	2
 363              		.thumb
 364              		.thumb_func
 366              	USBCORE001_SetParameters:
 367              	.LFB120:
 368              		.file 2 "../Dave/Generated/src/USBCORE001/usbcore001.c"
   1:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
   2:../Dave/Generated/src/USBCORE001/usbcore001.c **** **  DAVE App Name : USBCORE001       App Version: 1.0.18               
   3:../Dave/Generated/src/USBCORE001/usbcore001.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/USBCORE001/usbcore001.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
   6:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
   7:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
   8:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
   9:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
  10:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
  11:../Dave/Generated/src/USBCORE001/usbcore001.c **** /* CODE_BLOCK_BEGIN[USBCORE001.c] */
  12:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
  13:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
  14:../Dave/Generated/src/USBCORE001/usbcore001.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  15:../Dave/Generated/src/USBCORE001/usbcore001.c ****  All rights reserved.                                                         **
  16:../Dave/Generated/src/USBCORE001/usbcore001.c ****                                                                               **
  17:../Dave/Generated/src/USBCORE001/usbcore001.c ****  Redistribution and use in source and binary forms, with or without           **
  18:../Dave/Generated/src/USBCORE001/usbcore001.c ****  modification,are permitted provided that the following conditions are met:   **
  19:../Dave/Generated/src/USBCORE001/usbcore001.c ****                                                                               **
  20:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *Redistributions of source code must retain the above copyright notice,      **
  21:../Dave/Generated/src/USBCORE001/usbcore001.c ****  this list of conditions and the following disclaimer.                        **
  22:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  23:../Dave/Generated/src/USBCORE001/usbcore001.c ****  this list of conditions and the following disclaimer in the documentation    **
  24:../Dave/Generated/src/USBCORE001/usbcore001.c ****  and/or other materials provided with the distribution.                       **
  25:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  26:../Dave/Generated/src/USBCORE001/usbcore001.c ****  may be used to endorse or promote products derived from this software without** 
  27:../Dave/Generated/src/USBCORE001/usbcore001.c ****  specific prior written permission.                                           **
  28:../Dave/Generated/src/USBCORE001/usbcore001.c ****                                                                               **
  29:../Dave/Generated/src/USBCORE001/usbcore001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  30:../Dave/Generated/src/USBCORE001/usbcore001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  31:../Dave/Generated/src/USBCORE001/usbcore001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  32:../Dave/Generated/src/USBCORE001/usbcore001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  33:../Dave/Generated/src/USBCORE001/usbcore001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  34:../Dave/Generated/src/USBCORE001/usbcore001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  35:../Dave/Generated/src/USBCORE001/usbcore001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  36:../Dave/Generated/src/USBCORE001/usbcore001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  37:../Dave/Generated/src/USBCORE001/usbcore001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  38:../Dave/Generated/src/USBCORE001/usbcore001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  39:../Dave/Generated/src/USBCORE001/usbcore001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  40:../Dave/Generated/src/USBCORE001/usbcore001.c ****                                                                               **
  41:../Dave/Generated/src/USBCORE001/usbcore001.c ****  To improve the quality of the software, users are encouraged to share        **
  42:../Dave/Generated/src/USBCORE001/usbcore001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  43:../Dave/Generated/src/USBCORE001/usbcore001.c ****  dave@infineon.com).                                                          **
  44:../Dave/Generated/src/USBCORE001/usbcore001.c ****                                                                               **
  45:../Dave/Generated/src/USBCORE001/usbcore001.c **** ********************************************************************************
  46:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  47:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  48:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** PLATFORM : Infineon XMC4000 Series                                         **
  49:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  50:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** COMPILER : Compiler Independent                                            **
  51:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  52:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** AUTHOR : App Developer                                                     **
  53:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  54:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  55:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  56:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** MODIFICATION DATE : Aug 20, 2013                                           **
  57:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  58:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
  59:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
  60:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
  61:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                       Author(s) Identity                                   **
  62:../Dave/Generated/src/USBCORE001/usbcore001.c **** ********************************************************************************
  63:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  64:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** Initials    Name                                                           **
  65:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** ---------------------------------------------------------------------------**
  66:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** CM          App Developer                                                  **
  67:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** ---------------------------------------------------------------------------**
  68:../Dave/Generated/src/USBCORE001/usbcore001.c **** ** Version   App Developer Name    Comments                                   **
  69:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  70:../Dave/Generated/src/USBCORE001/usbcore001.c **** **           NSND         : Updated for usb soft disconnect                   **
  71:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  72:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                                                                            **
  73:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
  74:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
  75:../Dave/Generated/src/USBCORE001/usbcore001.c **** /* ==========================================================================
  76:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *
  77:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * Synopsys HS OTG Linux Software Driver and documentation (hereinafter,
  78:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * "Software") is an Unsupported proprietary work of Synopsys, Inc. unless
  79:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * otherwise expressly agreed to in writing between Synopsys and you.
  80:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *
  81:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * The Software IS NOT an item of Licensed Software or Licensed Product under
  82:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * any End User Software License Agreement or Agreement for Licensed Product
  83:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * with Synopsys or any supplement thereto. You are permitted to use and
  84:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * redistribute this Software in source and binary forms, with or without
  85:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * modification, provided that redistributions of source code must retain this
  86:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * notice. You may not view, use, disclose, copy or distribute this file or
  87:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * any information contained herein except pursuant to this license grant from
  88:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * Synopsys. If you do not agree with this notice, including the disclaimer
  89:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * below, then you are not authorized to use the Software.
  90:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *
  91:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS
  92:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  93:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  94:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,
  95:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  96:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  97:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  98:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  99:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 100:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
 101:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * DAMAGE.
 102:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * ========================================================================== */
 103:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 104:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*
 105:../Dave/Generated/src/USBCORE001/usbcore001.c ****   Copyright 2011  Dean Camera (dean [at] fourwalledcubicle [dot] com)
 106:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 107:../Dave/Generated/src/USBCORE001/usbcore001.c ****   Permission to use, copy, modify, distribute, and sell this
 108:../Dave/Generated/src/USBCORE001/usbcore001.c ****   software and its documentation for any purpose is hereby granted
 109:../Dave/Generated/src/USBCORE001/usbcore001.c ****   without fee, provided that the above copyright notice appear in
 110:../Dave/Generated/src/USBCORE001/usbcore001.c ****   all copies and that both that the copyright notice and this
 111:../Dave/Generated/src/USBCORE001/usbcore001.c ****   permission notice and warranty disclaimer appear in supporting
 112:../Dave/Generated/src/USBCORE001/usbcore001.c ****   documentation, and that the name of the author not be used in
 113:../Dave/Generated/src/USBCORE001/usbcore001.c ****   advertising or publicity pertaining to distribution of the
 114:../Dave/Generated/src/USBCORE001/usbcore001.c ****   software without specific, written prior permission.
 115:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 116:../Dave/Generated/src/USBCORE001/usbcore001.c ****   The author disclaim all warranties with regard to this
 117:../Dave/Generated/src/USBCORE001/usbcore001.c ****   software, including all implied warranties of merchantability
 118:../Dave/Generated/src/USBCORE001/usbcore001.c ****   and fitness.  In no event shall the author be liable for any
 119:../Dave/Generated/src/USBCORE001/usbcore001.c ****   special, indirect or consequential damages or any damages
 120:../Dave/Generated/src/USBCORE001/usbcore001.c ****   whatsoever resulting from loss of use, data or profits, whether
 121:../Dave/Generated/src/USBCORE001/usbcore001.c ****   in an action of contract, negligence or other tortious action,
 122:../Dave/Generated/src/USBCORE001/usbcore001.c ****   arising out of or in connection with the use or performance of
 123:../Dave/Generated/src/USBCORE001/usbcore001.c ****   this software.
 124:../Dave/Generated/src/USBCORE001/usbcore001.c **** */
 125:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 126:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @file  USBCORE001.c
 127:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *
 128:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @brief This file contains functions related to USB Core Layer.
 129:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *
 130:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 131:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 132:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
 133:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                      Include Files                                         **
 134:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
 135:../Dave/Generated/src/USBCORE001/usbcore001.c **** #include <Dave3.h>
 136:../Dave/Generated/src/USBCORE001/usbcore001.c **** #include "../../src/USBLD001/driver/dwc_otg_hcd_if.h"
 137:../Dave/Generated/src/USBCORE001/usbcore001.c **** #include "../../src/USBLD001/driver/dwc_otg_pcd_if.h"
 138:../Dave/Generated/src/USBCORE001/usbcore001.c **** #include "../../src/USBLD001/driver/dwc_otg_adp.h"
 139:../Dave/Generated/src/USBCORE001/usbcore001.c **** #include "../USBLD001/usbld001_delay.h"
 140:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 141:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 142:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @cond INTERNAL_DOCS
 143:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 144:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
 145:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                      Global Variable Definitions                           **
 146:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
 147:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 148:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @ingroup USBCORE001_privateparam
 149:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @{
 150:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 151:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 152:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 153:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 154:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 155:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 156:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** Defines USB interrupt priority */
 157:../Dave/Generated/src/USBCORE001/usbcore001.c **** #define USBCORE001_Host_PREEMPTION_PRIORITY          63
 158:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 159:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** Defines USB interrupt sub priority */
 160:../Dave/Generated/src/USBCORE001/usbcore001.c **** #define USBCORE001_Host_SUB_PRIORITY                 0
 161:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 162:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*!
 163:../Dave/Generated/src/USBCORE001/usbcore001.c **** *@note preserved to limit changes to the HCD part
 164:../Dave/Generated/src/USBCORE001/usbcore001.c **** */
 165:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**Data structures*/
 166:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 167:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** Instance to manage USBCORE001_OtgDevice*/
 168:../Dave/Generated/src/USBCORE001/usbcore001.c **** USBCORE001_OtgDevice *USBCORE001_OtgDevPtr = NULL;
 169:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 170:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 171:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @}
 172:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 173:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 174:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 175:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @ingroup USBCORE001_privatefunc
 176:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @{
 177:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 178:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
 179:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                     Private Function Declarations                          **
 180:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
 181:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 182:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 183:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @brief This function sets the driver parameters based on the global 
 184:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *        structure.  
 185:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @param [IN] CoreIfPtr    Pointer to the core interface structure
 186:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @return int 0 if success \n
 187:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 188:../Dave/Generated/src/USBCORE001/usbcore001.c **** static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr);
 189:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 190:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 191:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 192:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @brief This function sets the interrupt priority and enable the interrupt for  
 193:../Dave/Generated/src/USBCORE001/usbcore001.c ****  *        USB.
 194:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @param void
 195:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @return void \n
 196:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 197:../Dave/Generated/src/USBCORE001/usbcore001.c **** static void USBCORE001_EnableUSBInterrupt(void);
 198:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 199:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 200:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @}
 201:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 202:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 203:../Dave/Generated/src/USBCORE001/usbcore001.c **** static struct USBCORE001_OTGDriverParam USBCORE001_DriverParams = {
 204:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,      /** opt*/
 205:../Dave/Generated/src/USBCORE001/usbcore001.c ****   2,      /** otg_cap*/
 206:../Dave/Generated/src/USBCORE001/usbcore001.c ****   0,      /** dma_enable*/
 207:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,      /** dma_desc_enable */
 208:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,      /** dma_burst_size */
 209:../Dave/Generated/src/USBCORE001/usbcore001.c ****   DWC_SPEED_PARAM_FULL,      /** speed */
 210:../Dave/Generated/src/USBCORE001/usbcore001.c ****   1,      /** host_support_fs_ls_low_power*/
 211:../Dave/Generated/src/USBCORE001/usbcore001.c ****   1,      /** host_ls_low_power_phy_clk */
 212:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,      /** enable_dynamic_fifo */
 213:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,      /** data_fifo_size */ 
 214:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,      /** dev_rx_fifo_size */
 215:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,      /** dev_nperio_tx_fifo_size*/
 216:../Dave/Generated/src/USBCORE001/usbcore001.c ****   {
 217:../Dave/Generated/src/USBCORE001/usbcore001.c ****     /* dev_perio_tx_fifo_size_1 */
 218:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 219:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 220:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 221:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 222:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 223:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 224:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 225:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 226:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 227:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 228:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 229:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 230:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 231:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1,
 232:../Dave/Generated/src/USBCORE001/usbcore001.c ****     -1
 233:../Dave/Generated/src/USBCORE001/usbcore001.c ****     /* 15 */
 234:../Dave/Generated/src/USBCORE001/usbcore001.c ****   },
 235:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** host_rx_fifo_size */
 236:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** host_nperio_tx_fifo_size */
 237:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** host_perio_tx_fifo_size */
 238:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** max_transfer_size */
 239:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** max_packet_count */
 240:../Dave/Generated/src/USBCORE001/usbcore001.c ****   8,    /** host_channels */
 241:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** dev_endpoints */
 242:../Dave/Generated/src/USBCORE001/usbcore001.c ****   DWC_PHY_TYPE_PARAM_FS,    /** phy_type */
 243:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** phy_utmi_width */
 244:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** phy_ulpi_ddr */
 245:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** phy_ulpi_ext_vbus */
 246:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** i2c_enable */
 247:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** ulpi_fs_ls */
 248:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** ts_dline */
 249:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** en_multiple_tx_fifo */
 250:../Dave/Generated/src/USBCORE001/usbcore001.c ****   {
 251:../Dave/Generated/src/USBCORE001/usbcore001.c ****      /* dev_tx_fifo_size */
 252:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 253:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 254:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 255:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 256:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 257:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 258:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 259:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 260:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 261:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 262:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 263:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 264:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 265:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1,
 266:../Dave/Generated/src/USBCORE001/usbcore001.c ****      -1
 267:../Dave/Generated/src/USBCORE001/usbcore001.c ****     /* 15 */
 268:../Dave/Generated/src/USBCORE001/usbcore001.c ****   },
 269:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** thr_ctl */
 270:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** tx_thr_length */
 271:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** rx_thr_length */
 272:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** pti_enable */
 273:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** mpi_enable */
 274:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** lpm_enable */
 275:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** ic_usb_cap */
 276:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** ahb_thr_ratio */
 277:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** power_down */
 278:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** reload_ctl */
 279:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** otg_ver */
 280:../Dave/Generated/src/USBCORE001/usbcore001.c ****   -1,    /** adp_enable */
 281:../Dave/Generated/src/USBCORE001/usbcore001.c **** };
 282:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 283:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
 284:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                     Private Function Definitions                           **
 285:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
 286:../Dave/Generated/src/USBCORE001/usbcore001.c **** static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr)
 287:../Dave/Generated/src/USBCORE001/usbcore001.c **** {
 369              		.loc 2 287 0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 16
 372              		@ frame_needed = 1, uses_anonymous_args = 0
 373 0000 80B5     		push	{r7, lr}
 374              	.LCFI14:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 7, -8
 377              		.cfi_offset 14, -4
 378 0002 84B0     		sub	sp, sp, #16
 379              	.LCFI15:
 380              		.cfi_def_cfa_offset 24
 381 0004 00AF     		add	r7, sp, #0
 382              	.LCFI16:
 383              		.cfi_def_cfa_register 7
 384 0006 7860     		str	r0, [r7, #4]
 288:../Dave/Generated/src/USBCORE001/usbcore001.c ****   int RetVal = 0; 
 385              		.loc 2 288 0
 386 0008 4FF00003 		mov	r3, #0
 387 000c FB60     		str	r3, [r7, #12]
 289:../Dave/Generated/src/USBCORE001/usbcore001.c ****   int Count; 
 290:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.otg_cap != -1) {
 388              		.loc 2 290 0
 389 000e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 390 0012 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 391 0016 5B68     		ldr	r3, [r3, #4]
 392 0018 B3F1FF3F 		cmp	r3, #-1
 393 001c 0CD0     		beq	.L13
 291:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 292:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_otg_cap(CoreIfPtr,
 394              		.loc 2 292 0
 395 001e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 396 0022 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 397 0026 5B68     		ldr	r3, [r3, #4]
 398 0028 7868     		ldr	r0, [r7, #4]
 399 002a 1946     		mov	r1, r3
 400 002c FFF7FEFF 		bl	dwc_otg_set_param_otg_cap
 401 0030 0346     		mov	r3, r0
 291:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 402              		.loc 2 291 0
 403 0032 FA68     		ldr	r2, [r7, #12]
 404 0034 D318     		adds	r3, r2, r3
 405 0036 FB60     		str	r3, [r7, #12]
 406              	.L13:
 293:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.otg_cap);
 294:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 295:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.dma_enable != -1) {
 407              		.loc 2 295 0
 408 0038 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 409 003c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 410 0040 9B68     		ldr	r3, [r3, #8]
 411 0042 B3F1FF3F 		cmp	r3, #-1
 412 0046 0CD0     		beq	.L14
 296:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 297:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_dma_enable(CoreIfPtr,
 413              		.loc 2 297 0
 414 0048 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 415 004c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 416 0050 9B68     		ldr	r3, [r3, #8]
 417 0052 7868     		ldr	r0, [r7, #4]
 418 0054 1946     		mov	r1, r3
 419 0056 FFF7FEFF 		bl	dwc_otg_set_param_dma_enable
 420 005a 0346     		mov	r3, r0
 296:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 421              		.loc 2 296 0
 422 005c FA68     		ldr	r2, [r7, #12]
 423 005e D318     		adds	r3, r2, r3
 424 0060 FB60     		str	r3, [r7, #12]
 425              	.L14:
 298:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.
 299:../Dave/Generated/src/USBCORE001/usbcore001.c ****              dma_enable);
 300:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 301:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.dma_desc_enable != -1) {
 426              		.loc 2 301 0
 427 0062 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 428 0066 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 429 006a DB68     		ldr	r3, [r3, #12]
 430 006c B3F1FF3F 		cmp	r3, #-1
 431 0070 0CD0     		beq	.L15
 302:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 303:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
 432              		.loc 2 303 0
 433 0072 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 434 0076 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 435 007a DB68     		ldr	r3, [r3, #12]
 436 007c 7868     		ldr	r0, [r7, #4]
 437 007e 1946     		mov	r1, r3
 438 0080 FFF7FEFF 		bl	dwc_otg_set_param_dma_desc_enable
 439 0084 0346     		mov	r3, r0
 302:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 440              		.loc 2 302 0
 441 0086 FA68     		ldr	r2, [r7, #12]
 442 0088 D318     		adds	r3, r2, r3
 443 008a FB60     		str	r3, [r7, #12]
 444              	.L15:
 304:../Dave/Generated/src/USBCORE001/usbcore001.c ****                   USBCORE001_DriverParams.
 305:../Dave/Generated/src/USBCORE001/usbcore001.c ****                   dma_desc_enable);
 306:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }  
 307:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.opt != -1) {
 445              		.loc 2 307 0
 446 008c 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 447 0090 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 448 0094 1B68     		ldr	r3, [r3, #0]
 449 0096 B3F1FF3F 		cmp	r3, #-1
 450 009a 0CD0     		beq	.L16
 308:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 309:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_opt(CoreIfPtr, 
 451              		.loc 2 309 0
 452 009c 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 453 00a0 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 454 00a4 1B68     		ldr	r3, [r3, #0]
 455 00a6 7868     		ldr	r0, [r7, #4]
 456 00a8 1946     		mov	r1, r3
 457 00aa FFF7FEFF 		bl	dwc_otg_set_param_opt
 458 00ae 0346     		mov	r3, r0
 308:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 459              		.loc 2 308 0
 460 00b0 FA68     		ldr	r2, [r7, #12]
 461 00b2 D318     		adds	r3, r2, r3
 462 00b4 FB60     		str	r3, [r7, #12]
 463              	.L16:
 310:../Dave/Generated/src/USBCORE001/usbcore001.c ****                               USBCORE001_DriverParams.opt);
 311:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 312:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.dma_burst_size != -1) {
 464              		.loc 2 312 0
 465 00b6 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 466 00ba C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 467 00be 1B69     		ldr	r3, [r3, #16]
 468 00c0 B3F1FF3F 		cmp	r3, #-1
 469 00c4 0CD0     		beq	.L17
 313:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 314:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_dma_burst_size(CoreIfPtr,
 470              		.loc 2 314 0
 471 00c6 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 472 00ca C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 473 00ce 1B69     		ldr	r3, [r3, #16]
 474 00d0 7868     		ldr	r0, [r7, #4]
 475 00d2 1946     		mov	r1, r3
 476 00d4 FFF7FEFF 		bl	dwc_otg_set_param_dma_burst_size
 477 00d8 0346     		mov	r3, r0
 313:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 478              		.loc 2 313 0
 479 00da FA68     		ldr	r2, [r7, #12]
 480 00dc D318     		adds	r3, r2, r3
 481 00de FB60     		str	r3, [r7, #12]
 482              	.L17:
 315:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  USBCORE001_DriverParams.
 316:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  dma_burst_size);
 317:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 318:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.host_support_fs_ls_low_power != -1) {
 483              		.loc 2 318 0
 484 00e0 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 485 00e4 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 486 00e8 9B69     		ldr	r3, [r3, #24]
 487 00ea B3F1FF3F 		cmp	r3, #-1
 488 00ee 0CD0     		beq	.L18
 319:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 320:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
 489              		.loc 2 320 0
 490 00f0 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 491 00f4 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 492 00f8 9B69     		ldr	r3, [r3, #24]
 493 00fa 7868     		ldr	r0, [r7, #4]
 494 00fc 1946     		mov	r1, r3
 495 00fe FFF7FEFF 		bl	dwc_otg_set_param_host_support_fs_ls_low_power
 496 0102 0346     		mov	r3, r0
 319:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 497              		.loc 2 319 0
 498 0104 FA68     		ldr	r2, [r7, #12]
 499 0106 D318     		adds	r3, r2, r3
 500 0108 FB60     		str	r3, [r7, #12]
 501              	.L18:
 321:../Dave/Generated/src/USBCORE001/usbcore001.c ****                    USBCORE001_DriverParams.
 322:../Dave/Generated/src/USBCORE001/usbcore001.c ****                    host_support_fs_ls_low_power);
 323:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 324:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.enable_dynamic_fifo != -1) {
 502              		.loc 2 324 0
 503 010a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 504 010e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 505 0112 1B6A     		ldr	r3, [r3, #32]
 506 0114 B3F1FF3F 		cmp	r3, #-1
 507 0118 0CD0     		beq	.L19
 325:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 326:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
 508              		.loc 2 326 0
 509 011a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 510 011e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 511 0122 1B6A     		ldr	r3, [r3, #32]
 512 0124 7868     		ldr	r0, [r7, #4]
 513 0126 1946     		mov	r1, r3
 514 0128 FFF7FEFF 		bl	dwc_otg_set_param_enable_dynamic_fifo
 515 012c 0346     		mov	r3, r0
 325:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 516              		.loc 2 325 0
 517 012e FA68     		ldr	r2, [r7, #12]
 518 0130 D318     		adds	r3, r2, r3
 519 0132 FB60     		str	r3, [r7, #12]
 520              	.L19:
 327:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.
 328:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 enable_dynamic_fifo);
 329:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 330:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.data_fifo_size != -1) {
 521              		.loc 2 330 0
 522 0134 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 523 0138 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 524 013c 5B6A     		ldr	r3, [r3, #36]
 525 013e B3F1FF3F 		cmp	r3, #-1
 526 0142 0CD0     		beq	.L20
 331:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 332:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_data_fifo_size(CoreIfPtr,
 527              		.loc 2 332 0
 528 0144 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 529 0148 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 530 014c 5B6A     		ldr	r3, [r3, #36]
 531 014e 7868     		ldr	r0, [r7, #4]
 532 0150 1946     		mov	r1, r3
 533 0152 FFF7FEFF 		bl	dwc_otg_set_param_data_fifo_size
 534 0156 0346     		mov	r3, r0
 331:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 535              		.loc 2 331 0
 536 0158 FA68     		ldr	r2, [r7, #12]
 537 015a D318     		adds	r3, r2, r3
 538 015c FB60     		str	r3, [r7, #12]
 539              	.L20:
 333:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  USBCORE001_DriverParams.
 334:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  data_fifo_size);
 335:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 336:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.dev_rx_fifo_size != -1) {
 540              		.loc 2 336 0
 541 015e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 542 0162 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 543 0166 9B6A     		ldr	r3, [r3, #40]
 544 0168 B3F1FF3F 		cmp	r3, #-1
 545 016c 0CD0     		beq	.L21
 337:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 338:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
 546              		.loc 2 338 0
 547 016e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 548 0172 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 549 0176 9B6A     		ldr	r3, [r3, #40]
 550 0178 7868     		ldr	r0, [r7, #4]
 551 017a 1946     		mov	r1, r3
 552 017c FFF7FEFF 		bl	dwc_otg_set_param_dev_rx_fifo_size
 553 0180 0346     		mov	r3, r0
 337:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 554              		.loc 2 337 0
 555 0182 FA68     		ldr	r2, [r7, #12]
 556 0184 D318     		adds	r3, r2, r3
 557 0186 FB60     		str	r3, [r7, #12]
 558              	.L21:
 339:../Dave/Generated/src/USBCORE001/usbcore001.c ****                    USBCORE001_DriverParams.
 340:../Dave/Generated/src/USBCORE001/usbcore001.c ****                    dev_rx_fifo_size);
 341:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 342:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.dev_nperio_tx_fifo_size != -1) {
 559              		.loc 2 342 0
 560 0188 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 561 018c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 562 0190 DB6A     		ldr	r3, [r3, #44]
 563 0192 B3F1FF3F 		cmp	r3, #-1
 564 0196 0CD0     		beq	.L22
 343:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 344:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
 565              		.loc 2 344 0
 566 0198 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 567 019c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 568 01a0 DB6A     		ldr	r3, [r3, #44]
 569 01a2 7868     		ldr	r0, [r7, #4]
 570 01a4 1946     		mov	r1, r3
 571 01a6 FFF7FEFF 		bl	dwc_otg_set_param_dev_nperio_tx_fifo_size
 572 01aa 0346     		mov	r3, r0
 343:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 573              		.loc 2 343 0
 574 01ac FA68     		ldr	r2, [r7, #12]
 575 01ae D318     		adds	r3, r2, r3
 576 01b0 FB60     		str	r3, [r7, #12]
 577              	.L22:
 345:../Dave/Generated/src/USBCORE001/usbcore001.c ****                     USBCORE001_DriverParams.
 346:../Dave/Generated/src/USBCORE001/usbcore001.c ****                     dev_nperio_tx_fifo_size);
 347:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 348:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.host_rx_fifo_size != -1) {
 578              		.loc 2 348 0
 579 01b2 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 580 01b6 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 581 01ba DB6E     		ldr	r3, [r3, #108]
 582 01bc B3F1FF3F 		cmp	r3, #-1
 583 01c0 0CD0     		beq	.L23
 349:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 350:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
 584              		.loc 2 350 0
 585 01c2 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 586 01c6 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 587 01ca DB6E     		ldr	r3, [r3, #108]
 588 01cc 7868     		ldr	r0, [r7, #4]
 589 01ce 1946     		mov	r1, r3
 590 01d0 FFF7FEFF 		bl	dwc_otg_set_param_host_rx_fifo_size
 591 01d4 0346     		mov	r3, r0
 349:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 592              		.loc 2 349 0
 593 01d6 FA68     		ldr	r2, [r7, #12]
 594 01d8 D318     		adds	r3, r2, r3
 595 01da FB60     		str	r3, [r7, #12]
 596              	.L23:
 351:../Dave/Generated/src/USBCORE001/usbcore001.c ****               USBCORE001_DriverParams.host_rx_fifo_size);
 352:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 353:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.host_nperio_tx_fifo_size != -1) {
 597              		.loc 2 353 0
 598 01dc 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 599 01e0 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 600 01e4 1B6F     		ldr	r3, [r3, #112]
 601 01e6 B3F1FF3F 		cmp	r3, #-1
 602 01ea 0CD0     		beq	.L24
 354:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 355:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
 603              		.loc 2 355 0
 604 01ec 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 605 01f0 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 606 01f4 1B6F     		ldr	r3, [r3, #112]
 607 01f6 7868     		ldr	r0, [r7, #4]
 608 01f8 1946     		mov	r1, r3
 609 01fa FFF7FEFF 		bl	dwc_otg_set_param_host_nperio_tx_fifo_size
 610 01fe 0346     		mov	r3, r0
 354:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 611              		.loc 2 354 0
 612 0200 FA68     		ldr	r2, [r7, #12]
 613 0202 D318     		adds	r3, r2, r3
 614 0204 FB60     		str	r3, [r7, #12]
 615              	.L24:
 356:../Dave/Generated/src/USBCORE001/usbcore001.c ****                      USBCORE001_DriverParams.
 357:../Dave/Generated/src/USBCORE001/usbcore001.c ****                      host_nperio_tx_fifo_size);
 358:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 359:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.host_perio_tx_fifo_size != -1) {
 616              		.loc 2 359 0
 617 0206 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 618 020a C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 619 020e 5B6F     		ldr	r3, [r3, #116]
 620 0210 B3F1FF3F 		cmp	r3, #-1
 621 0214 0CD0     		beq	.L25
 360:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 361:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
 622              		.loc 2 361 0
 623 0216 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 624 021a C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 625 021e 5B6F     		ldr	r3, [r3, #116]
 626 0220 7868     		ldr	r0, [r7, #4]
 627 0222 1946     		mov	r1, r3
 628 0224 FFF7FEFF 		bl	dwc_otg_set_param_host_perio_tx_fifo_size
 629 0228 0346     		mov	r3, r0
 360:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 630              		.loc 2 360 0
 631 022a FA68     		ldr	r2, [r7, #12]
 632 022c D318     		adds	r3, r2, r3
 633 022e FB60     		str	r3, [r7, #12]
 634              	.L25:
 362:../Dave/Generated/src/USBCORE001/usbcore001.c ****                     USBCORE001_DriverParams.
 363:../Dave/Generated/src/USBCORE001/usbcore001.c ****                     host_perio_tx_fifo_size);
 364:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 365:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.max_transfer_size != -1) {
 635              		.loc 2 365 0
 636 0230 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 637 0234 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 638 0238 9B6F     		ldr	r3, [r3, #120]
 639 023a B3F1FF3F 		cmp	r3, #-1
 640 023e 0CD0     		beq	.L26
 366:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 367:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_max_transfer_size(CoreIfPtr,
 641              		.loc 2 367 0
 642 0240 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 643 0244 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 644 0248 9B6F     		ldr	r3, [r3, #120]
 645 024a 7868     		ldr	r0, [r7, #4]
 646 024c 1946     		mov	r1, r3
 647 024e FFF7FEFF 		bl	dwc_otg_set_param_max_transfer_size
 648 0252 0346     		mov	r3, r0
 366:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 649              		.loc 2 366 0
 650 0254 FA68     		ldr	r2, [r7, #12]
 651 0256 D318     		adds	r3, r2, r3
 652 0258 FB60     		str	r3, [r7, #12]
 653              	.L26:
 368:../Dave/Generated/src/USBCORE001/usbcore001.c ****               USBCORE001_DriverParams.
 369:../Dave/Generated/src/USBCORE001/usbcore001.c ****               max_transfer_size);
 370:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 371:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.max_packet_count != -1) {
 654              		.loc 2 371 0
 655 025a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 656 025e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 657 0262 DB6F     		ldr	r3, [r3, #124]
 658 0264 B3F1FF3F 		cmp	r3, #-1
 659 0268 0CD0     		beq	.L27
 372:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 373:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_max_packet_count(CoreIfPtr,
 660              		.loc 2 373 0
 661 026a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 662 026e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 663 0272 DB6F     		ldr	r3, [r3, #124]
 664 0274 7868     		ldr	r0, [r7, #4]
 665 0276 1946     		mov	r1, r3
 666 0278 FFF7FEFF 		bl	dwc_otg_set_param_max_packet_count
 667 027c 0346     		mov	r3, r0
 372:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 668              		.loc 2 372 0
 669 027e FA68     		ldr	r2, [r7, #12]
 670 0280 D318     		adds	r3, r2, r3
 671 0282 FB60     		str	r3, [r7, #12]
 672              	.L27:
 374:../Dave/Generated/src/USBCORE001/usbcore001.c ****                    USBCORE001_DriverParams.
 375:../Dave/Generated/src/USBCORE001/usbcore001.c ****                    max_packet_count);
 376:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 377:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.host_channels != -1) {
 673              		.loc 2 377 0
 674 0284 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 675 0288 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 676 028c D3F88030 		ldr	r3, [r3, #128]
 677 0290 B3F1FF3F 		cmp	r3, #-1
 678 0294 0DD0     		beq	.L28
 378:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 379:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_host_channels(CoreIfPtr,
 679              		.loc 2 379 0
 680 0296 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 681 029a C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 682 029e D3F88030 		ldr	r3, [r3, #128]
 683 02a2 7868     		ldr	r0, [r7, #4]
 684 02a4 1946     		mov	r1, r3
 685 02a6 FFF7FEFF 		bl	dwc_otg_set_param_host_channels
 686 02aa 0346     		mov	r3, r0
 378:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 687              		.loc 2 378 0
 688 02ac FA68     		ldr	r2, [r7, #12]
 689 02ae D318     		adds	r3, r2, r3
 690 02b0 FB60     		str	r3, [r7, #12]
 691              	.L28:
 380:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.
 381:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 host_channels);
 382:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 383:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.dev_endpoints != -1) {
 692              		.loc 2 383 0
 693 02b2 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 694 02b6 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 695 02ba D3F88430 		ldr	r3, [r3, #132]
 696 02be B3F1FF3F 		cmp	r3, #-1
 697 02c2 0DD0     		beq	.L29
 384:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 385:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_dev_endpoints(CoreIfPtr,
 698              		.loc 2 385 0
 699 02c4 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 700 02c8 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 701 02cc D3F88430 		ldr	r3, [r3, #132]
 702 02d0 7868     		ldr	r0, [r7, #4]
 703 02d2 1946     		mov	r1, r3
 704 02d4 FFF7FEFF 		bl	dwc_otg_set_param_dev_endpoints
 705 02d8 0346     		mov	r3, r0
 384:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 706              		.loc 2 384 0
 707 02da FA68     		ldr	r2, [r7, #12]
 708 02dc D318     		adds	r3, r2, r3
 709 02de FB60     		str	r3, [r7, #12]
 710              	.L29:
 386:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.
 387:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 dev_endpoints);
 388:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }  
 389:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.phy_type != -1) {
 711              		.loc 2 389 0
 712 02e0 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 713 02e4 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 714 02e8 D3F88830 		ldr	r3, [r3, #136]
 715 02ec B3F1FF3F 		cmp	r3, #-1
 716 02f0 0DD0     		beq	.L30
 390:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 391:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_phy_type(CoreIfPtr,
 717              		.loc 2 391 0
 718 02f2 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 719 02f6 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 720 02fa D3F88830 		ldr	r3, [r3, #136]
 721 02fe 7868     		ldr	r0, [r7, #4]
 722 0300 1946     		mov	r1, r3
 723 0302 FFF7FEFF 		bl	dwc_otg_set_param_phy_type
 724 0306 0346     		mov	r3, r0
 390:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 725              		.loc 2 390 0
 726 0308 FA68     		ldr	r2, [r7, #12]
 727 030a D318     		adds	r3, r2, r3
 728 030c FB60     		str	r3, [r7, #12]
 729              	.L30:
 392:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  USBCORE001_DriverParams.phy_type);
 393:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 394:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.speed != -1) {
 730              		.loc 2 394 0
 731 030e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 732 0312 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 733 0316 5B69     		ldr	r3, [r3, #20]
 734 0318 B3F1FF3F 		cmp	r3, #-1
 735 031c 0CD0     		beq	.L31
 395:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 396:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_speed(CoreIfPtr,
 736              		.loc 2 396 0
 737 031e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 738 0322 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 739 0326 5B69     		ldr	r3, [r3, #20]
 740 0328 7868     		ldr	r0, [r7, #4]
 741 032a 1946     		mov	r1, r3
 742 032c FFF7FEFF 		bl	dwc_otg_set_param_speed
 743 0330 0346     		mov	r3, r0
 395:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 744              		.loc 2 395 0
 745 0332 FA68     		ldr	r2, [r7, #12]
 746 0334 D318     		adds	r3, r2, r3
 747 0336 FB60     		str	r3, [r7, #12]
 748              	.L31:
 397:../Dave/Generated/src/USBCORE001/usbcore001.c ****               USBCORE001_DriverParams.speed);
 398:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }    
 399:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.host_ls_low_power_phy_clk != -1) {
 749              		.loc 2 399 0
 750 0338 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 751 033c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 752 0340 DB69     		ldr	r3, [r3, #28]
 753 0342 B3F1FF3F 		cmp	r3, #-1
 754 0346 0CD0     		beq	.L32
 400:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 401:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
 755              		.loc 2 401 0
 756 0348 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 757 034c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 758 0350 DB69     		ldr	r3, [r3, #28]
 759 0352 7868     		ldr	r0, [r7, #4]
 760 0354 1946     		mov	r1, r3
 761 0356 FFF7FEFF 		bl	dwc_otg_set_param_host_ls_low_power_phy_clk
 762 035a 0346     		mov	r3, r0
 400:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 763              		.loc 2 400 0
 764 035c FA68     		ldr	r2, [r7, #12]
 765 035e D318     		adds	r3, r2, r3
 766 0360 FB60     		str	r3, [r7, #12]
 767              	.L32:
 402:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.
 403:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 host_ls_low_power_phy_clk);
 404:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 405:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.phy_ulpi_ddr != -1) {
 768              		.loc 2 405 0
 769 0362 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 770 0366 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 771 036a D3F89030 		ldr	r3, [r3, #144]
 772 036e B3F1FF3F 		cmp	r3, #-1
 773 0372 0DD0     		beq	.L33
 406:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 407:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
 774              		.loc 2 407 0
 775 0374 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 776 0378 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 777 037c D3F89030 		ldr	r3, [r3, #144]
 778 0380 7868     		ldr	r0, [r7, #4]
 779 0382 1946     		mov	r1, r3
 780 0384 FFF7FEFF 		bl	dwc_otg_set_param_phy_ulpi_ddr
 781 0388 0346     		mov	r3, r0
 406:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 782              		.loc 2 406 0
 783 038a FA68     		ldr	r2, [r7, #12]
 784 038c D318     		adds	r3, r2, r3
 785 038e FB60     		str	r3, [r7, #12]
 786              	.L33:
 408:../Dave/Generated/src/USBCORE001/usbcore001.c ****                USBCORE001_DriverParams.
 409:../Dave/Generated/src/USBCORE001/usbcore001.c ****                phy_ulpi_ddr);
 410:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 411:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.phy_ulpi_ext_vbus != -1) {
 787              		.loc 2 411 0
 788 0390 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 789 0394 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 790 0398 D3F89430 		ldr	r3, [r3, #148]
 791 039c B3F1FF3F 		cmp	r3, #-1
 792 03a0 0DD0     		beq	.L34
 412:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 413:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
 793              		.loc 2 413 0
 794 03a2 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 795 03a6 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 796 03aa D3F89430 		ldr	r3, [r3, #148]
 797 03ae 7868     		ldr	r0, [r7, #4]
 798 03b0 1946     		mov	r1, r3
 799 03b2 FFF7FEFF 		bl	dwc_otg_set_param_phy_ulpi_ext_vbus
 800 03b6 0346     		mov	r3, r0
 412:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 801              		.loc 2 412 0
 802 03b8 FA68     		ldr	r2, [r7, #12]
 803 03ba D318     		adds	r3, r2, r3
 804 03bc FB60     		str	r3, [r7, #12]
 805              	.L34:
 414:../Dave/Generated/src/USBCORE001/usbcore001.c ****               USBCORE001_DriverParams.
 415:../Dave/Generated/src/USBCORE001/usbcore001.c ****               phy_ulpi_ext_vbus);
 416:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 417:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.phy_utmi_width != -1) {
 806              		.loc 2 417 0
 807 03be 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 808 03c2 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 809 03c6 D3F88C30 		ldr	r3, [r3, #140]
 810 03ca B3F1FF3F 		cmp	r3, #-1
 811 03ce 0DD0     		beq	.L35
 418:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 419:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
 812              		.loc 2 419 0
 813 03d0 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 814 03d4 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 815 03d8 D3F88C30 		ldr	r3, [r3, #140]
 816 03dc 7868     		ldr	r0, [r7, #4]
 817 03de 1946     		mov	r1, r3
 818 03e0 FFF7FEFF 		bl	dwc_otg_set_param_phy_utmi_width
 819 03e4 0346     		mov	r3, r0
 418:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 820              		.loc 2 418 0
 821 03e6 FA68     		ldr	r2, [r7, #12]
 822 03e8 D318     		adds	r3, r2, r3
 823 03ea FB60     		str	r3, [r7, #12]
 824              	.L35:
 420:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  USBCORE001_DriverParams.
 421:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  phy_utmi_width);
 422:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 423:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.ulpi_fs_ls != -1) {
 825              		.loc 2 423 0
 826 03ec 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 827 03f0 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 828 03f4 D3F89C30 		ldr	r3, [r3, #156]
 829 03f8 B3F1FF3F 		cmp	r3, #-1
 830 03fc 0DD0     		beq	.L36
 424:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 425:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
 831              		.loc 2 425 0
 832 03fe 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 833 0402 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 834 0406 D3F89C30 		ldr	r3, [r3, #156]
 835 040a 7868     		ldr	r0, [r7, #4]
 836 040c 1946     		mov	r1, r3
 837 040e FFF7FEFF 		bl	dwc_otg_set_param_ulpi_fs_ls
 838 0412 0346     		mov	r3, r0
 424:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 839              		.loc 2 424 0
 840 0414 FA68     		ldr	r2, [r7, #12]
 841 0416 D318     		adds	r3, r2, r3
 842 0418 FB60     		str	r3, [r7, #12]
 843              	.L36:
 426:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.ulpi_fs_ls);
 427:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 428:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.ts_dline != -1) {
 844              		.loc 2 428 0
 845 041a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 846 041e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 847 0422 D3F8A030 		ldr	r3, [r3, #160]
 848 0426 B3F1FF3F 		cmp	r3, #-1
 849 042a 0DD0     		beq	.L37
 429:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 430:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_ts_dline(CoreIfPtr,
 850              		.loc 2 430 0
 851 042c 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 852 0430 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 853 0434 D3F8A030 		ldr	r3, [r3, #160]
 854 0438 7868     		ldr	r0, [r7, #4]
 855 043a 1946     		mov	r1, r3
 856 043c FFF7FEFF 		bl	dwc_otg_set_param_ts_dline
 857 0440 0346     		mov	r3, r0
 429:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 858              		.loc 2 429 0
 859 0442 FA68     		ldr	r2, [r7, #12]
 860 0444 D318     		adds	r3, r2, r3
 861 0446 FB60     		str	r3, [r7, #12]
 862              	.L37:
 431:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  USBCORE001_DriverParams.ts_dline);
 432:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 433:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.i2c_enable != -1) {
 863              		.loc 2 433 0
 864 0448 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 865 044c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 866 0450 D3F89830 		ldr	r3, [r3, #152]
 867 0454 B3F1FF3F 		cmp	r3, #-1
 868 0458 0DD0     		beq	.L38
 434:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 435:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_i2c_enable(CoreIfPtr,
 869              		.loc 2 435 0
 870 045a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 871 045e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 872 0462 D3F89830 		ldr	r3, [r3, #152]
 873 0466 7868     		ldr	r0, [r7, #4]
 874 0468 1946     		mov	r1, r3
 875 046a FFF7FEFF 		bl	dwc_otg_set_param_i2c_enable
 876 046e 0346     		mov	r3, r0
 434:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 877              		.loc 2 434 0
 878 0470 FA68     		ldr	r2, [r7, #12]
 879 0472 D318     		adds	r3, r2, r3
 880 0474 FB60     		str	r3, [r7, #12]
 881              	.L38:
 436:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.
 437:../Dave/Generated/src/USBCORE001/usbcore001.c ****              i2c_enable);
 438:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 439:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.en_multiple_tx_fifo != -1) {
 882              		.loc 2 439 0
 883 0476 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 884 047a C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 885 047e D3F8A430 		ldr	r3, [r3, #164]
 886 0482 B3F1FF3F 		cmp	r3, #-1
 887 0486 0DD0     		beq	.L39
 440:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 441:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
 888              		.loc 2 441 0
 889 0488 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 890 048c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 891 0490 D3F8A430 		ldr	r3, [r3, #164]
 892 0494 7868     		ldr	r0, [r7, #4]
 893 0496 1946     		mov	r1, r3
 894 0498 FFF7FEFF 		bl	dwc_otg_set_param_en_multiple_tx_fifo
 895 049c 0346     		mov	r3, r0
 440:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 896              		.loc 2 440 0
 897 049e FA68     		ldr	r2, [r7, #12]
 898 04a0 D318     		adds	r3, r2, r3
 899 04a2 FB60     		str	r3, [r7, #12]
 900              	.L39:
 442:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.
 443:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 en_multiple_tx_fifo);
 444:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 445:../Dave/Generated/src/USBCORE001/usbcore001.c ****   for (Count = 0; Count < 15; Count++) {
 901              		.loc 2 445 0
 902 04a4 4FF00003 		mov	r3, #0
 903 04a8 BB60     		str	r3, [r7, #8]
 904 04aa 21E0     		b	.L40
 905              	.L42:
 446:../Dave/Generated/src/USBCORE001/usbcore001.c ****     if (USBCORE001_DriverParams.dev_perio_tx_fifo_size[Count] != -1) {
 906              		.loc 2 446 0
 907 04ac 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 908 04b0 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 909 04b4 BA68     		ldr	r2, [r7, #8]
 910 04b6 02F10C02 		add	r2, r2, #12
 911 04ba 53F82230 		ldr	r3, [r3, r2, lsl #2]
 912 04be B3F1FF3F 		cmp	r3, #-1
 913 04c2 11D0     		beq	.L41
 447:../Dave/Generated/src/USBCORE001/usbcore001.c ****       RetVal +=
 448:../Dave/Generated/src/USBCORE001/usbcore001.c ****           dwc_otg_set_param_dev_perio_tx_fifo_size(CoreIfPtr,
 914              		.loc 2 448 0
 915 04c4 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 916 04c8 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 917 04cc BA68     		ldr	r2, [r7, #8]
 918 04ce 02F10C02 		add	r2, r2, #12
 919 04d2 53F82230 		ldr	r3, [r3, r2, lsl #2]
 920 04d6 7868     		ldr	r0, [r7, #4]
 921 04d8 1946     		mov	r1, r3
 922 04da BA68     		ldr	r2, [r7, #8]
 923 04dc FFF7FEFF 		bl	dwc_otg_set_param_dev_perio_tx_fifo_size
 924 04e0 0346     		mov	r3, r0
 447:../Dave/Generated/src/USBCORE001/usbcore001.c ****       RetVal +=
 925              		.loc 2 447 0
 926 04e2 FA68     		ldr	r2, [r7, #12]
 927 04e4 D318     		adds	r3, r2, r3
 928 04e6 FB60     		str	r3, [r7, #12]
 929              	.L41:
 445:../Dave/Generated/src/USBCORE001/usbcore001.c ****   for (Count = 0; Count < 15; Count++) {
 930              		.loc 2 445 0
 931 04e8 BB68     		ldr	r3, [r7, #8]
 932 04ea 03F10103 		add	r3, r3, #1
 933 04ee BB60     		str	r3, [r7, #8]
 934              	.L40:
 445:../Dave/Generated/src/USBCORE001/usbcore001.c ****   for (Count = 0; Count < 15; Count++) {
 935              		.loc 2 445 0 is_stmt 0 discriminator 1
 936 04f0 BB68     		ldr	r3, [r7, #8]
 937 04f2 0E2B     		cmp	r3, #14
 938 04f4 DADD     		ble	.L42
 449:../Dave/Generated/src/USBCORE001/usbcore001.c ****                      USBCORE001_DriverParams.
 450:../Dave/Generated/src/USBCORE001/usbcore001.c ****                      dev_perio_tx_fifo_size[Count], Count);
 451:../Dave/Generated/src/USBCORE001/usbcore001.c ****     }
 452:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 453:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 454:../Dave/Generated/src/USBCORE001/usbcore001.c ****   for (Count = 0; Count < 15; Count++) {
 939              		.loc 2 454 0 is_stmt 1
 940 04f6 4FF00003 		mov	r3, #0
 941 04fa BB60     		str	r3, [r7, #8]
 942 04fc 21E0     		b	.L43
 943              	.L45:
 455:../Dave/Generated/src/USBCORE001/usbcore001.c ****     if (USBCORE001_DriverParams.dev_tx_fifo_size[Count] != -1) {
 944              		.loc 2 455 0
 945 04fe 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 946 0502 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 947 0506 BA68     		ldr	r2, [r7, #8]
 948 0508 02F12A02 		add	r2, r2, #42
 949 050c 53F82230 		ldr	r3, [r3, r2, lsl #2]
 950 0510 B3F1FF3F 		cmp	r3, #-1
 951 0514 11D0     		beq	.L44
 456:../Dave/Generated/src/USBCORE001/usbcore001.c ****       RetVal += dwc_otg_set_param_dev_tx_fifo_size(CoreIfPtr,
 952              		.loc 2 456 0
 953 0516 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 954 051a C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 955 051e BA68     		ldr	r2, [r7, #8]
 956 0520 02F12A02 		add	r2, r2, #42
 957 0524 53F82230 		ldr	r3, [r3, r2, lsl #2]
 958 0528 7868     		ldr	r0, [r7, #4]
 959 052a 1946     		mov	r1, r3
 960 052c BA68     		ldr	r2, [r7, #8]
 961 052e FFF7FEFF 		bl	dwc_otg_set_param_dev_tx_fifo_size
 962 0532 0346     		mov	r3, r0
 963 0534 FA68     		ldr	r2, [r7, #12]
 964 0536 D318     		adds	r3, r2, r3
 965 0538 FB60     		str	r3, [r7, #12]
 966              	.L44:
 454:../Dave/Generated/src/USBCORE001/usbcore001.c ****   for (Count = 0; Count < 15; Count++) {
 967              		.loc 2 454 0
 968 053a BB68     		ldr	r3, [r7, #8]
 969 053c 03F10103 		add	r3, r3, #1
 970 0540 BB60     		str	r3, [r7, #8]
 971              	.L43:
 454:../Dave/Generated/src/USBCORE001/usbcore001.c ****   for (Count = 0; Count < 15; Count++) {
 972              		.loc 2 454 0 is_stmt 0 discriminator 1
 973 0542 BB68     		ldr	r3, [r7, #8]
 974 0544 0E2B     		cmp	r3, #14
 975 0546 DADD     		ble	.L45
 457:../Dave/Generated/src/USBCORE001/usbcore001.c ****                      USBCORE001_DriverParams.
 458:../Dave/Generated/src/USBCORE001/usbcore001.c ****                      dev_tx_fifo_size
 459:../Dave/Generated/src/USBCORE001/usbcore001.c ****                      [Count], Count);
 460:../Dave/Generated/src/USBCORE001/usbcore001.c ****     }
 461:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 462:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.thr_ctl != -1) {
 976              		.loc 2 462 0 is_stmt 1
 977 0548 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 978 054c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 979 0550 D3F8E430 		ldr	r3, [r3, #228]
 980 0554 B3F1FF3F 		cmp	r3, #-1
 981 0558 0DD0     		beq	.L46
 463:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 464:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_thr_ctl(CoreIfPtr,
 465:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.thr_ctl);
 982              		.loc 2 465 0
 983 055a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 984 055e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 985 0562 D3F8E430 		ldr	r3, [r3, #228]
 464:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_thr_ctl(CoreIfPtr,
 986              		.loc 2 464 0
 987 0566 7868     		ldr	r0, [r7, #4]
 988 0568 1946     		mov	r1, r3
 989 056a FFF7FEFF 		bl	dwc_otg_set_param_thr_ctl
 990 056e 0346     		mov	r3, r0
 463:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 991              		.loc 2 463 0
 992 0570 FA68     		ldr	r2, [r7, #12]
 993 0572 D318     		adds	r3, r2, r3
 994 0574 FB60     		str	r3, [r7, #12]
 995              	.L46:
 466:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 467:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.mpi_enable != -1) {
 996              		.loc 2 467 0
 997 0576 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 998 057a C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 999 057e D3F8F430 		ldr	r3, [r3, #244]
 1000 0582 B3F1FF3F 		cmp	r3, #-1
 1001 0586 0DD0     		beq	.L47
 468:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 469:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_mpi_enable(CoreIfPtr,
 1002              		.loc 2 469 0
 1003 0588 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1004 058c C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1005 0590 D3F8F430 		ldr	r3, [r3, #244]
 1006 0594 7868     		ldr	r0, [r7, #4]
 1007 0596 1946     		mov	r1, r3
 1008 0598 FFF7FEFF 		bl	dwc_otg_set_param_mpi_enable
 1009 059c 0346     		mov	r3, r0
 468:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1010              		.loc 2 468 0
 1011 059e FA68     		ldr	r2, [r7, #12]
 1012 05a0 D318     		adds	r3, r2, r3
 1013 05a2 FB60     		str	r3, [r7, #12]
 1014              	.L47:
 470:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.mpi_enable);
 471:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 472:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.pti_enable != -1) {
 1015              		.loc 2 472 0
 1016 05a4 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1017 05a8 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1018 05ac D3F8F030 		ldr	r3, [r3, #240]
 1019 05b0 B3F1FF3F 		cmp	r3, #-1
 1020 05b4 0DD0     		beq	.L48
 473:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 474:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_pti_enable(CoreIfPtr,
 1021              		.loc 2 474 0
 1022 05b6 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1023 05ba C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1024 05be D3F8F030 		ldr	r3, [r3, #240]
 1025 05c2 7868     		ldr	r0, [r7, #4]
 1026 05c4 1946     		mov	r1, r3
 1027 05c6 FFF7FEFF 		bl	dwc_otg_set_param_pti_enable
 1028 05ca 0346     		mov	r3, r0
 473:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1029              		.loc 2 473 0
 1030 05cc FA68     		ldr	r2, [r7, #12]
 1031 05ce D318     		adds	r3, r2, r3
 1032 05d0 FB60     		str	r3, [r7, #12]
 1033              	.L48:
 475:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.
 476:../Dave/Generated/src/USBCORE001/usbcore001.c ****              pti_enable);
 477:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 478:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.lpm_enable != -1) {
 1034              		.loc 2 478 0
 1035 05d2 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1036 05d6 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1037 05da D3F8F830 		ldr	r3, [r3, #248]
 1038 05de B3F1FF3F 		cmp	r3, #-1
 1039 05e2 0DD0     		beq	.L49
 479:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 480:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_lpm_enable(CoreIfPtr,
 1040              		.loc 2 480 0
 1041 05e4 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1042 05e8 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1043 05ec D3F8F830 		ldr	r3, [r3, #248]
 1044 05f0 7868     		ldr	r0, [r7, #4]
 1045 05f2 1946     		mov	r1, r3
 1046 05f4 FFF7FEFF 		bl	dwc_otg_set_param_lpm_enable
 1047 05f8 0346     		mov	r3, r0
 479:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1048              		.loc 2 479 0
 1049 05fa FA68     		ldr	r2, [r7, #12]
 1050 05fc D318     		adds	r3, r2, r3
 1051 05fe FB60     		str	r3, [r7, #12]
 1052              	.L49:
 481:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.
 482:../Dave/Generated/src/USBCORE001/usbcore001.c ****              lpm_enable);
 483:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 484:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.ic_usb_cap != -1) {
 1053              		.loc 2 484 0
 1054 0600 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1055 0604 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1056 0608 D3F8FC30 		ldr	r3, [r3, #252]
 1057 060c B3F1FF3F 		cmp	r3, #-1
 1058 0610 0DD0     		beq	.L50
 485:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 486:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
 1059              		.loc 2 486 0
 1060 0612 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1061 0616 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1062 061a D3F8FC30 		ldr	r3, [r3, #252]
 1063 061e 7868     		ldr	r0, [r7, #4]
 1064 0620 1946     		mov	r1, r3
 1065 0622 FFF7FEFF 		bl	dwc_otg_set_param_ic_usb_cap
 1066 0626 0346     		mov	r3, r0
 485:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1067              		.loc 2 485 0
 1068 0628 FA68     		ldr	r2, [r7, #12]
 1069 062a D318     		adds	r3, r2, r3
 1070 062c FB60     		str	r3, [r7, #12]
 1071              	.L50:
 487:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.
 488:../Dave/Generated/src/USBCORE001/usbcore001.c ****              ic_usb_cap);
 489:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 490:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.tx_thr_length != -1) {
 1072              		.loc 2 490 0
 1073 062e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1074 0632 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1075 0636 D3F8E830 		ldr	r3, [r3, #232]
 1076 063a B3F1FF3F 		cmp	r3, #-1
 1077 063e 0DD0     		beq	.L51
 491:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 492:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_tx_thr_length(CoreIfPtr,
 493:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.tx_thr_length);
 1078              		.loc 2 493 0
 1079 0640 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1080 0644 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1081 0648 D3F8E830 		ldr	r3, [r3, #232]
 492:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_tx_thr_length(CoreIfPtr,
 1082              		.loc 2 492 0
 1083 064c 7868     		ldr	r0, [r7, #4]
 1084 064e 1946     		mov	r1, r3
 1085 0650 FFF7FEFF 		bl	dwc_otg_set_param_tx_thr_length
 1086 0654 0346     		mov	r3, r0
 491:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1087              		.loc 2 491 0
 1088 0656 FA68     		ldr	r2, [r7, #12]
 1089 0658 D318     		adds	r3, r2, r3
 1090 065a FB60     		str	r3, [r7, #12]
 1091              	.L51:
 494:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 495:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.rx_thr_length != -1) {
 1092              		.loc 2 495 0
 1093 065c 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1094 0660 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1095 0664 D3F8EC30 		ldr	r3, [r3, #236]
 1096 0668 B3F1FF3F 		cmp	r3, #-1
 1097 066c 0DD0     		beq	.L52
 496:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 497:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_rx_thr_length(CoreIfPtr,
 498:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.
 1098              		.loc 2 498 0
 1099 066e 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1100 0672 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1101 0676 D3F8EC30 		ldr	r3, [r3, #236]
 497:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_rx_thr_length(CoreIfPtr,
 1102              		.loc 2 497 0
 1103 067a 7868     		ldr	r0, [r7, #4]
 1104 067c 1946     		mov	r1, r3
 1105 067e FFF7FEFF 		bl	dwc_otg_set_param_rx_thr_length
 1106 0682 0346     		mov	r3, r0
 496:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1107              		.loc 2 496 0
 1108 0684 FA68     		ldr	r2, [r7, #12]
 1109 0686 D318     		adds	r3, r2, r3
 1110 0688 FB60     		str	r3, [r7, #12]
 1111              	.L52:
 499:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 rx_thr_length);
 500:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 501:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.ahb_thr_ratio != -1) {
 1112              		.loc 2 501 0
 1113 068a 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1114 068e C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1115 0692 D3F80031 		ldr	r3, [r3, #256]
 1116 0696 B3F1FF3F 		cmp	r3, #-1
 1117 069a 0DD0     		beq	.L53
 502:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 503:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
 1118              		.loc 2 503 0
 1119 069c 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1120 06a0 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1121 06a4 D3F80031 		ldr	r3, [r3, #256]
 1122 06a8 7868     		ldr	r0, [r7, #4]
 1123 06aa 1946     		mov	r1, r3
 1124 06ac FFF7FEFF 		bl	dwc_otg_set_param_ahb_thr_ratio
 1125 06b0 0346     		mov	r3, r0
 502:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1126              		.loc 2 502 0
 1127 06b2 FA68     		ldr	r2, [r7, #12]
 1128 06b4 D318     		adds	r3, r2, r3
 1129 06b6 FB60     		str	r3, [r7, #12]
 1130              	.L53:
 504:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.ahb_thr_ratio);
 505:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 506:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.power_down != -1) {
 1131              		.loc 2 506 0
 1132 06b8 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1133 06bc C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1134 06c0 D3F80431 		ldr	r3, [r3, #260]
 1135 06c4 B3F1FF3F 		cmp	r3, #-1
 1136 06c8 0DD0     		beq	.L54
 507:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 508:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_power_down(CoreIfPtr,
 1137              		.loc 2 508 0
 1138 06ca 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1139 06ce C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1140 06d2 D3F80431 		ldr	r3, [r3, #260]
 1141 06d6 7868     		ldr	r0, [r7, #4]
 1142 06d8 1946     		mov	r1, r3
 1143 06da FFF7FEFF 		bl	dwc_otg_set_param_power_down
 1144 06de 0346     		mov	r3, r0
 507:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1145              		.loc 2 507 0
 1146 06e0 FA68     		ldr	r2, [r7, #12]
 1147 06e2 D318     		adds	r3, r2, r3
 1148 06e4 FB60     		str	r3, [r7, #12]
 1149              	.L54:
 509:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.power_down);
 510:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 511:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.reload_ctl != -1) {
 1150              		.loc 2 511 0
 1151 06e6 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1152 06ea C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1153 06ee D3F80831 		ldr	r3, [r3, #264]
 1154 06f2 B3F1FF3F 		cmp	r3, #-1
 1155 06f6 0DD0     		beq	.L55
 512:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 513:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_reload_ctl(CoreIfPtr,
 1156              		.loc 2 513 0
 1157 06f8 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1158 06fc C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1159 0700 D3F80831 		ldr	r3, [r3, #264]
 1160 0704 7868     		ldr	r0, [r7, #4]
 1161 0706 1946     		mov	r1, r3
 1162 0708 FFF7FEFF 		bl	dwc_otg_set_param_reload_ctl
 1163 070c 0346     		mov	r3, r0
 512:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1164              		.loc 2 512 0
 1165 070e FA68     		ldr	r2, [r7, #12]
 1166 0710 D318     		adds	r3, r2, r3
 1167 0712 FB60     		str	r3, [r7, #12]
 1168              	.L55:
 514:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.reload_ctl);
 515:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 516:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.otg_ver != -1) {
 1169              		.loc 2 516 0
 1170 0714 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1171 0718 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1172 071c D3F80C31 		ldr	r3, [r3, #268]
 1173 0720 B3F1FF3F 		cmp	r3, #-1
 1174 0724 0DD0     		beq	.L56
 517:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 518:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_otg_ver(CoreIfPtr,
 1175              		.loc 2 518 0
 1176 0726 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1177 072a C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1178 072e D3F80C31 		ldr	r3, [r3, #268]
 1179 0732 7868     		ldr	r0, [r7, #4]
 1180 0734 1946     		mov	r1, r3
 1181 0736 FFF7FEFF 		bl	dwc_otg_set_param_otg_ver
 1182 073a 0346     		mov	r3, r0
 517:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1183              		.loc 2 517 0
 1184 073c FA68     		ldr	r2, [r7, #12]
 1185 073e D318     		adds	r3, r2, r3
 1186 0740 FB60     		str	r3, [r7, #12]
 1187              	.L56:
 519:../Dave/Generated/src/USBCORE001/usbcore001.c ****                 USBCORE001_DriverParams.otg_ver);
 520:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 521:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if (USBCORE001_DriverParams.adp_enable != -1) {
 1188              		.loc 2 521 0
 1189 0742 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1190 0746 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1191 074a D3F81031 		ldr	r3, [r3, #272]
 1192 074e B3F1FF3F 		cmp	r3, #-1
 1193 0752 0DD0     		beq	.L57
 522:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 523:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_set_param_adp_enable(CoreIfPtr,
 1194              		.loc 2 523 0
 1195 0754 40F20003 		movw	r3, #:lower16:USBCORE001_DriverParams
 1196 0758 C0F20003 		movt	r3, #:upper16:USBCORE001_DriverParams
 1197 075c D3F81031 		ldr	r3, [r3, #272]
 1198 0760 7868     		ldr	r0, [r7, #4]
 1199 0762 1946     		mov	r1, r3
 1200 0764 FFF7FEFF 		bl	dwc_otg_set_param_adp_enable
 1201 0768 0346     		mov	r3, r0
 522:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal +=
 1202              		.loc 2 522 0
 1203 076a FA68     		ldr	r2, [r7, #12]
 1204 076c D318     		adds	r3, r2, r3
 1205 076e FB60     		str	r3, [r7, #12]
 1206              	.L57:
 524:../Dave/Generated/src/USBCORE001/usbcore001.c ****              USBCORE001_DriverParams.
 525:../Dave/Generated/src/USBCORE001/usbcore001.c ****              adp_enable);
 526:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }  
 527:../Dave/Generated/src/USBCORE001/usbcore001.c ****   return RetVal;
 1207              		.loc 2 527 0
 1208 0770 FB68     		ldr	r3, [r7, #12]
 528:../Dave/Generated/src/USBCORE001/usbcore001.c **** }
 1209              		.loc 2 528 0
 1210 0772 1846     		mov	r0, r3
 1211 0774 07F11007 		add	r7, r7, #16
 1212 0778 BD46     		mov	sp, r7
 1213 077a 80BD     		pop	{r7, pc}
 1214              		.cfi_endproc
 1215              	.LFE120:
 1217              		.section	.text.USBCORE001_EnableUSBInterrupt,"ax",%progbits
 1218              		.align	2
 1219              		.thumb
 1220              		.thumb_func
 1222              	USBCORE001_EnableUSBInterrupt:
 1223              	.LFB121:
 529:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 530:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 531:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** This Enables and sets the priority of USB Interrupt */
 532:../Dave/Generated/src/USBCORE001/usbcore001.c **** static void USBCORE001_EnableUSBInterrupt(void)
 533:../Dave/Generated/src/USBCORE001/usbcore001.c **** {
 1224              		.loc 2 533 0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 1, uses_anonymous_args = 0
 1228 0000 80B5     		push	{r7, lr}
 1229              	.LCFI17:
 1230              		.cfi_def_cfa_offset 8
 1231              		.cfi_offset 7, -8
 1232              		.cfi_offset 14, -4
 1233 0002 00AF     		add	r7, sp, #0
 1234              	.LCFI18:
 1235              		.cfi_def_cfa_register 7
 534:../Dave/Generated/src/USBCORE001/usbcore001.c ****   NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 1236              		.loc 2 534 0
 1237 0004 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 1238 0008 0346     		mov	r3, r0
 1239 000a 1846     		mov	r0, r3
 1240 000c 4FF03F01 		mov	r1, #63
 1241 0010 4FF00002 		mov	r2, #0
 1242 0014 FFF7FEFF 		bl	NVIC_EncodePriority
 1243 0018 0346     		mov	r3, r0
 1244 001a 4FF06B00 		mov	r0, #107
 1245 001e 1946     		mov	r1, r3
 1246 0020 FFF7FEFF 		bl	NVIC_SetPriority
 535:../Dave/Generated/src/USBCORE001/usbcore001.c ****                                            USBCORE001_Host_PREEMPTION_PRIORITY,\
 536:../Dave/Generated/src/USBCORE001/usbcore001.c ****                                            USBCORE001_Host_SUB_PRIORITY));
 537:../Dave/Generated/src/USBCORE001/usbcore001.c ****   NVIC_ClearPendingIRQ(USB0_0_IRQn);
 1247              		.loc 2 537 0
 1248 0024 4FF06B00 		mov	r0, #107
 1249 0028 FFF7FEFF 		bl	NVIC_ClearPendingIRQ
 538:../Dave/Generated/src/USBCORE001/usbcore001.c ****   NVIC_EnableIRQ(USB0_0_IRQn);
 1250              		.loc 2 538 0
 1251 002c 4FF06B00 		mov	r0, #107
 1252 0030 FFF7FEFF 		bl	NVIC_EnableIRQ
 539:../Dave/Generated/src/USBCORE001/usbcore001.c **** }
 1253              		.loc 2 539 0
 1254 0034 80BD     		pop	{r7, pc}
 1255              		.cfi_endproc
 1256              	.LFE121:
 1258 0036 00BF     		.section	.text.USBCORE001_Init,"ax",%progbits
 1259              		.align	2
 1260              		.global	USBCORE001_Init
 1261              		.thumb
 1262              		.thumb_func
 1264              	USBCORE001_Init:
 1265              	.LFB122:
 540:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 541:../Dave/Generated/src/USBCORE001/usbcore001.c **** /**
 542:../Dave/Generated/src/USBCORE001/usbcore001.c ****  * @endcond
 543:../Dave/Generated/src/USBCORE001/usbcore001.c ****  */
 544:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 545:../Dave/Generated/src/USBCORE001/usbcore001.c **** /*******************************************************************************
 546:../Dave/Generated/src/USBCORE001/usbcore001.c **** **                     Public Function Definitions                            **
 547:../Dave/Generated/src/USBCORE001/usbcore001.c **** *******************************************************************************/
 548:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 549:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** This is Module init function. */
 550:../Dave/Generated/src/USBCORE001/usbcore001.c **** void USBCORE001_Init(void)
 551:../Dave/Generated/src/USBCORE001/usbcore001.c **** {
 1266              		.loc 2 551 0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 0
 1269              		@ frame_needed = 1, uses_anonymous_args = 0
 1270 0000 80B5     		push	{r7, lr}
 1271              	.LCFI19:
 1272              		.cfi_def_cfa_offset 8
 1273              		.cfi_offset 7, -8
 1274              		.cfi_offset 14, -4
 1275 0002 00AF     		add	r7, sp, #0
 1276              	.LCFI20:
 1277              		.cfi_def_cfa_register 7
 552:../Dave/Generated/src/USBCORE001/usbcore001.c ****   RESET001_DeassertReset(PER2_USB);
 1278              		.loc 2 552 0
 1279 0004 4FF08000 		mov	r0, #128
 1280 0008 C2F20000 		movt	r0, 8192
 1281 000c FFF7FEFF 		bl	RESET001_DeassertReset
 553:../Dave/Generated/src/USBCORE001/usbcore001.c ****   USB0->DCTL |= USB_DCTL_SftDiscon_Msk; 
 1282              		.loc 2 553 0
 1283 0010 4FF00003 		mov	r3, #0
 1284 0014 C5F20403 		movt	r3, 20484
 1285 0018 4FF00002 		mov	r2, #0
 1286 001c C5F20402 		movt	r2, 20484
 1287 0020 D2F80428 		ldr	r2, [r2, #2052]
 1288 0024 42F00202 		orr	r2, r2, #2
 1289 0028 C3F80428 		str	r2, [r3, #2052]
 554:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /* Disconnect device, so that we have time to initialize. */
 555:../Dave/Generated/src/USBCORE001/usbcore001.c **** }
 1290              		.loc 2 555 0
 1291 002c 80BD     		pop	{r7, pc}
 1292              		.cfi_endproc
 1293              	.LFE122:
 1295 002e 00BF     		.section	.text.USBCORE001_Initialize,"ax",%progbits
 1296              		.align	2
 1297              		.global	USBCORE001_Initialize
 1298              		.thumb
 1299              		.thumb_func
 1301              	USBCORE001_Initialize:
 1302              	.LFB123:
 556:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 557:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 558:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** Core initialization function. */
 559:../Dave/Generated/src/USBCORE001/usbcore001.c **** int USBCORE001_Initialize(USBCORE001_OtgDevice **OtgDevPtr)
 560:../Dave/Generated/src/USBCORE001/usbcore001.c **** {
 1303              		.loc 2 560 0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 16
 1306              		@ frame_needed = 1, uses_anonymous_args = 0
 1307 0000 90B5     		push	{r4, r7, lr}
 1308              	.LCFI21:
 1309              		.cfi_def_cfa_offset 12
 1310              		.cfi_offset 4, -12
 1311              		.cfi_offset 7, -8
 1312              		.cfi_offset 14, -4
 1313 0002 85B0     		sub	sp, sp, #20
 1314              	.LCFI22:
 1315              		.cfi_def_cfa_offset 32
 1316 0004 00AF     		add	r7, sp, #0
 1317              	.LCFI23:
 1318              		.cfi_def_cfa_register 7
 1319 0006 7860     		str	r0, [r7, #4]
 561:../Dave/Generated/src/USBCORE001/usbcore001.c ****   int RetVal = 0;
 1320              		.loc 2 561 0
 1321 0008 4FF00003 		mov	r3, #0
 1322 000c FB60     		str	r3, [r7, #12]
 562:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 563:../Dave/Generated/src/USBCORE001/usbcore001.c ****   *OtgDevPtr = NULL;
 1323              		.loc 2 563 0
 1324 000e 7B68     		ldr	r3, [r7, #4]
 1325 0010 4FF00002 		mov	r2, #0
 1326 0014 1A60     		str	r2, [r3, #0]
 564:../Dave/Generated/src/USBCORE001/usbcore001.c ****                  
 565:../Dave/Generated/src/USBCORE001/usbcore001.c ****   SCU_POWER->PWRSET |= 
 1327              		.loc 2 565 0
 1328 0016 4FF48443 		mov	r3, #16896
 1329 001a C5F20003 		movt	r3, 20480
 1330 001e 4FF48442 		mov	r2, #16896
 1331 0022 C5F20002 		movt	r2, 20480
 1332 0026 5268     		ldr	r2, [r2, #4]
 1333 0028 42F44032 		orr	r2, r2, #196608
 1334 002c 5A60     		str	r2, [r3, #4]
 566:../Dave/Generated/src/USBCORE001/usbcore001.c ****                SCU_POWER_PWRSTAT_USBOTGEN_Msk | SCU_POWER_PWRSTAT_USBPHYPDQ_Msk; 
 567:../Dave/Generated/src/USBCORE001/usbcore001.c ****   #ifdef DWC_DEVICE_ONLY
 568:../Dave/Generated/src/USBCORE001/usbcore001.c ****    SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceDevMode_Pos);
 1335              		.loc 2 568 0
 1336 002e 4FF00003 		mov	r3, #0
 1337 0032 C5F20403 		movt	r3, 20484
 1338 0036 4FF00002 		mov	r2, #0
 1339 003a C5F20402 		movt	r2, 20484
 1340 003e D268     		ldr	r2, [r2, #12]
 1341 0040 42F08042 		orr	r2, r2, #1073741824
 1342 0044 DA60     		str	r2, [r3, #12]
 569:../Dave/Generated/src/USBCORE001/usbcore001.c ****   #endif
 570:../Dave/Generated/src/USBCORE001/usbcore001.c ****   #ifdef DWC_HOST_ONLY
 571:../Dave/Generated/src/USBCORE001/usbcore001.c ****    SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceHstMode_Pos);
 572:../Dave/Generated/src/USBCORE001/usbcore001.c ****   #endif
 573:../Dave/Generated/src/USBCORE001/usbcore001.c ****     
 574:../Dave/Generated/src/USBCORE001/usbcore001.c ****     
 575:../Dave/Generated/src/USBCORE001/usbcore001.c ****   USBCORE001_EnableUSBInterrupt();
 1343              		.loc 2 575 0
 1344 0046 FFF7FEFF 		bl	USBCORE001_EnableUSBInterrupt
 576:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 577:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if(!USBCORE001_OtgDevPtr)
 1345              		.loc 2 577 0
 1346 004a 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1347 004e C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1348 0052 1B68     		ldr	r3, [r3, #0]
 1349 0054 002B     		cmp	r3, #0
 1350 0056 24D1     		bne	.L62
 578:../Dave/Generated/src/USBCORE001/usbcore001.c ****   {
 579:../Dave/Generated/src/USBCORE001/usbcore001.c ****     /**Allocate memory to hold the global data*/
 580:../Dave/Generated/src/USBCORE001/usbcore001.c ****     USBCORE001_OtgDevPtr = DWC_ALLOC(sizeof(USBCORE001_OtgDevice));
 1351              		.loc 2 580 0
 1352 0058 4FF00000 		mov	r0, #0
 1353 005c 4FF01801 		mov	r1, #24
 1354 0060 FFF7FEFF 		bl	__DWC_ALLOC
 1355 0064 0246     		mov	r2, r0
 1356 0066 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1357 006a C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1358 006e 1A60     		str	r2, [r3, #0]
 581:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 582:../Dave/Generated/src/USBCORE001/usbcore001.c ****     if(!USBCORE001_OtgDevPtr)
 1359              		.loc 2 582 0
 1360 0070 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1361 0074 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1362 0078 1B68     		ldr	r3, [r3, #0]
 1363 007a 002B     		cmp	r3, #0
 1364 007c 05D1     		bne	.L63
 583:../Dave/Generated/src/USBCORE001/usbcore001.c ****     {
 584:../Dave/Generated/src/USBCORE001/usbcore001.c ****       RetVal = -DWC_E_NO_MEMORY;
 1365              		.loc 2 584 0
 1366 007e 4FF61643 		movw	r3, #64534
 1367 0082 CFF6FF73 		movt	r3, 65535
 1368 0086 FB60     		str	r3, [r7, #12]
 585:../Dave/Generated/src/USBCORE001/usbcore001.c ****       goto end;
 1369              		.loc 2 585 0
 1370 0088 8AE0     		b	.L64
 1371              	.L63:
 586:../Dave/Generated/src/USBCORE001/usbcore001.c ****     }
 587:../Dave/Generated/src/USBCORE001/usbcore001.c ****     DWC_MEMSET(USBCORE001_OtgDevPtr,0,sizeof(USBCORE001_OtgDevice));
 1372              		.loc 2 587 0
 1373 008a 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1374 008e C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1375 0092 1B68     		ldr	r3, [r3, #0]
 1376 0094 1846     		mov	r0, r3
 1377 0096 4FF00001 		mov	r1, #0
 1378 009a 4FF01802 		mov	r2, #24
 1379 009e FFF7FEFF 		bl	DWC_MEMSET
 1380              	.L62:
 588:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 589:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 590:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /** Step 1: Initialize the base address */
 591:../Dave/Generated/src/USBCORE001/usbcore001.c ****   USBCORE001_OtgDevPtr->RegBasePtr = (void *)USBCORE001_USB_OTG_BASE_ADDRESS;
 1381              		.loc 2 591 0
 1382 00a2 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1383 00a6 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1384 00aa 1A68     		ldr	r2, [r3, #0]
 1385 00ac 4FF00003 		mov	r3, #0
 1386 00b0 C5F20403 		movt	r3, 20484
 1387 00b4 1361     		str	r3, [r2, #16]
 592:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 593:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /**Step 2: Initialize core interface layer of the otg */
 594:../Dave/Generated/src/USBCORE001/usbcore001.c ****   USBCORE001_OtgDevPtr->CoreIfPtr = 
 1388              		.loc 2 594 0
 1389 00b6 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1390 00ba C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1391 00be 1C68     		ldr	r4, [r3, #0]
 595:../Dave/Generated/src/USBCORE001/usbcore001.c ****                              dwc_otg_cil_init(USBCORE001_OtgDevPtr->RegBasePtr);
 1392              		.loc 2 595 0
 1393 00c0 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1394 00c4 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1395 00c8 1B68     		ldr	r3, [r3, #0]
 1396 00ca 1B69     		ldr	r3, [r3, #16]
 1397 00cc 1846     		mov	r0, r3
 1398 00ce FFF7FEFF 		bl	dwc_otg_cil_init
 1399 00d2 0346     		mov	r3, r0
 594:../Dave/Generated/src/USBCORE001/usbcore001.c ****   USBCORE001_OtgDevPtr->CoreIfPtr = 
 1400              		.loc 2 594 0
 1401 00d4 2360     		str	r3, [r4, #0]
 596:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 597:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if(!USBCORE001_OtgDevPtr->CoreIfPtr)
 1402              		.loc 2 597 0
 1403 00d6 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1404 00da C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1405 00de 1B68     		ldr	r3, [r3, #0]
 1406 00e0 1B68     		ldr	r3, [r3, #0]
 1407 00e2 002B     		cmp	r3, #0
 1408 00e4 05D1     		bne	.L65
 598:../Dave/Generated/src/USBCORE001/usbcore001.c ****   {
 599:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal = -DWC_E_UNKNOWN;
 1409              		.loc 2 599 0
 1410 00e6 4FF24843 		movw	r3, #62536
 1411 00ea CFF6FF73 		movt	r3, 65535
 1412 00ee FB60     		str	r3, [r7, #12]
 600:../Dave/Generated/src/USBCORE001/usbcore001.c ****     goto end;
 1413              		.loc 2 600 0
 1414 00f0 56E0     		b	.L64
 1415              	.L65:
 601:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 602:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 603:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /*
 604:../Dave/Generated/src/USBCORE001/usbcore001.c ****    * Step 3: Attempt to ensure this device is really a DWC_otg Controller.
 605:../Dave/Generated/src/USBCORE001/usbcore001.c ****    * Read and verify the SNPSID register contents. The value should be
 606:../Dave/Generated/src/USBCORE001/usbcore001.c ****    * 0x45F42XXX, which corresponds to "OT2", as in "OTG version 2.XX".
 607:../Dave/Generated/src/USBCORE001/usbcore001.c ****    */
 608:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if ((dwc_otg_get_gsnpsid(USBCORE001_OtgDevPtr->CoreIfPtr) & 0xFFFFF000) !=
 1416              		.loc 2 608 0
 1417 00f2 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1418 00f6 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1419 00fa 1B68     		ldr	r3, [r3, #0]
 1420 00fc 1B68     		ldr	r3, [r3, #0]
 1421 00fe 1846     		mov	r0, r3
 1422 0100 FFF7FEFF 		bl	dwc_otg_get_gsnpsid
 1423 0104 0346     		mov	r3, r0
 1424 0106 23F47F62 		bic	r2, r3, #4080
 1425 010a 22F00F02 		bic	r2, r2, #15
 1426 010e 4FF40053 		mov	r3, #8192
 1427 0112 C4F65473 		movt	r3, 20308
 1428 0116 9A42     		cmp	r2, r3
 1429 0118 03D0     		beq	.L66
 609:../Dave/Generated/src/USBCORE001/usbcore001.c ****       0x4F542000) {
 610:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal = -EINVAL;
 1430              		.loc 2 610 0
 1431 011a 6FF01503 		mvn	r3, #21
 1432 011e FB60     		str	r3, [r7, #12]
 611:../Dave/Generated/src/USBCORE001/usbcore001.c ****     goto end;
 1433              		.loc 2 611 0
 1434 0120 3EE0     		b	.L64
 1435              	.L66:
 612:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 613:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 614:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /**Step 4:  Initialize the params*/
 615:../Dave/Generated/src/USBCORE001/usbcore001.c ****   RetVal = USBCORE001_SetParameters(USBCORE001_OtgDevPtr->CoreIfPtr);
 1436              		.loc 2 615 0
 1437 0122 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1438 0126 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1439 012a 1B68     		ldr	r3, [r3, #0]
 1440 012c 1B68     		ldr	r3, [r3, #0]
 1441 012e 1846     		mov	r0, r3
 1442 0130 FFF7FEFF 		bl	USBCORE001_SetParameters
 1443 0134 F860     		str	r0, [r7, #12]
 616:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if(0 != RetVal)
 1444              		.loc 2 616 0
 1445 0136 FB68     		ldr	r3, [r7, #12]
 1446 0138 002B     		cmp	r3, #0
 1447 013a 03D0     		beq	.L67
 617:../Dave/Generated/src/USBCORE001/usbcore001.c ****   {
 618:../Dave/Generated/src/USBCORE001/usbcore001.c ****     RetVal = -EINVAL;
 1448              		.loc 2 618 0
 1449 013c 6FF01503 		mvn	r3, #21
 1450 0140 FB60     		str	r3, [r7, #12]
 619:../Dave/Generated/src/USBCORE001/usbcore001.c ****     goto end;
 1451              		.loc 2 619 0
 1452 0142 2DE0     		b	.L64
 1453              	.L67:
 620:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 621:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 622:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /*
 623:../Dave/Generated/src/USBCORE001/usbcore001.c ****    * Step 5: Disable the global interrupts until all interrupt routines
 624:../Dave/Generated/src/USBCORE001/usbcore001.c ****    * are installed
 625:../Dave/Generated/src/USBCORE001/usbcore001.c ****   */
 626:../Dave/Generated/src/USBCORE001/usbcore001.c ****   dwc_otg_disable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 1454              		.loc 2 626 0
 1455 0144 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1456 0148 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1457 014c 1B68     		ldr	r3, [r3, #0]
 1458 014e 1B68     		ldr	r3, [r3, #0]
 1459 0150 1846     		mov	r0, r3
 1460 0152 FFF7FEFF 		bl	dwc_otg_disable_global_interrupts
 627:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 628:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /**Step 5: Enable else init HCD/PCD */
 629:../Dave/Generated/src/USBCORE001/usbcore001.c ****   /** Initialize the DWC_otg core.*/
 630:../Dave/Generated/src/USBCORE001/usbcore001.c ****     dwc_otg_core_init(USBCORE001_OtgDevPtr->CoreIfPtr);
 1461              		.loc 2 630 0
 1462 0156 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1463 015a C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1464 015e 1B68     		ldr	r3, [r3, #0]
 1465 0160 1B68     		ldr	r3, [r3, #0]
 1466 0162 1846     		mov	r0, r3
 1467 0164 FFF7FEFF 		bl	dwc_otg_core_init
 631:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 632:../Dave/Generated/src/USBCORE001/usbcore001.c **** #ifndef DWC_HOST_ONLY
 633:../Dave/Generated/src/USBCORE001/usbcore001.c ****     if (RetVal != 0) {
 1468              		.loc 2 633 0
 1469 0168 FB68     		ldr	r3, [r7, #12]
 1470 016a 002B     		cmp	r3, #0
 1471 016c 08D0     		beq	.L68
 634:../Dave/Generated/src/USBCORE001/usbcore001.c ****       USBCORE001_OtgDevPtr->PcdData.PCDPtr = NULL;
 1472              		.loc 2 634 0
 1473 016e 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1474 0172 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1475 0176 1B68     		ldr	r3, [r3, #0]
 1476 0178 4FF00002 		mov	r2, #0
 1477 017c 5A60     		str	r2, [r3, #4]
 635:../Dave/Generated/src/USBCORE001/usbcore001.c ****       goto end;
 1478              		.loc 2 635 0
 1479 017e 0FE0     		b	.L64
 1480              	.L68:
 636:../Dave/Generated/src/USBCORE001/usbcore001.c ****     }
 637:../Dave/Generated/src/USBCORE001/usbcore001.c **** #endif
 638:../Dave/Generated/src/USBCORE001/usbcore001.c ****   
 639:../Dave/Generated/src/USBCORE001/usbcore001.c ****   dwc_otg_enable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 1481              		.loc 2 639 0
 1482 0180 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1483 0184 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1484 0188 1B68     		ldr	r3, [r3, #0]
 1485 018a 1B68     		ldr	r3, [r3, #0]
 1486 018c 1846     		mov	r0, r3
 1487 018e FFF7FEFF 		bl	dwc_otg_enable_global_interrupts
 640:../Dave/Generated/src/USBCORE001/usbcore001.c ****   
 641:../Dave/Generated/src/USBCORE001/usbcore001.c ****   *OtgDevPtr = USBCORE001_OtgDevPtr;
 1488              		.loc 2 641 0
 1489 0192 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1490 0196 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1491 019a 1A68     		ldr	r2, [r3, #0]
 1492 019c 7B68     		ldr	r3, [r7, #4]
 1493 019e 1A60     		str	r2, [r3, #0]
 1494              	.L64:
 642:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 643:../Dave/Generated/src/USBCORE001/usbcore001.c **** end:
 644:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if(0 != RetVal)
 1495              		.loc 2 644 0
 1496 01a0 FB68     		ldr	r3, [r7, #12]
 1497 01a2 002B     		cmp	r3, #0
 1498 01a4 30D0     		beq	.L69
 645:../Dave/Generated/src/USBCORE001/usbcore001.c ****   {
 646:../Dave/Generated/src/USBCORE001/usbcore001.c ****     /**Perform appropriate cleanup*/
 647:../Dave/Generated/src/USBCORE001/usbcore001.c ****     if(USBCORE001_OtgDevPtr)
 1499              		.loc 2 647 0
 1500 01a6 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1501 01aa C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1502 01ae 1B68     		ldr	r3, [r3, #0]
 1503 01b0 002B     		cmp	r3, #0
 1504 01b2 29D0     		beq	.L69
 648:../Dave/Generated/src/USBCORE001/usbcore001.c ****     {
 649:../Dave/Generated/src/USBCORE001/usbcore001.c ****       if(USBCORE001_OtgDevPtr->CoreIfPtr)
 1505              		.loc 2 649 0
 1506 01b4 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1507 01b8 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1508 01bc 1B68     		ldr	r3, [r3, #0]
 1509 01be 1B68     		ldr	r3, [r3, #0]
 1510 01c0 002B     		cmp	r3, #0
 1511 01c2 10D0     		beq	.L70
 650:../Dave/Generated/src/USBCORE001/usbcore001.c ****       {
 651:../Dave/Generated/src/USBCORE001/usbcore001.c ****         dwc_otg_cil_remove(USBCORE001_OtgDevPtr->CoreIfPtr);
 1512              		.loc 2 651 0
 1513 01c4 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1514 01c8 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1515 01cc 1B68     		ldr	r3, [r3, #0]
 1516 01ce 1B68     		ldr	r3, [r3, #0]
 1517 01d0 1846     		mov	r0, r3
 1518 01d2 FFF7FEFF 		bl	dwc_otg_cil_remove
 652:../Dave/Generated/src/USBCORE001/usbcore001.c ****         USBCORE001_OtgDevPtr->CoreIfPtr = NULL;
 1519              		.loc 2 652 0
 1520 01d6 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1521 01da C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1522 01de 1B68     		ldr	r3, [r3, #0]
 1523 01e0 4FF00002 		mov	r2, #0
 1524 01e4 1A60     		str	r2, [r3, #0]
 1525              	.L70:
 653:../Dave/Generated/src/USBCORE001/usbcore001.c ****       }
 654:../Dave/Generated/src/USBCORE001/usbcore001.c ****       DWC_FREE(USBCORE001_OtgDevPtr);
 1526              		.loc 2 654 0
 1527 01e6 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1528 01ea C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1529 01ee 1B68     		ldr	r3, [r3, #0]
 1530 01f0 4FF00000 		mov	r0, #0
 1531 01f4 1946     		mov	r1, r3
 1532 01f6 FFF7FEFF 		bl	__DWC_FREE
 655:../Dave/Generated/src/USBCORE001/usbcore001.c ****       USBCORE001_OtgDevPtr = NULL;
 1533              		.loc 2 655 0
 1534 01fa 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1535 01fe C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1536 0202 4FF00002 		mov	r2, #0
 1537 0206 1A60     		str	r2, [r3, #0]
 1538              	.L69:
 656:../Dave/Generated/src/USBCORE001/usbcore001.c ****     }
 657:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 658:../Dave/Generated/src/USBCORE001/usbcore001.c ****   return RetVal;
 1539              		.loc 2 658 0
 1540 0208 FB68     		ldr	r3, [r7, #12]
 659:../Dave/Generated/src/USBCORE001/usbcore001.c **** }
 1541              		.loc 2 659 0
 1542 020a 1846     		mov	r0, r3
 1543 020c 07F11407 		add	r7, r7, #20
 1544 0210 BD46     		mov	sp, r7
 1545 0212 90BD     		pop	{r4, r7, pc}
 1546              		.cfi_endproc
 1547              	.LFE123:
 1549              		.section	.text.USBCORE001_Intr,"ax",%progbits
 1550              		.align	2
 1551              		.global	USBCORE001_Intr
 1552              		.thumb
 1553              		.thumb_func
 1555              	USBCORE001_Intr:
 1556              	.LFB124:
 660:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 661:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 662:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** Global interrupt routine */
 663:../Dave/Generated/src/USBCORE001/usbcore001.c **** void USBCORE001_Intr(void)
 664:../Dave/Generated/src/USBCORE001/usbcore001.c **** {
 1557              		.loc 2 664 0
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 0
 1560              		@ frame_needed = 1, uses_anonymous_args = 0
 1561 0000 80B5     		push	{r7, lr}
 1562              	.LCFI24:
 1563              		.cfi_def_cfa_offset 8
 1564              		.cfi_offset 7, -8
 1565              		.cfi_offset 14, -4
 1566 0002 00AF     		add	r7, sp, #0
 1567              	.LCFI25:
 1568              		.cfi_def_cfa_register 7
 665:../Dave/Generated/src/USBCORE001/usbcore001.c ****   if(NULL != USBCORE001_OtgDevPtr)
 1569              		.loc 2 665 0
 1570 0004 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1571 0008 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1572 000c 1B68     		ldr	r3, [r3, #0]
 1573 000e 002B     		cmp	r3, #0
 1574 0010 08D0     		beq	.L72
 666:../Dave/Generated/src/USBCORE001/usbcore001.c ****   {
 667:../Dave/Generated/src/USBCORE001/usbcore001.c **** #ifdef DWC_DEVICE_ONLY
 668:../Dave/Generated/src/USBCORE001/usbcore001.c ****     dwc_otg_pcd_handle_intr(USBCORE001_OtgDevPtr->PcdData.PCDPtr);
 1575              		.loc 2 668 0
 1576 0012 40F20003 		movw	r3, #:lower16:USBCORE001_OtgDevPtr
 1577 0016 C0F20003 		movt	r3, #:upper16:USBCORE001_OtgDevPtr
 1578 001a 1B68     		ldr	r3, [r3, #0]
 1579 001c 5B68     		ldr	r3, [r3, #4]
 1580 001e 1846     		mov	r0, r3
 1581 0020 FFF7FEFF 		bl	dwc_otg_pcd_handle_intr
 1582              	.L72:
 669:../Dave/Generated/src/USBCORE001/usbcore001.c **** #endif
 670:../Dave/Generated/src/USBCORE001/usbcore001.c **** #ifdef DWC_HOST_ONLY
 671:../Dave/Generated/src/USBCORE001/usbcore001.c ****     dwc_otg_hcd_handle_intr(USBCORE001_OtgDevPtr->HCDPtr);
 672:../Dave/Generated/src/USBCORE001/usbcore001.c **** #endif
 673:../Dave/Generated/src/USBCORE001/usbcore001.c ****   }
 674:../Dave/Generated/src/USBCORE001/usbcore001.c **** }
 1583              		.loc 2 674 0
 1584 0024 80BD     		pop	{r7, pc}
 1585              		.cfi_endproc
 1586              	.LFE124:
 1588 0026 00BF     		.section	.text.USB0_0_IRQHandler,"ax",%progbits
 1589              		.align	2
 1590              		.global	USB0_0_IRQHandler
 1591              		.thumb
 1592              		.thumb_func
 1594              	USB0_0_IRQHandler:
 1595              	.LFB125:
 675:../Dave/Generated/src/USBCORE001/usbcore001.c **** 
 676:../Dave/Generated/src/USBCORE001/usbcore001.c **** /** USB interrupt Handler  */
 677:../Dave/Generated/src/USBCORE001/usbcore001.c **** void USB0_0_IRQHandler()
 678:../Dave/Generated/src/USBCORE001/usbcore001.c **** {
 1596              		.loc 2 678 0
 1597              		.cfi_startproc
 1598              		@ args = 0, pretend = 0, frame = 0
 1599              		@ frame_needed = 1, uses_anonymous_args = 0
 1600 0000 80B5     		push	{r7, lr}
 1601              	.LCFI26:
 1602              		.cfi_def_cfa_offset 8
 1603              		.cfi_offset 7, -8
 1604              		.cfi_offset 14, -4
 1605 0002 00AF     		add	r7, sp, #0
 1606              	.LCFI27:
 1607              		.cfi_def_cfa_register 7
 679:../Dave/Generated/src/USBCORE001/usbcore001.c ****   USBCORE001_Intr();
 1608              		.loc 2 679 0
 1609 0004 FFF7FEFF 		bl	USBCORE001_Intr
 680:../Dave/Generated/src/USBCORE001/usbcore001.c **** }
 1610              		.loc 2 680 0
 1611 0008 80BD     		pop	{r7, pc}
 1612              		.cfi_endproc
 1613              	.LFE125:
 1615 000a 00BF     		.text
 1616              	.Letext0:
 1617              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1618              		.file 4 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 1619              		.file 5 "C:\\DAVE3_workspace\\ws3.1.10\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVES
 1620              		.file 6 "C:\\DAVE3_workspace\\ws3.1.10\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVES
 1621              		.file 7 "C:\\DAVE3_workspace\\ws3.1.10\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVES
 1622              		.file 8 "C:\\DAVE3_workspace\\ws3.1.10\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVES
DEFINED SYMBOLS
                            *ABS*:00000000 usbcore001.c
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:20     .text.NVIC_GetPriorityGrouping:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:54     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:58     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:96     .text.NVIC_ClearPendingIRQ:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:100    .text.NVIC_ClearPendingIRQ:00000000 NVIC_ClearPendingIRQ
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:139    .text.NVIC_SetPriority:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:143    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:201    .text.NVIC_EncodePriority:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:205    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:285    .bss:00000000 USBCORE001_OtgDevPtr
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:282    .bss:00000000 $d
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:288    .data:00000000 $d
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:291    .data:00000000 USBCORE001_DriverParams
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:362    .text.USBCORE001_SetParameters:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:366    .text.USBCORE001_SetParameters:00000000 USBCORE001_SetParameters
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1218   .text.USBCORE001_EnableUSBInterrupt:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1222   .text.USBCORE001_EnableUSBInterrupt:00000000 USBCORE001_EnableUSBInterrupt
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1259   .text.USBCORE001_Init:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1264   .text.USBCORE001_Init:00000000 USBCORE001_Init
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1296   .text.USBCORE001_Initialize:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1301   .text.USBCORE001_Initialize:00000000 USBCORE001_Initialize
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1550   .text.USBCORE001_Intr:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1555   .text.USBCORE001_Intr:00000000 USBCORE001_Intr
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1589   .text.USB0_0_IRQHandler:00000000 $t
C:\Users\SteurerE\AppData\Local\Temp\ccoJaeOi.s:1594   .text.USB0_0_IRQHandler:00000000 USB0_0_IRQHandler
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.uc_id.h.35.91819d6149ee56f9404d69053d48d018
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.851ac7a1268528f4d6739384c2f248a5
                           .group:00000000 wm4.Usic.h.58.a3e6728d1d20f5a5e52f483a06098d7b
                           .group:00000000 wm4.I2C001.h.97.5277d52889d6c741e048ea45ee1277b5
                           .group:00000000 wm4.I2C001_Conf.h.58.2b816ac2c964c55a6c88f9c406d78c9f
                           .group:00000000 wm4.NVIC002_Conf.h.63.e0046f65d41519ed25458532a624f039
                           .group:00000000 wm4.ERU001_Conf.h.69.61c28b1ac8f55fb79ee064524d8b6415
                           .group:00000000 wm4.ERU002_Conf.h.49.449ecc05b9e62e9b43f2dc6ead06a5ce
                           .group:00000000 wm4.IO002_Conf.h.51.87e2c8c60b647393fe9ced2cae198f63
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.time.h.16.a4579e68956d2601c6113814b546764b
                           .group:00000000 wm4.RTC001.h.113.715d6fcab1863c6656b238bddd304166
                           .group:00000000 wm4.lmm001_debuglog.h.40.8031299705ecf04ad726bd19baff976d
                           .group:00000000 wm4.reent.h.11.a39e4126dcf3c6afd3054e0622577bae
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.LMM001.h.45.fa2df8bae969f45df5071221ac433ffa
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.time.h.2.9857e62ad6ac99431e29d58067232314
                           .group:00000000 wm4.time.h.24.c499d4c1915694df17abb795fd34b719
                           .group:00000000 wm4.time.h.124.10ced469f846269cafc58b59c853e1bb
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:00000000 wm4.unistd.h.2.6ce1b91c4223f6078c1b210c7538c1d2
                           .group:00000000 wm4.unistd.h.251.605bc560cdc6c3b07b599bb71ac4e425
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.148.73b7de3bd065dafbd594b04197a9466e
                           .group:00000000 wm4.reent.h.91.faac4d0ac97c0fcf23d10d0786197642
                           .group:00000000 wm4.SLTHA003.h.104.05371e300b30617373255b3cdb4765a2
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd
                           .group:00000000 wm4.stdarg.h.31.fa591a4b1df9e413e9f5b8097f9ae89d
                           .group:00000000 wm4.Type_CM.h.61.3660c940695d7d5fef91de9c4081d0f0
                           .group:00000000 wm4.dwc_os.h.82.db2ca40c41e2f648d146b8942e5157d9
                           .group:00000000 wm4.dwc_otg_core_if.h.95.37e41eee47e9a4502e4044edf60ea92d
                           .group:00000000 wm4.usbcore001_device.h.107.6c032c9c28ac6c3f4e5e24a068720cd7
                           .group:00000000 wm4.USB.h.399.44a2bec94122294f06c4d854450494d3
                           .group:00000000 wm4.Common.h.102.bc881ac788d1d7ce84e651cbaa40f2c2
                           .group:00000000 wm4.Common.h.134.5069b632a0407201156f18fde915b80c
                           .group:00000000 wm4.USBMode.h.234.0cc9e23131c025605bb7c0db3ebb8ac9
                           .group:00000000 wm4.StdRequestType.h.93.4e19c7c655f990c2abedbb76a546fcde
                           .group:00000000 wm4.Endpoint.h.116.4ef46b127c9047ed49fe1e0df19e09b8
                           .group:00000000 wm4.StdDescriptors.h.120.0ce817e16dcc91b8cf4a79ba0e0e19b6
                           .group:00000000 wm4.CDC.h.103.7ce3e4692dde29e827f8736493eef7ef
                           .group:00000000 wm4.CDC.h.115.c83a7d6c5b6c8644b3dec6212d4ced09
                           .group:00000000 wm4.Descriptors.h.91.5cf84c2489ee54d154cabfe9e14b5c19
                           .group:00000000 wm4.UART001_Conf.h.53.b11a40ec223e1dc7c2dcfbe90981605d
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.CCU4Global_Conf.h.63.10a5fc586e1563647b9633c45b1b739e
                           .group:00000000 wm4.PWMSP001.h.57.29b732b86baf3e81f49153f5f495912e
                           .group:00000000 wm4.dwc_otg_pcd_if.h.97.02ed0c6d7331dd786ef6c5fdb7fc520c
                           .group:00000000 wm4.dwc_otg_adp.h.77.1b967e1ac3ef3726f9d560a2ab3c7ddc

UNDEFINED SYMBOLS
dwc_otg_set_param_otg_cap
dwc_otg_set_param_dma_enable
dwc_otg_set_param_dma_desc_enable
dwc_otg_set_param_opt
dwc_otg_set_param_dma_burst_size
dwc_otg_set_param_host_support_fs_ls_low_power
dwc_otg_set_param_enable_dynamic_fifo
dwc_otg_set_param_data_fifo_size
dwc_otg_set_param_dev_rx_fifo_size
dwc_otg_set_param_dev_nperio_tx_fifo_size
dwc_otg_set_param_host_rx_fifo_size
dwc_otg_set_param_host_nperio_tx_fifo_size
dwc_otg_set_param_host_perio_tx_fifo_size
dwc_otg_set_param_max_transfer_size
dwc_otg_set_param_max_packet_count
dwc_otg_set_param_host_channels
dwc_otg_set_param_dev_endpoints
dwc_otg_set_param_phy_type
dwc_otg_set_param_speed
dwc_otg_set_param_host_ls_low_power_phy_clk
dwc_otg_set_param_phy_ulpi_ddr
dwc_otg_set_param_phy_ulpi_ext_vbus
dwc_otg_set_param_phy_utmi_width
dwc_otg_set_param_ulpi_fs_ls
dwc_otg_set_param_ts_dline
dwc_otg_set_param_i2c_enable
dwc_otg_set_param_en_multiple_tx_fifo
dwc_otg_set_param_dev_perio_tx_fifo_size
dwc_otg_set_param_dev_tx_fifo_size
dwc_otg_set_param_thr_ctl
dwc_otg_set_param_mpi_enable
dwc_otg_set_param_pti_enable
dwc_otg_set_param_lpm_enable
dwc_otg_set_param_ic_usb_cap
dwc_otg_set_param_tx_thr_length
dwc_otg_set_param_rx_thr_length
dwc_otg_set_param_ahb_thr_ratio
dwc_otg_set_param_power_down
dwc_otg_set_param_reload_ctl
dwc_otg_set_param_otg_ver
dwc_otg_set_param_adp_enable
RESET001_DeassertReset
__DWC_ALLOC
DWC_MEMSET
dwc_otg_cil_init
dwc_otg_get_gsnpsid
dwc_otg_disable_global_interrupts
dwc_otg_core_init
dwc_otg_enable_global_interrupts
dwc_otg_cil_remove
__DWC_FREE
dwc_otg_pcd_handle_intr
