// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forward_HH_
#define _forward_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv2d1.h"
#include "Conv2d2.h"
#include "Conv2d3.h"
#include "forw_back_fadd_32bkb.h"
#include "forw_back_fmul_32cud.h"
#include "forw_back_fptrunceOg.h"
#include "forw_back_fpext_3fYi.h"
#include "forw_back_fcmp_32g8j.h"
#include "forw_back_dmul_64hbi.h"
#include "forward_third_conv1.h"

namespace ap_rtl {

struct forward : public sc_module {
    // Port declarations 134
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_input_matrix_AWVALID;
    sc_in< sc_logic > m_axi_input_matrix_AWREADY;
    sc_out< sc_lv<32> > m_axi_input_matrix_AWADDR;
    sc_out< sc_lv<1> > m_axi_input_matrix_AWID;
    sc_out< sc_lv<32> > m_axi_input_matrix_AWLEN;
    sc_out< sc_lv<3> > m_axi_input_matrix_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input_matrix_AWBURST;
    sc_out< sc_lv<2> > m_axi_input_matrix_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input_matrix_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input_matrix_AWPROT;
    sc_out< sc_lv<4> > m_axi_input_matrix_AWQOS;
    sc_out< sc_lv<4> > m_axi_input_matrix_AWREGION;
    sc_out< sc_lv<1> > m_axi_input_matrix_AWUSER;
    sc_out< sc_logic > m_axi_input_matrix_WVALID;
    sc_in< sc_logic > m_axi_input_matrix_WREADY;
    sc_out< sc_lv<32> > m_axi_input_matrix_WDATA;
    sc_out< sc_lv<4> > m_axi_input_matrix_WSTRB;
    sc_out< sc_logic > m_axi_input_matrix_WLAST;
    sc_out< sc_lv<1> > m_axi_input_matrix_WID;
    sc_out< sc_lv<1> > m_axi_input_matrix_WUSER;
    sc_out< sc_logic > m_axi_input_matrix_ARVALID;
    sc_in< sc_logic > m_axi_input_matrix_ARREADY;
    sc_out< sc_lv<32> > m_axi_input_matrix_ARADDR;
    sc_out< sc_lv<1> > m_axi_input_matrix_ARID;
    sc_out< sc_lv<32> > m_axi_input_matrix_ARLEN;
    sc_out< sc_lv<3> > m_axi_input_matrix_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input_matrix_ARBURST;
    sc_out< sc_lv<2> > m_axi_input_matrix_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input_matrix_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input_matrix_ARPROT;
    sc_out< sc_lv<4> > m_axi_input_matrix_ARQOS;
    sc_out< sc_lv<4> > m_axi_input_matrix_ARREGION;
    sc_out< sc_lv<1> > m_axi_input_matrix_ARUSER;
    sc_in< sc_logic > m_axi_input_matrix_RVALID;
    sc_out< sc_logic > m_axi_input_matrix_RREADY;
    sc_in< sc_lv<32> > m_axi_input_matrix_RDATA;
    sc_in< sc_logic > m_axi_input_matrix_RLAST;
    sc_in< sc_lv<1> > m_axi_input_matrix_RID;
    sc_in< sc_lv<1> > m_axi_input_matrix_RUSER;
    sc_in< sc_lv<2> > m_axi_input_matrix_RRESP;
    sc_in< sc_logic > m_axi_input_matrix_BVALID;
    sc_out< sc_logic > m_axi_input_matrix_BREADY;
    sc_in< sc_lv<2> > m_axi_input_matrix_BRESP;
    sc_in< sc_lv<1> > m_axi_input_matrix_BID;
    sc_in< sc_lv<1> > m_axi_input_matrix_BUSER;
    sc_in< sc_lv<30> > input_matrix_offset;
    sc_in< sc_lv<30> > conv1_offset;
    sc_in< sc_lv<30> > conv2_offset;
    sc_in< sc_lv<30> > conv3_offset;
    sc_in< sc_lv<30> > fc1_offset;
    sc_in< sc_lv<30> > fc2_offset;
    sc_in< sc_lv<30> > fc3_offset;
    sc_out< sc_lv<10> > mnist_data_address0;
    sc_out< sc_logic > mnist_data_ce0;
    sc_out< sc_logic > mnist_data_we0;
    sc_out< sc_lv<32> > mnist_data_d0;
    sc_in< sc_lv<32> > mnist_data_q0;
    sc_out< sc_lv<4> > conv_kernel1_address0;
    sc_out< sc_logic > conv_kernel1_ce0;
    sc_out< sc_logic > conv_kernel1_we0;
    sc_out< sc_lv<32> > conv_kernel1_d0;
    sc_in< sc_lv<32> > conv_kernel1_q0;
    sc_out< sc_lv<4> > conv_kernel2_address0;
    sc_out< sc_logic > conv_kernel2_ce0;
    sc_out< sc_logic > conv_kernel2_we0;
    sc_out< sc_lv<32> > conv_kernel2_d0;
    sc_in< sc_lv<32> > conv_kernel2_q0;
    sc_out< sc_lv<4> > conv_kernel3_address0;
    sc_out< sc_logic > conv_kernel3_ce0;
    sc_out< sc_logic > conv_kernel3_we0;
    sc_out< sc_lv<32> > conv_kernel3_d0;
    sc_in< sc_lv<32> > conv_kernel3_q0;
    sc_out< sc_lv<10> > first_conv1_address0;
    sc_out< sc_logic > first_conv1_ce0;
    sc_out< sc_logic > first_conv1_we0;
    sc_out< sc_lv<32> > first_conv1_d0;
    sc_in< sc_lv<32> > first_conv1_q0;
    sc_out< sc_lv<10> > sencond_conv1_address0;
    sc_out< sc_logic > sencond_conv1_ce0;
    sc_out< sc_logic > sencond_conv1_we0;
    sc_out< sc_lv<32> > sencond_conv1_d0;
    sc_in< sc_lv<32> > sencond_conv1_q0;
    sc_out< sc_lv<17> > fc_hidden_layer1_address0;
    sc_out< sc_logic > fc_hidden_layer1_ce0;
    sc_out< sc_logic > fc_hidden_layer1_we0;
    sc_out< sc_lv<32> > fc_hidden_layer1_d0;
    sc_in< sc_lv<32> > fc_hidden_layer1_q0;
    sc_out< sc_lv<13> > fc_hidden_layer2_address0;
    sc_out< sc_logic > fc_hidden_layer2_ce0;
    sc_in< sc_lv<32> > fc_hidden_layer2_q0;
    sc_out< sc_lv<13> > fc_hidden_layer2_address1;
    sc_out< sc_logic > fc_hidden_layer2_ce1;
    sc_out< sc_logic > fc_hidden_layer2_we1;
    sc_out< sc_lv<32> > fc_hidden_layer2_d1;
    sc_out< sc_lv<9> > fc_hidden_layer3_address0;
    sc_out< sc_logic > fc_hidden_layer3_ce0;
    sc_out< sc_logic > fc_hidden_layer3_we0;
    sc_out< sc_lv<32> > fc_hidden_layer3_d0;
    sc_in< sc_lv<32> > fc_hidden_layer3_q0;
    sc_out< sc_lv<10> > flatten_conv_0_address0;
    sc_out< sc_logic > flatten_conv_0_ce0;
    sc_out< sc_logic > flatten_conv_0_we0;
    sc_out< sc_lv<32> > flatten_conv_0_d0;
    sc_in< sc_lv<32> > flatten_conv_0_q0;
    sc_out< sc_lv<8> > first_fc_0_address0;
    sc_out< sc_logic > first_fc_0_ce0;
    sc_out< sc_logic > first_fc_0_we0;
    sc_out< sc_lv<32> > first_fc_0_d0;
    sc_in< sc_lv<32> > first_fc_0_q0;
    sc_out< sc_lv<8> > first_relu_0_address0;
    sc_out< sc_logic > first_relu_0_ce0;
    sc_out< sc_logic > first_relu_0_we0;
    sc_out< sc_lv<32> > first_relu_0_d0;
    sc_in< sc_lv<32> > first_relu_0_q0;
    sc_out< sc_lv<6> > second_fc_0_address0;
    sc_out< sc_logic > second_fc_0_ce0;
    sc_out< sc_logic > second_fc_0_we0;
    sc_out< sc_lv<32> > second_fc_0_d0;
    sc_in< sc_lv<32> > second_fc_0_q0;
    sc_out< sc_lv<6> > second_relu_0_address0;
    sc_out< sc_logic > second_relu_0_ce0;
    sc_out< sc_logic > second_relu_0_we0;
    sc_out< sc_lv<32> > second_relu_0_d0;
    sc_in< sc_lv<32> > second_relu_0_q0;
    sc_out< sc_lv<4> > outmlp_0_address0;
    sc_out< sc_logic > outmlp_0_ce0;
    sc_out< sc_logic > outmlp_0_we0;
    sc_out< sc_lv<32> > outmlp_0_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    forward(sc_module_name name);
    SC_HAS_PROCESS(forward);

    ~forward();

    sc_trace_file* mVcdFile;

    forward_third_conv1* third_conv1_U;
    Conv2d1* grp_Conv2d1_fu_855;
    Conv2d2* grp_Conv2d2_fu_865;
    Conv2d3* grp_Conv2d3_fu_875;
    forw_back_fadd_32bkb<1,4,32,32,32>* forw_back_fadd_32bkb_U20;
    forw_back_fmul_32cud<1,3,32,32,32>* forw_back_fmul_32cud_U21;
    forw_back_fptrunceOg<1,2,64,32>* forw_back_fptrunceOg_U22;
    forw_back_fpext_3fYi<1,2,32,64>* forw_back_fpext_3fYi_U23;
    forw_back_fcmp_32g8j<1,2,32,32,1>* forw_back_fcmp_32g8j_U24;
    forw_back_dmul_64hbi<1,5,64,64,64>* forw_back_dmul_64hbi_U25;
    sc_signal< sc_lv<112> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > third_conv1_address0;
    sc_signal< sc_logic > third_conv1_ce0;
    sc_signal< sc_logic > third_conv1_we0;
    sc_signal< sc_lv<32> > third_conv1_q0;
    sc_signal< sc_logic > input_matrix_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > input_matrix_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<1> > icmp_ln321_reg_1727;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > icmp_ln320_reg_1713;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > icmp_ln319_reg_1699;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln312_reg_1685;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln311_reg_1671;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln310_reg_1657;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln309_reg_1643;
    sc_signal< sc_lv<10> > phi_ln309_reg_600;
    sc_signal< sc_lv<10> > phi_ln309_reg_600_pp0_iter1_reg;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln310_reg_612;
    sc_signal< sc_lv<4> > phi_ln310_reg_612_pp1_iter1_reg;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln311_reg_624;
    sc_signal< sc_lv<4> > phi_ln311_reg_624_pp2_iter1_reg;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln312_reg_636;
    sc_signal< sc_lv<4> > phi_ln312_reg_636_pp3_iter1_reg;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<17> > phi_ln319_reg_648;
    sc_signal< sc_lv<17> > phi_ln319_reg_648_pp4_iter1_reg;
    sc_signal< bool > ap_block_state48_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state49_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state50_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<13> > phi_ln320_reg_660;
    sc_signal< sc_lv<13> > phi_ln320_reg_660_pp5_iter1_reg;
    sc_signal< bool > ap_block_state58_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state59_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state60_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<9> > phi_ln321_reg_672;
    sc_signal< sc_lv<9> > phi_ln321_reg_672_pp6_iter1_reg;
    sc_signal< bool > ap_block_state68_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state69_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state70_pp6_stage0_iter2;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_892_p2;
    sc_signal< sc_lv<32> > reg_914;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_logic > ap_CS_fsm_state101;
    sc_signal< sc_logic > ap_CS_fsm_state122;
    sc_signal< sc_lv<32> > grp_fu_885_p2;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< sc_logic > ap_CS_fsm_state105;
    sc_signal< sc_logic > ap_CS_fsm_state126;
    sc_signal< sc_lv<64> > grp_fu_899_p1;
    sc_signal< sc_lv<64> > reg_926;
    sc_signal< sc_logic > ap_CS_fsm_state87;
    sc_signal< sc_logic > ap_CS_fsm_state108;
    sc_signal< sc_lv<64> > grp_fu_909_p2;
    sc_signal< sc_lv<64> > reg_931;
    sc_signal< sc_logic > ap_CS_fsm_state92;
    sc_signal< sc_logic > ap_CS_fsm_state113;
    sc_signal< sc_lv<32> > grp_fu_896_p1;
    sc_signal< sc_lv<32> > reg_936;
    sc_signal< sc_logic > ap_CS_fsm_state94;
    sc_signal< sc_logic > ap_CS_fsm_state115;
    sc_signal< sc_lv<32> > input_matrix_addr_reg_1607;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > input_matrix_addr_1_reg_1613;
    sc_signal< sc_lv<32> > input_matrix_addr_2_reg_1619;
    sc_signal< sc_lv<32> > input_matrix_addr_3_reg_1625;
    sc_signal< sc_lv<32> > input_matrix_addr_4_reg_1631;
    sc_signal< sc_lv<32> > input_matrix_addr_5_reg_1637;
    sc_signal< sc_lv<1> > icmp_ln309_fu_1012_p2;
    sc_signal< sc_lv<1> > icmp_ln309_reg_1643_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln309_fu_1018_p2;
    sc_signal< sc_lv<10> > add_ln309_reg_1647;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > input_matrix_addr_6_1_reg_1652;
    sc_signal< sc_lv<1> > icmp_ln310_fu_1029_p2;
    sc_signal< sc_lv<1> > icmp_ln310_reg_1657_pp1_iter1_reg;
    sc_signal< sc_lv<4> > add_ln310_fu_1035_p2;
    sc_signal< sc_lv<4> > add_ln310_reg_1661;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > input_matrix_addr_5_1_reg_1666;
    sc_signal< sc_lv<1> > icmp_ln311_fu_1046_p2;
    sc_signal< sc_lv<1> > icmp_ln311_reg_1671_pp2_iter1_reg;
    sc_signal< sc_lv<4> > add_ln311_fu_1052_p2;
    sc_signal< sc_lv<4> > add_ln311_reg_1675;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > input_matrix_addr_4_1_reg_1680;
    sc_signal< sc_lv<1> > icmp_ln312_fu_1063_p2;
    sc_signal< sc_lv<1> > icmp_ln312_reg_1685_pp3_iter1_reg;
    sc_signal< sc_lv<4> > add_ln312_fu_1069_p2;
    sc_signal< sc_lv<4> > add_ln312_reg_1689;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > input_matrix_addr_3_1_reg_1694;
    sc_signal< sc_lv<1> > icmp_ln319_fu_1080_p2;
    sc_signal< sc_lv<1> > icmp_ln319_reg_1699_pp4_iter1_reg;
    sc_signal< sc_lv<17> > add_ln319_fu_1086_p2;
    sc_signal< sc_lv<17> > add_ln319_reg_1703;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > input_matrix_addr_2_1_reg_1708;
    sc_signal< sc_lv<1> > icmp_ln320_fu_1097_p2;
    sc_signal< sc_lv<1> > icmp_ln320_reg_1713_pp5_iter1_reg;
    sc_signal< sc_lv<13> > add_ln320_fu_1103_p2;
    sc_signal< sc_lv<13> > add_ln320_reg_1717;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > input_matrix_addr_1_1_reg_1722;
    sc_signal< sc_lv<1> > icmp_ln321_fu_1114_p2;
    sc_signal< sc_lv<1> > icmp_ln321_reg_1727_pp6_iter1_reg;
    sc_signal< sc_lv<9> > add_ln321_fu_1120_p2;
    sc_signal< sc_lv<9> > add_ln321_reg_1731;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<32> > input_matrix_addr_re_reg_1736;
    sc_signal< sc_lv<5> > i_fu_1137_p2;
    sc_signal< sc_lv<5> > i_reg_1744;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<11> > sub_ln74_fu_1167_p2;
    sc_signal< sc_lv<11> > sub_ln74_reg_1749;
    sc_signal< sc_lv<1> > icmp_ln72_fu_1131_p2;
    sc_signal< sc_lv<5> > j_fu_1183_p2;
    sc_signal< sc_lv<5> > j_reg_1757;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<64> > zext_ln74_fu_1198_p1;
    sc_signal< sc_lv<64> > zext_ln74_reg_1762;
    sc_signal< sc_lv<1> > icmp_ln73_fu_1177_p2;
    sc_signal< sc_lv<17> > zext_ln79_fu_1203_p1;
    sc_signal< sc_lv<17> > zext_ln79_reg_1772;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_lv<8> > j_2_fu_1213_p2;
    sc_signal< sc_lv<8> > j_2_reg_1780;
    sc_signal< sc_lv<8> > first_fc_0_addr_reg_1785;
    sc_signal< sc_lv<1> > icmp_ln79_fu_1207_p2;
    sc_signal< sc_lv<10> > k_fu_1230_p2;
    sc_signal< sc_lv<10> > k_reg_1793;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_lv<1> > icmp_ln81_fu_1224_p2;
    sc_signal< sc_lv<17> > add_ln82_1_fu_1241_p2;
    sc_signal< sc_lv<17> > add_ln82_1_reg_1803;
    sc_signal< sc_lv<32> > flatten_conv_0_load_reg_1813;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<32> > fc_hidden_layer1_loa_reg_1818;
    sc_signal< sc_lv<8> > j_6_fu_1263_p2;
    sc_signal< sc_lv<8> > j_6_reg_1826;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<64> > zext_ln63_fu_1269_p1;
    sc_signal< sc_lv<64> > zext_ln63_reg_1831;
    sc_signal< sc_lv<1> > icmp_ln62_fu_1257_p2;
    sc_signal< sc_lv<32> > first_fc_0_load_reg_1841;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_lv<13> > zext_ln87_fu_1365_p1;
    sc_signal< sc_lv<13> > zext_ln87_reg_1849;
    sc_signal< sc_logic > ap_CS_fsm_state96;
    sc_signal< sc_lv<6> > j_7_fu_1375_p2;
    sc_signal< sc_lv<6> > j_7_reg_1857;
    sc_signal< sc_lv<6> > second_fc_0_addr_reg_1862;
    sc_signal< sc_lv<1> > icmp_ln87_fu_1369_p2;
    sc_signal< sc_lv<8> > k_1_fu_1392_p2;
    sc_signal< sc_lv<8> > k_1_reg_1870;
    sc_signal< sc_logic > ap_CS_fsm_state97;
    sc_signal< sc_lv<1> > icmp_ln89_fu_1386_p2;
    sc_signal< sc_lv<13> > add_ln90_1_fu_1403_p2;
    sc_signal< sc_lv<13> > add_ln90_1_reg_1880;
    sc_signal< sc_lv<32> > first_relu_0_load_reg_1890;
    sc_signal< sc_logic > ap_CS_fsm_state98;
    sc_signal< sc_lv<32> > fc_hidden_layer2_loa_reg_1895;
    sc_signal< sc_lv<6> > j_8_fu_1425_p2;
    sc_signal< sc_lv<6> > j_8_reg_1903;
    sc_signal< sc_logic > ap_CS_fsm_state106;
    sc_signal< sc_lv<64> > zext_ln68_fu_1431_p1;
    sc_signal< sc_lv<64> > zext_ln68_reg_1908;
    sc_signal< sc_lv<1> > icmp_ln67_fu_1419_p2;
    sc_signal< sc_lv<32> > second_fc_0_load_reg_1918;
    sc_signal< sc_logic > ap_CS_fsm_state107;
    sc_signal< sc_lv<7> > zext_ln95_fu_1527_p1;
    sc_signal< sc_lv<7> > zext_ln95_reg_1926;
    sc_signal< sc_logic > ap_CS_fsm_state117;
    sc_signal< sc_lv<4> > j_9_fu_1537_p2;
    sc_signal< sc_lv<4> > j_9_reg_1934;
    sc_signal< sc_lv<4> > outmlp_0_addr_reg_1939;
    sc_signal< sc_lv<1> > icmp_ln95_fu_1531_p2;
    sc_signal< sc_lv<6> > k_2_fu_1554_p2;
    sc_signal< sc_lv<6> > k_2_reg_1947;
    sc_signal< sc_logic > ap_CS_fsm_state118;
    sc_signal< sc_lv<1> > icmp_ln97_fu_1548_p2;
    sc_signal< sc_lv<32> > second_relu_0_load_reg_1962;
    sc_signal< sc_logic > ap_CS_fsm_state119;
    sc_signal< sc_lv<32> > fc_hidden_layer3_loa_reg_1967;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_ap_ready;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_ap_done;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state48;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state58;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state68;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_ap_start;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_ap_done;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_ap_idle;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_ap_ready;
    sc_signal< sc_lv<10> > grp_Conv2d1_fu_855_input_matrix_address0;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_input_matrix_ce0;
    sc_signal< sc_lv<4> > grp_Conv2d1_fu_855_kernel_address0;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_kernel_ce0;
    sc_signal< sc_lv<10> > grp_Conv2d1_fu_855_out_matrix_address0;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_out_matrix_ce0;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_out_matrix_we0;
    sc_signal< sc_lv<32> > grp_Conv2d1_fu_855_out_matrix_d0;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_ap_start;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_ap_done;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_ap_idle;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_ap_ready;
    sc_signal< sc_lv<10> > grp_Conv2d2_fu_865_input_matrix_address0;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_input_matrix_ce0;
    sc_signal< sc_lv<4> > grp_Conv2d2_fu_865_kernel_address0;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_kernel_ce0;
    sc_signal< sc_lv<10> > grp_Conv2d2_fu_865_out_matrix_address0;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_out_matrix_ce0;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_out_matrix_we0;
    sc_signal< sc_lv<32> > grp_Conv2d2_fu_865_out_matrix_d0;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_ap_start;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_ap_idle;
    sc_signal< sc_lv<10> > grp_Conv2d3_fu_875_input_matrix_address0;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_input_matrix_ce0;
    sc_signal< sc_lv<4> > grp_Conv2d3_fu_875_kernel_address0;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_kernel_ce0;
    sc_signal< sc_lv<10> > grp_Conv2d3_fu_875_out_matrix_address0;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_out_matrix_ce0;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_out_matrix_we0;
    sc_signal< sc_lv<32> > grp_Conv2d3_fu_875_out_matrix_d0;
    sc_signal< sc_lv<10> > ap_phi_mux_phi_ln309_phi_fu_604_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln310_phi_fu_616_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln311_phi_fu_628_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln312_phi_fu_640_p4;
    sc_signal< sc_lv<17> > ap_phi_mux_phi_ln319_phi_fu_652_p4;
    sc_signal< sc_lv<13> > ap_phi_mux_phi_ln320_phi_fu_664_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_phi_ln321_phi_fu_676_p4;
    sc_signal< sc_lv<5> > i_0_i_reg_684;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_lv<5> > j_0_i_reg_695;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<8> > j_0_i89_reg_706;
    sc_signal< sc_lv<32> > storemerge_reg_717;
    sc_signal< sc_lv<10> > k_0_i_reg_730;
    sc_signal< sc_lv<17> > phi_mul_reg_741;
    sc_signal< sc_lv<8> > j_0_i92_reg_752;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< sc_lv<6> > j_0_i99_reg_763;
    sc_signal< sc_lv<32> > storemerge198_reg_774;
    sc_signal< sc_lv<8> > k_0_i101_reg_787;
    sc_signal< sc_lv<13> > phi_mul196_reg_798;
    sc_signal< sc_lv<6> > j_0_i110_reg_809;
    sc_signal< sc_logic > ap_CS_fsm_state116;
    sc_signal< sc_lv<4> > j_0_i119_reg_820;
    sc_signal< sc_lv<32> > storemerge199_reg_831;
    sc_signal< sc_lv<6> > k_0_i121_reg_844;
    sc_signal< sc_logic > grp_Conv2d1_fu_855_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > grp_Conv2d2_fu_865_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > grp_Conv2d3_fu_875_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<64> > zext_ln309_fu_1024_p1;
    sc_signal< sc_lv<64> > zext_ln310_fu_1041_p1;
    sc_signal< sc_lv<64> > zext_ln311_fu_1058_p1;
    sc_signal< sc_lv<64> > zext_ln312_fu_1075_p1;
    sc_signal< sc_lv<64> > zext_ln319_fu_1092_p1;
    sc_signal< sc_lv<64> > zext_ln320_fu_1109_p1;
    sc_signal< sc_lv<64> > zext_ln321_fu_1126_p1;
    sc_signal< sc_lv<64> > zext_ln80_fu_1219_p1;
    sc_signal< sc_lv<64> > zext_ln82_fu_1236_p1;
    sc_signal< sc_lv<64> > zext_ln82_1_fu_1252_p1;
    sc_signal< sc_lv<64> > zext_ln88_fu_1381_p1;
    sc_signal< sc_lv<64> > zext_ln90_fu_1398_p1;
    sc_signal< sc_lv<64> > zext_ln90_1_fu_1414_p1;
    sc_signal< sc_lv<64> > zext_ln96_fu_1543_p1;
    sc_signal< sc_lv<64> > zext_ln98_fu_1560_p1;
    sc_signal< sc_lv<64> > zext_ln98_1_fu_1596_p1;
    sc_signal< sc_lv<64> > zext_ln308_6_fu_941_p1;
    sc_signal< sc_lv<64> > zext_ln308_fu_952_p1;
    sc_signal< sc_lv<64> > zext_ln308_1_fu_962_p1;
    sc_signal< sc_lv<64> > zext_ln308_2_fu_972_p1;
    sc_signal< sc_lv<64> > zext_ln308_3_fu_982_p1;
    sc_signal< sc_lv<64> > zext_ln308_4_fu_992_p1;
    sc_signal< sc_lv<64> > zext_ln308_5_fu_1002_p1;
    sc_signal< sc_lv<32> > grp_fu_885_p0;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_logic > ap_CS_fsm_state102;
    sc_signal< sc_logic > ap_CS_fsm_state123;
    sc_signal< sc_lv<32> > grp_fu_892_p0;
    sc_signal< sc_lv<32> > grp_fu_892_p1;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_logic > ap_CS_fsm_state99;
    sc_signal< sc_logic > ap_CS_fsm_state120;
    sc_signal< sc_logic > ap_CS_fsm_state93;
    sc_signal< sc_logic > ap_CS_fsm_state114;
    sc_signal< sc_lv<32> > grp_fu_899_p0;
    sc_signal< sc_lv<32> > grp_fu_904_p0;
    sc_signal< sc_logic > ap_CS_fsm_state88;
    sc_signal< sc_logic > ap_CS_fsm_state109;
    sc_signal< sc_lv<10> > shl_ln_fu_1143_p3;
    sc_signal< sc_lv<8> > shl_ln74_1_fu_1155_p3;
    sc_signal< sc_lv<11> > zext_ln74_1_fu_1151_p1;
    sc_signal< sc_lv<11> > zext_ln74_2_fu_1163_p1;
    sc_signal< sc_lv<11> > zext_ln73_fu_1173_p1;
    sc_signal< sc_lv<11> > add_ln74_fu_1189_p2;
    sc_signal< sc_lv<32> > sext_ln74_fu_1194_p1;
    sc_signal< sc_lv<17> > add_ln82_fu_1247_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_fu_1274_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_1_fu_1291_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_1277_p4;
    sc_signal< sc_lv<23> > trunc_ln28_fu_1287_p1;
    sc_signal< sc_lv<1> > icmp_ln28_1_fu_1315_p2;
    sc_signal< sc_lv<1> > icmp_ln28_fu_1309_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_1295_p4;
    sc_signal< sc_lv<23> > trunc_ln28_1_fu_1305_p1;
    sc_signal< sc_lv<1> > icmp_ln28_3_fu_1333_p2;
    sc_signal< sc_lv<1> > icmp_ln28_2_fu_1327_p2;
    sc_signal< sc_lv<1> > or_ln28_fu_1321_p2;
    sc_signal< sc_lv<1> > or_ln28_1_fu_1339_p2;
    sc_signal< sc_lv<1> > and_ln28_fu_1345_p2;
    sc_signal< sc_lv<1> > grp_fu_904_p2;
    sc_signal< sc_lv<1> > and_ln28_1_fu_1351_p2;
    sc_signal< sc_lv<13> > add_ln90_fu_1409_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_2_fu_1436_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_3_fu_1453_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_1439_p4;
    sc_signal< sc_lv<23> > trunc_ln28_2_fu_1449_p1;
    sc_signal< sc_lv<1> > icmp_ln28_5_fu_1477_p2;
    sc_signal< sc_lv<1> > icmp_ln28_4_fu_1471_p2;
    sc_signal< sc_lv<8> > tmp_5_fu_1457_p4;
    sc_signal< sc_lv<23> > trunc_ln28_3_fu_1467_p1;
    sc_signal< sc_lv<1> > icmp_ln28_7_fu_1495_p2;
    sc_signal< sc_lv<1> > icmp_ln28_6_fu_1489_p2;
    sc_signal< sc_lv<1> > or_ln28_2_fu_1483_p2;
    sc_signal< sc_lv<1> > or_ln28_3_fu_1501_p2;
    sc_signal< sc_lv<1> > and_ln28_2_fu_1507_p2;
    sc_signal< sc_lv<1> > and_ln28_3_fu_1513_p2;
    sc_signal< sc_lv<7> > shl_ln98_1_fu_1573_p3;
    sc_signal< sc_lv<7> > add_ln98_fu_1581_p2;
    sc_signal< sc_lv<9> > shl_ln1_fu_1565_p3;
    sc_signal< sc_lv<9> > zext_ln98_2_fu_1586_p1;
    sc_signal< sc_lv<9> > add_ln98_1_fu_1590_p2;
    sc_signal< sc_lv<112> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<112> ap_ST_fsm_state1;
    static const sc_lv<112> ap_ST_fsm_state2;
    static const sc_lv<112> ap_ST_fsm_state3;
    static const sc_lv<112> ap_ST_fsm_state4;
    static const sc_lv<112> ap_ST_fsm_state5;
    static const sc_lv<112> ap_ST_fsm_state6;
    static const sc_lv<112> ap_ST_fsm_state7;
    static const sc_lv<112> ap_ST_fsm_pp0_stage0;
    static const sc_lv<112> ap_ST_fsm_state11;
    static const sc_lv<112> ap_ST_fsm_state12;
    static const sc_lv<112> ap_ST_fsm_state13;
    static const sc_lv<112> ap_ST_fsm_state14;
    static const sc_lv<112> ap_ST_fsm_state15;
    static const sc_lv<112> ap_ST_fsm_state16;
    static const sc_lv<112> ap_ST_fsm_state17;
    static const sc_lv<112> ap_ST_fsm_pp1_stage0;
    static const sc_lv<112> ap_ST_fsm_state21;
    static const sc_lv<112> ap_ST_fsm_state22;
    static const sc_lv<112> ap_ST_fsm_state23;
    static const sc_lv<112> ap_ST_fsm_state24;
    static const sc_lv<112> ap_ST_fsm_state25;
    static const sc_lv<112> ap_ST_fsm_state26;
    static const sc_lv<112> ap_ST_fsm_state27;
    static const sc_lv<112> ap_ST_fsm_pp2_stage0;
    static const sc_lv<112> ap_ST_fsm_state31;
    static const sc_lv<112> ap_ST_fsm_state32;
    static const sc_lv<112> ap_ST_fsm_state33;
    static const sc_lv<112> ap_ST_fsm_state34;
    static const sc_lv<112> ap_ST_fsm_state35;
    static const sc_lv<112> ap_ST_fsm_state36;
    static const sc_lv<112> ap_ST_fsm_state37;
    static const sc_lv<112> ap_ST_fsm_pp3_stage0;
    static const sc_lv<112> ap_ST_fsm_state41;
    static const sc_lv<112> ap_ST_fsm_state42;
    static const sc_lv<112> ap_ST_fsm_state43;
    static const sc_lv<112> ap_ST_fsm_state44;
    static const sc_lv<112> ap_ST_fsm_state45;
    static const sc_lv<112> ap_ST_fsm_state46;
    static const sc_lv<112> ap_ST_fsm_state47;
    static const sc_lv<112> ap_ST_fsm_pp4_stage0;
    static const sc_lv<112> ap_ST_fsm_state51;
    static const sc_lv<112> ap_ST_fsm_state52;
    static const sc_lv<112> ap_ST_fsm_state53;
    static const sc_lv<112> ap_ST_fsm_state54;
    static const sc_lv<112> ap_ST_fsm_state55;
    static const sc_lv<112> ap_ST_fsm_state56;
    static const sc_lv<112> ap_ST_fsm_state57;
    static const sc_lv<112> ap_ST_fsm_pp5_stage0;
    static const sc_lv<112> ap_ST_fsm_state61;
    static const sc_lv<112> ap_ST_fsm_state62;
    static const sc_lv<112> ap_ST_fsm_state63;
    static const sc_lv<112> ap_ST_fsm_state64;
    static const sc_lv<112> ap_ST_fsm_state65;
    static const sc_lv<112> ap_ST_fsm_state66;
    static const sc_lv<112> ap_ST_fsm_state67;
    static const sc_lv<112> ap_ST_fsm_pp6_stage0;
    static const sc_lv<112> ap_ST_fsm_state71;
    static const sc_lv<112> ap_ST_fsm_state72;
    static const sc_lv<112> ap_ST_fsm_state73;
    static const sc_lv<112> ap_ST_fsm_state74;
    static const sc_lv<112> ap_ST_fsm_state75;
    static const sc_lv<112> ap_ST_fsm_state76;
    static const sc_lv<112> ap_ST_fsm_state77;
    static const sc_lv<112> ap_ST_fsm_state78;
    static const sc_lv<112> ap_ST_fsm_state79;
    static const sc_lv<112> ap_ST_fsm_state80;
    static const sc_lv<112> ap_ST_fsm_state81;
    static const sc_lv<112> ap_ST_fsm_state82;
    static const sc_lv<112> ap_ST_fsm_state83;
    static const sc_lv<112> ap_ST_fsm_state84;
    static const sc_lv<112> ap_ST_fsm_state85;
    static const sc_lv<112> ap_ST_fsm_state86;
    static const sc_lv<112> ap_ST_fsm_state87;
    static const sc_lv<112> ap_ST_fsm_state88;
    static const sc_lv<112> ap_ST_fsm_state89;
    static const sc_lv<112> ap_ST_fsm_state90;
    static const sc_lv<112> ap_ST_fsm_state91;
    static const sc_lv<112> ap_ST_fsm_state92;
    static const sc_lv<112> ap_ST_fsm_state93;
    static const sc_lv<112> ap_ST_fsm_state94;
    static const sc_lv<112> ap_ST_fsm_state95;
    static const sc_lv<112> ap_ST_fsm_state96;
    static const sc_lv<112> ap_ST_fsm_state97;
    static const sc_lv<112> ap_ST_fsm_state98;
    static const sc_lv<112> ap_ST_fsm_state99;
    static const sc_lv<112> ap_ST_fsm_state100;
    static const sc_lv<112> ap_ST_fsm_state101;
    static const sc_lv<112> ap_ST_fsm_state102;
    static const sc_lv<112> ap_ST_fsm_state103;
    static const sc_lv<112> ap_ST_fsm_state104;
    static const sc_lv<112> ap_ST_fsm_state105;
    static const sc_lv<112> ap_ST_fsm_state106;
    static const sc_lv<112> ap_ST_fsm_state107;
    static const sc_lv<112> ap_ST_fsm_state108;
    static const sc_lv<112> ap_ST_fsm_state109;
    static const sc_lv<112> ap_ST_fsm_state110;
    static const sc_lv<112> ap_ST_fsm_state111;
    static const sc_lv<112> ap_ST_fsm_state112;
    static const sc_lv<112> ap_ST_fsm_state113;
    static const sc_lv<112> ap_ST_fsm_state114;
    static const sc_lv<112> ap_ST_fsm_state115;
    static const sc_lv<112> ap_ST_fsm_state116;
    static const sc_lv<112> ap_ST_fsm_state117;
    static const sc_lv<112> ap_ST_fsm_state118;
    static const sc_lv<112> ap_ST_fsm_state119;
    static const sc_lv<112> ap_ST_fsm_state120;
    static const sc_lv<112> ap_ST_fsm_state121;
    static const sc_lv<112> ap_ST_fsm_state122;
    static const sc_lv<112> ap_ST_fsm_state123;
    static const sc_lv<112> ap_ST_fsm_state124;
    static const sc_lv<112> ap_ST_fsm_state125;
    static const sc_lv<112> ap_ST_fsm_state126;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<32> ap_const_lv32_66;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_65;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_384;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_19500;
    static const sc_lv<32> ap_const_lv32_1FA4;
    static const sc_lv<32> ap_const_lv32_1C2;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_6C;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<64> ap_const_lv64_3FA999999999999A;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<10> ap_const_lv10_384;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<17> ap_const_lv17_19500;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<13> ap_const_lv13_1FA4;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<9> ap_const_lv9_1C2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_B4;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<17> ap_const_lv17_B4;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<13> ap_const_lv13_2D;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln309_fu_1018_p2();
    void thread_add_ln310_fu_1035_p2();
    void thread_add_ln311_fu_1052_p2();
    void thread_add_ln312_fu_1069_p2();
    void thread_add_ln319_fu_1086_p2();
    void thread_add_ln320_fu_1103_p2();
    void thread_add_ln321_fu_1120_p2();
    void thread_add_ln74_fu_1189_p2();
    void thread_add_ln82_1_fu_1241_p2();
    void thread_add_ln82_fu_1247_p2();
    void thread_add_ln90_1_fu_1403_p2();
    void thread_add_ln90_fu_1409_p2();
    void thread_add_ln98_1_fu_1590_p2();
    void thread_add_ln98_fu_1581_p2();
    void thread_and_ln28_1_fu_1351_p2();
    void thread_and_ln28_2_fu_1507_p2();
    void thread_and_ln28_3_fu_1513_p2();
    void thread_and_ln28_fu_1345_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state101();
    void thread_ap_CS_fsm_state102();
    void thread_ap_CS_fsm_state105();
    void thread_ap_CS_fsm_state106();
    void thread_ap_CS_fsm_state107();
    void thread_ap_CS_fsm_state108();
    void thread_ap_CS_fsm_state109();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state113();
    void thread_ap_CS_fsm_state114();
    void thread_ap_CS_fsm_state115();
    void thread_ap_CS_fsm_state116();
    void thread_ap_CS_fsm_state117();
    void thread_ap_CS_fsm_state118();
    void thread_ap_CS_fsm_state119();
    void thread_ap_CS_fsm_state120();
    void thread_ap_CS_fsm_state122();
    void thread_ap_CS_fsm_state123();
    void thread_ap_CS_fsm_state126();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state87();
    void thread_ap_CS_fsm_state88();
    void thread_ap_CS_fsm_state92();
    void thread_ap_CS_fsm_state93();
    void thread_ap_CS_fsm_state94();
    void thread_ap_CS_fsm_state95();
    void thread_ap_CS_fsm_state96();
    void thread_ap_CS_fsm_state97();
    void thread_ap_CS_fsm_state98();
    void thread_ap_CS_fsm_state99();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state18_pp1_stage0_iter0();
    void thread_ap_block_state19_pp1_stage0_iter1();
    void thread_ap_block_state20_pp1_stage0_iter2();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state30_pp2_stage0_iter2();
    void thread_ap_block_state38_pp3_stage0_iter0();
    void thread_ap_block_state39_pp3_stage0_iter1();
    void thread_ap_block_state40_pp3_stage0_iter2();
    void thread_ap_block_state48_pp4_stage0_iter0();
    void thread_ap_block_state49_pp4_stage0_iter1();
    void thread_ap_block_state50_pp4_stage0_iter2();
    void thread_ap_block_state58_pp5_stage0_iter0();
    void thread_ap_block_state59_pp5_stage0_iter1();
    void thread_ap_block_state60_pp5_stage0_iter2();
    void thread_ap_block_state68_pp6_stage0_iter0();
    void thread_ap_block_state69_pp6_stage0_iter1();
    void thread_ap_block_state70_pp6_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_condition_pp1_exit_iter0_state18();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_condition_pp3_exit_iter0_state38();
    void thread_ap_condition_pp4_exit_iter0_state48();
    void thread_ap_condition_pp5_exit_iter0_state58();
    void thread_ap_condition_pp6_exit_iter0_state68();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_phi_mux_phi_ln309_phi_fu_604_p4();
    void thread_ap_phi_mux_phi_ln310_phi_fu_616_p4();
    void thread_ap_phi_mux_phi_ln311_phi_fu_628_p4();
    void thread_ap_phi_mux_phi_ln312_phi_fu_640_p4();
    void thread_ap_phi_mux_phi_ln319_phi_fu_652_p4();
    void thread_ap_phi_mux_phi_ln320_phi_fu_664_p4();
    void thread_ap_phi_mux_phi_ln321_phi_fu_676_p4();
    void thread_ap_ready();
    void thread_bitcast_ln28_1_fu_1291_p1();
    void thread_bitcast_ln28_2_fu_1436_p1();
    void thread_bitcast_ln28_3_fu_1453_p1();
    void thread_bitcast_ln28_fu_1274_p1();
    void thread_conv_kernel1_address0();
    void thread_conv_kernel1_ce0();
    void thread_conv_kernel1_d0();
    void thread_conv_kernel1_we0();
    void thread_conv_kernel2_address0();
    void thread_conv_kernel2_ce0();
    void thread_conv_kernel2_d0();
    void thread_conv_kernel2_we0();
    void thread_conv_kernel3_address0();
    void thread_conv_kernel3_ce0();
    void thread_conv_kernel3_d0();
    void thread_conv_kernel3_we0();
    void thread_fc_hidden_layer1_address0();
    void thread_fc_hidden_layer1_ce0();
    void thread_fc_hidden_layer1_d0();
    void thread_fc_hidden_layer1_we0();
    void thread_fc_hidden_layer2_address0();
    void thread_fc_hidden_layer2_address1();
    void thread_fc_hidden_layer2_ce0();
    void thread_fc_hidden_layer2_ce1();
    void thread_fc_hidden_layer2_d1();
    void thread_fc_hidden_layer2_we1();
    void thread_fc_hidden_layer3_address0();
    void thread_fc_hidden_layer3_ce0();
    void thread_fc_hidden_layer3_d0();
    void thread_fc_hidden_layer3_we0();
    void thread_first_conv1_address0();
    void thread_first_conv1_ce0();
    void thread_first_conv1_d0();
    void thread_first_conv1_we0();
    void thread_first_fc_0_address0();
    void thread_first_fc_0_ce0();
    void thread_first_fc_0_d0();
    void thread_first_fc_0_we0();
    void thread_first_relu_0_address0();
    void thread_first_relu_0_ce0();
    void thread_first_relu_0_d0();
    void thread_first_relu_0_we0();
    void thread_flatten_conv_0_address0();
    void thread_flatten_conv_0_ce0();
    void thread_flatten_conv_0_d0();
    void thread_flatten_conv_0_we0();
    void thread_grp_Conv2d1_fu_855_ap_start();
    void thread_grp_Conv2d2_fu_865_ap_start();
    void thread_grp_Conv2d3_fu_875_ap_start();
    void thread_grp_fu_885_p0();
    void thread_grp_fu_892_p0();
    void thread_grp_fu_892_p1();
    void thread_grp_fu_899_p0();
    void thread_grp_fu_904_p0();
    void thread_i_fu_1137_p2();
    void thread_icmp_ln28_1_fu_1315_p2();
    void thread_icmp_ln28_2_fu_1327_p2();
    void thread_icmp_ln28_3_fu_1333_p2();
    void thread_icmp_ln28_4_fu_1471_p2();
    void thread_icmp_ln28_5_fu_1477_p2();
    void thread_icmp_ln28_6_fu_1489_p2();
    void thread_icmp_ln28_7_fu_1495_p2();
    void thread_icmp_ln28_fu_1309_p2();
    void thread_icmp_ln309_fu_1012_p2();
    void thread_icmp_ln310_fu_1029_p2();
    void thread_icmp_ln311_fu_1046_p2();
    void thread_icmp_ln312_fu_1063_p2();
    void thread_icmp_ln319_fu_1080_p2();
    void thread_icmp_ln320_fu_1097_p2();
    void thread_icmp_ln321_fu_1114_p2();
    void thread_icmp_ln62_fu_1257_p2();
    void thread_icmp_ln67_fu_1419_p2();
    void thread_icmp_ln72_fu_1131_p2();
    void thread_icmp_ln73_fu_1177_p2();
    void thread_icmp_ln79_fu_1207_p2();
    void thread_icmp_ln81_fu_1224_p2();
    void thread_icmp_ln87_fu_1369_p2();
    void thread_icmp_ln89_fu_1386_p2();
    void thread_icmp_ln95_fu_1531_p2();
    void thread_icmp_ln97_fu_1548_p2();
    void thread_input_matrix_blk_n_AR();
    void thread_input_matrix_blk_n_R();
    void thread_j_2_fu_1213_p2();
    void thread_j_6_fu_1263_p2();
    void thread_j_7_fu_1375_p2();
    void thread_j_8_fu_1425_p2();
    void thread_j_9_fu_1537_p2();
    void thread_j_fu_1183_p2();
    void thread_k_1_fu_1392_p2();
    void thread_k_2_fu_1554_p2();
    void thread_k_fu_1230_p2();
    void thread_m_axi_input_matrix_ARADDR();
    void thread_m_axi_input_matrix_ARBURST();
    void thread_m_axi_input_matrix_ARCACHE();
    void thread_m_axi_input_matrix_ARID();
    void thread_m_axi_input_matrix_ARLEN();
    void thread_m_axi_input_matrix_ARLOCK();
    void thread_m_axi_input_matrix_ARPROT();
    void thread_m_axi_input_matrix_ARQOS();
    void thread_m_axi_input_matrix_ARREGION();
    void thread_m_axi_input_matrix_ARSIZE();
    void thread_m_axi_input_matrix_ARUSER();
    void thread_m_axi_input_matrix_ARVALID();
    void thread_m_axi_input_matrix_AWADDR();
    void thread_m_axi_input_matrix_AWBURST();
    void thread_m_axi_input_matrix_AWCACHE();
    void thread_m_axi_input_matrix_AWID();
    void thread_m_axi_input_matrix_AWLEN();
    void thread_m_axi_input_matrix_AWLOCK();
    void thread_m_axi_input_matrix_AWPROT();
    void thread_m_axi_input_matrix_AWQOS();
    void thread_m_axi_input_matrix_AWREGION();
    void thread_m_axi_input_matrix_AWSIZE();
    void thread_m_axi_input_matrix_AWUSER();
    void thread_m_axi_input_matrix_AWVALID();
    void thread_m_axi_input_matrix_BREADY();
    void thread_m_axi_input_matrix_RREADY();
    void thread_m_axi_input_matrix_WDATA();
    void thread_m_axi_input_matrix_WID();
    void thread_m_axi_input_matrix_WLAST();
    void thread_m_axi_input_matrix_WSTRB();
    void thread_m_axi_input_matrix_WUSER();
    void thread_m_axi_input_matrix_WVALID();
    void thread_mnist_data_address0();
    void thread_mnist_data_ce0();
    void thread_mnist_data_d0();
    void thread_mnist_data_we0();
    void thread_or_ln28_1_fu_1339_p2();
    void thread_or_ln28_2_fu_1483_p2();
    void thread_or_ln28_3_fu_1501_p2();
    void thread_or_ln28_fu_1321_p2();
    void thread_outmlp_0_address0();
    void thread_outmlp_0_ce0();
    void thread_outmlp_0_d0();
    void thread_outmlp_0_we0();
    void thread_second_fc_0_address0();
    void thread_second_fc_0_ce0();
    void thread_second_fc_0_d0();
    void thread_second_fc_0_we0();
    void thread_second_relu_0_address0();
    void thread_second_relu_0_ce0();
    void thread_second_relu_0_d0();
    void thread_second_relu_0_we0();
    void thread_sencond_conv1_address0();
    void thread_sencond_conv1_ce0();
    void thread_sencond_conv1_d0();
    void thread_sencond_conv1_we0();
    void thread_sext_ln74_fu_1194_p1();
    void thread_shl_ln1_fu_1565_p3();
    void thread_shl_ln74_1_fu_1155_p3();
    void thread_shl_ln98_1_fu_1573_p3();
    void thread_shl_ln_fu_1143_p3();
    void thread_sub_ln74_fu_1167_p2();
    void thread_third_conv1_address0();
    void thread_third_conv1_ce0();
    void thread_third_conv1_we0();
    void thread_tmp_1_fu_1277_p4();
    void thread_tmp_2_fu_1295_p4();
    void thread_tmp_4_fu_1439_p4();
    void thread_tmp_5_fu_1457_p4();
    void thread_trunc_ln28_1_fu_1305_p1();
    void thread_trunc_ln28_2_fu_1449_p1();
    void thread_trunc_ln28_3_fu_1467_p1();
    void thread_trunc_ln28_fu_1287_p1();
    void thread_zext_ln308_1_fu_962_p1();
    void thread_zext_ln308_2_fu_972_p1();
    void thread_zext_ln308_3_fu_982_p1();
    void thread_zext_ln308_4_fu_992_p1();
    void thread_zext_ln308_5_fu_1002_p1();
    void thread_zext_ln308_6_fu_941_p1();
    void thread_zext_ln308_fu_952_p1();
    void thread_zext_ln309_fu_1024_p1();
    void thread_zext_ln310_fu_1041_p1();
    void thread_zext_ln311_fu_1058_p1();
    void thread_zext_ln312_fu_1075_p1();
    void thread_zext_ln319_fu_1092_p1();
    void thread_zext_ln320_fu_1109_p1();
    void thread_zext_ln321_fu_1126_p1();
    void thread_zext_ln63_fu_1269_p1();
    void thread_zext_ln68_fu_1431_p1();
    void thread_zext_ln73_fu_1173_p1();
    void thread_zext_ln74_1_fu_1151_p1();
    void thread_zext_ln74_2_fu_1163_p1();
    void thread_zext_ln74_fu_1198_p1();
    void thread_zext_ln79_fu_1203_p1();
    void thread_zext_ln80_fu_1219_p1();
    void thread_zext_ln82_1_fu_1252_p1();
    void thread_zext_ln82_fu_1236_p1();
    void thread_zext_ln87_fu_1365_p1();
    void thread_zext_ln88_fu_1381_p1();
    void thread_zext_ln90_1_fu_1414_p1();
    void thread_zext_ln90_fu_1398_p1();
    void thread_zext_ln95_fu_1527_p1();
    void thread_zext_ln96_fu_1543_p1();
    void thread_zext_ln98_1_fu_1596_p1();
    void thread_zext_ln98_2_fu_1586_p1();
    void thread_zext_ln98_fu_1560_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
