Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,21046
design__instance__area,180190
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,54
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,158
design__max_cap_violation__count__corner:nom_tt_025C_1v80,15
power__internal__total,0.006686077918857336
power__switching__total,0.002261838410049677
power__leakage__total,2.036364890045661E-7
power__total,0.008948120288550854
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3506792455679063
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3453211980772269
timing__hold__ws__corner:nom_tt_025C_1v80,0.3213565060569884
timing__setup__ws__corner:nom_tt_025C_1v80,1.1921965974105824
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321357
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.192197
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,679
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,158
design__max_cap_violation__count__corner:nom_ss_100C_1v60,18
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.41839863313778236
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.40907142719951006
timing__hold__ws__corner:nom_ss_100C_1v60,0.8634373460606344
timing__setup__ws__corner:nom_ss_100C_1v60,-17.203742917193235
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-4034.7832741343896
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-17.203742917193235
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863437
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,847
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-17.203743
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,847
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,158
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,15
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.321592733767734
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.31922895785915245
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11580225994784839
timing__setup__ws__corner:nom_ff_n40C_1v95,8.214656742900873
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115802
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.214657
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,891
design__max_fanout_violation__count,158
design__max_cap_violation__count,28
clock__skew__worst_hold,-0.3166281493281097
clock__skew__worst_setup,0.31484479803321763
timing__hold__ws,0.11303636124837477
timing__setup__ws,-18.135172099561697
timing__hold__tns,0.0
timing__setup__tns,-4678.609134759874
timing__hold__wns,0
timing__setup__wns,-18.135172099561697
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113036
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2784
timing__setup_r2r__ws,-18.135172
timing__setup_r2r_vio__count,2784
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,21046
design__instance__area__stdcell,180190
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.595828
design__instance__utilization__stdcell,0.595828
design__instance__count__class:buffer,47
design__instance__count__class:inverter,244
design__instance__count__class:sequential_cell,2554
design__instance__count__class:multi_input_combinational_cell,9951
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,16430
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,658771
design__violations,0
design__instance__count__class:timing_repair_buffer,3081
design__instance__count__class:clock_buffer,140
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,22
design__instance__count__hold_buffer,1541
antenna__violating__nets,84
antenna__violating__pins,124
route__antenna_violation__count,84
antenna_diodes_count,617
design__instance__count__class:antenna_cell,617
route__net,16015
route__net__special,2
route__drc_errors__iter:1,16711
route__wirelength__iter:1,811471
route__drc_errors__iter:2,10371
route__wirelength__iter:2,804437
route__drc_errors__iter:3,9505
route__wirelength__iter:3,802560
route__drc_errors__iter:4,2584
route__wirelength__iter:4,802218
route__drc_errors__iter:5,551
route__wirelength__iter:5,802118
route__drc_errors__iter:6,216
route__wirelength__iter:6,802109
route__drc_errors__iter:7,172
route__wirelength__iter:7,802095
route__drc_errors__iter:8,118
route__wirelength__iter:8,802082
route__drc_errors__iter:9,84
route__wirelength__iter:9,802093
route__drc_errors__iter:10,65
route__wirelength__iter:10,802095
route__drc_errors__iter:11,25
route__wirelength__iter:11,802106
route__drc_errors__iter:12,0
route__wirelength__iter:12,802103
route__drc_errors,0
route__wirelength,802103
route__vias,144769
route__vias__singlecut,144769
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,1312.56
timing__unannotated_net__count__corner:nom_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,22
design__max_fanout_violation__count__corner:min_tt_025C_1v80,158
design__max_cap_violation__count__corner:min_tt_025C_1v80,5
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3462493445520633
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3424127467373598
timing__hold__ws__corner:min_tt_025C_1v80,0.31635939208182257
timing__setup__ws__corner:min_tt_025C_1v80,1.752006589395882
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316359
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.752007
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,464
design__max_fanout_violation__count__corner:min_ss_100C_1v60,158
design__max_cap_violation__count__corner:min_ss_100C_1v60,6
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.41080226494385214
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.40323587277243456
timing__hold__ws__corner:min_ss_100C_1v60,0.8548260119488866
timing__setup__ws__corner:min_ss_100C_1v60,-16.15127988179233
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-3541.149781191689
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-16.15127988179233
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.854826
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,657
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-16.151279
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,657
timing__unannotated_net__count__corner:min_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,158
design__max_cap_violation__count__corner:min_ff_n40C_1v95,5
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3166281493281097
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.31484479803321763
timing__hold__ws__corner:min_ff_n40C_1v95,0.11303636124837477
timing__setup__ws__corner:min_ff_n40C_1v95,8.593237475934528
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113036
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.593238
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,73
design__max_fanout_violation__count__corner:max_tt_025C_1v80,158
design__max_cap_violation__count__corner:max_tt_025C_1v80,25
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3578122066582519
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.351531896874933
timing__hold__ws__corner:max_tt_025C_1v80,0.3249771654872952
timing__setup__ws__corner:max_tt_025C_1v80,0.6577352182404319
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324977
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.657735
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,891
design__max_fanout_violation__count__corner:max_ss_100C_1v60,158
design__max_cap_violation__count__corner:max_ss_100C_1v60,28
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4252436023673952
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4152773520380753
timing__hold__ws__corner:max_ss_100C_1v60,0.8728122915903157
timing__setup__ws__corner:max_ss_100C_1v60,-18.135172099561697
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-4678.609134759874
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-18.135172099561697
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.872812
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1280
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-18.135172
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1280
timing__unannotated_net__count__corner:max_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,158
design__max_cap_violation__count__corner:max_ff_n40C_1v95,25
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3292552712558033
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3313735768466978
timing__hold__ws__corner:max_ff_n40C_1v95,0.11887846599148082
timing__setup__ws__corner:max_ff_n40C_1v95,7.844575877584141
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118878
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.844576
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,50
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000924351
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000110497
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000833208
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000110497
design_powergrid__voltage__worst,0.000110497
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.000110497
design_powergrid__drop__worst__net:VPWR,0.0000924351
design_powergrid__voltage__worst__net:VGND,0.000110497
design_powergrid__drop__worst__net:VGND,0.000110497
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000812000000000000018312608374149164092159480787813663482666015625
ir__drop__worst,0.00009239999999999999624224200633904047208488918840885162353515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
