

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Tue Dec 11 23:53:03 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  756529|  756529|  756529|  756529|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  756528|  756528|     31522|          -|          -|    24|    no    |
        | + Loop 1.1              |   31520|   31520|      1970|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1968|    1968|       123|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     114|     114|        38|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     485|    280|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     394|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1227|   1197|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U15  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U16  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_4_fu_195_p2       |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_262_p2        |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_333_p2        |     +    |      0|  11|   8|           2|           1|
    |n_4_fu_426_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp3_fu_360_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp4_fu_446_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_44_fu_370_p2     |     +    |      0|  23|  11|           6|           6|
    |tmp_48_fu_456_p2     |     +    |      0|  23|  11|           6|           6|
    |tmp_56_fu_282_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_58_fu_411_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_59_fu_343_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_62_fu_379_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_63_fu_436_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_64_fu_465_p2     |     +    |      0|  53|  21|          16|          16|
    |w_4_fu_301_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_47_fu_317_p2     |     -    |      0|  23|  11|           1|           6|
    |tmp_50_fu_392_p2     |     -    |      0|  14|   9|           1|           3|
    |tmp_53_fu_234_p2     |     -    |      0|  29|  13|           8|           8|
    |tmp_61_fu_354_p2     |     -    |      0|  32|  14|           9|           9|
    |exitcond1_fu_327_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_295_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond3_fu_256_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond4_fu_189_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_420_p2   |   icmp   |      0|   0|   1|           2|           2|
    |p_not_fu_441_p2      |   icmp   |      0|   0|   3|           6|           6|
    |sel_tmp_fu_402_p2    |   icmp   |      0|   0|   3|           6|           6|
    |sel_tmp1_fu_478_p2   |    or    |      0|   0|   2|           1|           1|
    |tmp_51_fu_482_p3     |  select  |      0|   0|  32|           1|           1|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 485| 280|         156|         151|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         25|    1|         25|
    |co_reg_99      |    9|          2|    5|         10|
    |grp_fu_179_p0  |   15|          3|   32|         96|
    |grp_fu_179_p1  |   15|          3|   32|         96|
    |h_reg_110      |    9|          2|    5|         10|
    |m_reg_145      |    9|          2|    2|          4|
    |n_reg_168      |    9|          2|    2|          4|
    |sum_1_reg_156  |    9|          2|   32|         64|
    |sum_reg_133    |    9|          2|   32|         64|
    |w_reg_121      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         45|  148|        383|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  24|   0|   24|          0|
    |bias_addr_reg_517    |   5|   0|    5|          0|
    |bias_load_reg_640    |  32|   0|   32|          0|
    |co_4_reg_497         |   5|   0|    5|          0|
    |co_reg_99            |   5|   0|    5|          0|
    |h_4_reg_525          |   5|   0|    5|          0|
    |h_reg_110            |   5|   0|    5|          0|
    |m_4_reg_562          |   2|   0|    2|          0|
    |m_reg_145            |   2|   0|    2|          0|
    |n_4_reg_590          |   2|   0|    2|          0|
    |n_reg_168            |   2|   0|    2|          0|
    |p_not_reg_600        |   1|   0|    1|          0|
    |result_reg_645       |  32|   0|   32|          0|
    |sel_tmp_reg_577      |   1|   0|    1|          0|
    |sum_1_reg_156        |  32|   0|   32|          0|
    |sum_reg_133          |  32|   0|   32|          0|
    |tmp_47_reg_554       |   5|   0|    6|          1|
    |tmp_48_cast_reg_549  |   4|   0|    6|          2|
    |tmp_51_reg_625       |  32|   0|   32|          0|
    |tmp_52_reg_630       |  32|   0|   32|          0|
    |tmp_58_reg_582       |  14|   0|   14|          0|
    |tmp_61_reg_567       |   9|   0|    9|          0|
    |tmp_63_reg_595       |   9|   0|    9|          0|
    |tmp_64_reg_605       |  16|   0|   16|          0|
    |tmp_67_cast_reg_502  |   5|   0|   11|          6|
    |tmp_69_cast_reg_507  |   9|   0|    9|          0|
    |tmp_71_cast_reg_512  |   5|   0|   10|          5|
    |tmp_75_cast_reg_536  |  10|   0|   14|          4|
    |tmp_83_cast_reg_572  |  11|   0|   16|          5|
    |tmp_cast_30_reg_530  |   4|   0|    6|          2|
    |w_4_reg_544          |   5|   0|    5|          0|
    |w_reg_121            |   5|   0|    5|          0|
    |weight_load_reg_620  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 394|   0|  419|         25|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|input_r_address0   | out |   15|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |    8|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    5|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	18  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	6  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_25 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:81
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:81
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (10)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:81
.loopexit:3  %co_4 = add i5 %co, 1

ST_2: StgValue_30 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.loopexit:4  br i1 %exitcond4, label %2, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: tmp_67_cast (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:3  %tmp_67_cast = zext i10 %tmp_s to i11

ST_2: tmp_49 (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:4  %tmp_49 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl_cast (18)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:5  %p_shl_cast = zext i7 %tmp_49 to i8

ST_2: tmp_53 (19)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:6  %tmp_53 = sub i8 %p_shl_cast, %tmp_cast

ST_2: tmp_69_cast (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:7  %tmp_69_cast = sext i8 %tmp_53 to i9

ST_2: tmp_54 (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:8  %tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: tmp_71_cast (22)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:90
.preheader7.preheader:9  %tmp_71_cast = zext i9 %tmp_54 to i10

ST_2: bias_addr (23)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:90
.preheader7.preheader:10  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_42 (24)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:82
.preheader7.preheader:11  br label %.preheader7

ST_2: StgValue_43 (116)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:97
:0  ret void


 <State 3>: 3.31ns
ST_3: h (26)  [1/1] 0.00ns
.preheader7:0  %h = phi i5 [ 0, %.preheader7.preheader ], [ %h_4, %.preheader7.loopexit ]

ST_3: exitcond3 (27)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:82
.preheader7:1  %exitcond3 = icmp eq i5 %h, -16

ST_3: empty_29 (28)  [1/1] 0.00ns
.preheader7:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: h_4 (29)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:82
.preheader7:3  %h_4 = add i5 %h, 1

ST_3: StgValue_48 (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:82
.preheader7:4  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_55 (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader6.preheader:0  %tmp_55 = shl i5 %h, 1

ST_3: tmp_cast_30 (33)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader6.preheader:1  %tmp_cast_30 = zext i5 %tmp_55 to i6

ST_3: tmp_40_cast (34)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
.preheader6.preheader:2  %tmp_40_cast = zext i5 %h to i10

ST_3: tmp_56 (35)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:91
.preheader6.preheader:3  %tmp_56 = add i10 %tmp_71_cast, %tmp_40_cast

ST_3: tmp_75_cast (36)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:83
.preheader6.preheader:4  %tmp_75_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_56, i4 0)

ST_3: StgValue_54 (37)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:83
.preheader6.preheader:5  br label %.preheader6

ST_3: StgValue_55 (114)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (39)  [1/1] 0.00ns
.preheader6:0  %w = phi i5 [ %w_4, %1 ], [ 0, %.preheader6.preheader ]

ST_4: exitcond2 (40)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:83
.preheader6:1  %exitcond2 = icmp eq i5 %w, -16

ST_4: empty_31 (41)  [1/1] 0.00ns
.preheader6:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: w_4 (42)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:83
.preheader6:3  %w_4 = add i5 %w, 1

ST_4: StgValue_60 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:83
.preheader6:4  br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader

ST_4: tmp_57 (45)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader5.preheader:0  %tmp_57 = shl i5 %w, 1

ST_4: tmp_48_cast (46)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader5.preheader:1  %tmp_48_cast = zext i5 %tmp_57 to i6

ST_4: tmp_47 (47)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:87
.preheader5.preheader:2  %tmp_47 = sub i6 0, %tmp_48_cast

ST_4: StgValue_64 (48)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:85
.preheader5.preheader:3  br label %.preheader5

ST_4: StgValue_65 (112)  [1/1] 0.00ns
.preheader7.loopexit:0  br label %.preheader7


 <State 5>: 6.83ns
ST_5: sum (50)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader5:0  %sum = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %sum_1, %.preheader5.loopexit ]

ST_5: m (51)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ 0, %.preheader5.preheader ], [ %m_4, %.preheader5.loopexit ]

ST_5: m_cast8_cast (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:85
.preheader5:2  %m_cast8_cast = zext i2 %m to i3

ST_5: exitcond1 (53)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:85
.preheader5:3  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_32 (54)  [1/1] 0.00ns
.preheader5:4  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (55)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:85
.preheader5:5  %m_4 = add i2 %m, 1

ST_5: StgValue_72 (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:85
.preheader5:6  br i1 %exitcond1, label %1, label %.preheader.preheader

ST_5: tmp_43_cast (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:0  %tmp_43_cast = zext i2 %m to i9

ST_5: tmp_59 (59)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:1  %tmp_59 = add i9 %tmp_43_cast, %tmp_69_cast

ST_5: tmp_60 (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87 (grouped into LUT with out node tmp_61)
.preheader.preheader:2  %tmp_60 = shl i9 %tmp_59, 2

ST_5: tmp_61 (61)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87 (out node of the LUT)
.preheader.preheader:3  %tmp_61 = sub i9 %tmp_60, %tmp_59

ST_5: tmp3 (62)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:4  %tmp3 = add i2 -1, %m

ST_5: tmp3_cast (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:5  %tmp3_cast = sext i2 %tmp3 to i6

ST_5: tmp_44 (64)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:6  %tmp_44 = add i6 %tmp3_cast, %tmp_cast_30

ST_5: tmp_45_cast (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:7  %tmp_45_cast = sext i6 %tmp_44 to i11

ST_5: tmp_62 (66)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:8  %tmp_62 = add i11 %tmp_45_cast, %tmp_67_cast

ST_5: tmp_83_cast (67)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:9  %tmp_83_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_62, i5 0)

ST_5: tmp_50 (68)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:10  %tmp_50 = sub i3 0, %m_cast8_cast

ST_5: tmp_50_cast (69)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:11  %tmp_50_cast = sext i3 %tmp_50 to i6

ST_5: sel_tmp (70)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:12  %sel_tmp = icmp eq i6 %tmp_cast_30, %tmp_50_cast

ST_5: StgValue_86 (71)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:86
.preheader.preheader:13  br label %.preheader

ST_5: bias_load (103)  [2/2] 2.32ns  loc: accelerator_hls/components.cpp:90
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_42_cast (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
:2  %tmp_42_cast = zext i5 %w to i14

ST_5: tmp_58 (106)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:91
:3  %tmp_58 = add i14 %tmp_75_cast, %tmp_42_cast


 <State 6>: 6.90ns
ST_6: sum_1 (73)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_5, %_ifconv ], [ %sum, %.preheader.preheader ]

ST_6: n (74)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_4, %_ifconv ], [ 0, %.preheader.preheader ]

ST_6: n_cast6 (75)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:86
.preheader:2  %n_cast6 = zext i2 %n to i6

ST_6: exitcond (76)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:86
.preheader:3  %exitcond = icmp eq i2 %n, -1

ST_6: empty_33 (77)  [1/1] 0.00ns
.preheader:4  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (78)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:86
.preheader:5  %n_4 = add i2 %n, 1

ST_6: StgValue_96 (79)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:86
.preheader:6  br i1 %exitcond, label %.preheader5.loopexit, label %_ifconv

ST_6: tmp_46_cast (81)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:0  %tmp_46_cast = zext i2 %n to i9

ST_6: tmp_63 (82)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
_ifconv:1  %tmp_63 = add i9 %tmp_61, %tmp_46_cast

ST_6: p_not (86)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:87
_ifconv:5  %p_not = icmp eq i6 %n_cast6, %tmp_47

ST_6: tmp4 (87)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:87
_ifconv:6  %tmp4 = add i2 %n, -1

ST_6: tmp4_cast (88)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:7  %tmp4_cast = sext i2 %tmp4 to i6

ST_6: tmp_48 (89)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:87
_ifconv:8  %tmp_48 = add i6 %tmp_48_cast, %tmp4_cast

ST_6: tmp_49_cast (90)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:9  %tmp_49_cast = sext i6 %tmp_48 to i16

ST_6: tmp_64 (91)  [1/1] 2.39ns  loc: accelerator_hls/components.cpp:87
_ifconv:10  %tmp_64 = add i16 %tmp_83_cast, %tmp_49_cast

ST_6: StgValue_105 (101)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 7>: 3.25ns
ST_7: tmp_84_cast (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:2  %tmp_84_cast = zext i9 %tmp_63 to i64

ST_7: weight_addr (84)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_84_cast

ST_7: weight_load (85)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_7: tmp_85_cast (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:11  %tmp_85_cast = zext i16 %tmp_64 to i64

ST_7: input_addr (93)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:12  %input_addr = getelementptr [24576 x float]* %input_r, i64 0, i64 %tmp_85_cast

ST_7: input_load (94)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:13  %input_load = load float* %input_addr, align 4


 <State 8>: 5.32ns
ST_8: weight_load (85)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_8: input_load (94)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:13  %input_load = load float* %input_addr, align 4

ST_8: sel_tmp1 (95)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87 (grouped into LUT with out node tmp_51)
_ifconv:14  %sel_tmp1 = or i1 %sel_tmp, %p_not

ST_8: tmp_51 (96)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:87 (out node of the LUT)
_ifconv:15  %tmp_51 = select i1 %sel_tmp1, float 0.000000e+00, float %input_load


 <State 9>: 5.70ns
ST_9: tmp_52 (97)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 10>: 5.70ns
ST_10: tmp_52 (97)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 11>: 5.70ns
ST_11: tmp_52 (97)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 12>: 5.70ns
ST_12: tmp_52 (97)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 13>: 7.26ns
ST_13: sum_5 (98)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 14>: 7.26ns
ST_14: sum_5 (98)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 15>: 7.26ns
ST_15: sum_5 (98)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 16>: 7.26ns
ST_16: sum_5 (98)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 17>: 7.26ns
ST_17: sum_5 (98)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52

ST_17: StgValue_125 (99)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:86
_ifconv:18  br label %.preheader


 <State 18>: 2.32ns
ST_18: bias_load (103)  [1/2] 2.32ns  loc: accelerator_hls/components.cpp:90
:0  %bias_load = load float* %bias_addr, align 4


 <State 19>: 7.26ns
ST_19: result (104)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (104)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (104)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (104)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 23>: 7.26ns
ST_23: result (104)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 24>: 3.25ns
ST_24: tmp_77_cast (107)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
:4  %tmp_77_cast = zext i14 %tmp_58 to i64

ST_24: output_addr (108)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
:5  %output_addr = getelementptr [6144 x float]* %output_r, i64 0, i64 %tmp_77_cast

ST_24: StgValue_134 (109)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:91
:6  store float %result, float* %output_addr, align 4

ST_24: StgValue_135 (110)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:83
:7  br label %.preheader6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25  (br               ) [ 0111111111111111111111111]
co           (phi              ) [ 0010000000000000000000000]
exitcond4    (icmp             ) [ 0011111111111111111111111]
empty        (speclooptripcount) [ 0000000000000000000000000]
co_4         (add              ) [ 0111111111111111111111111]
StgValue_30  (br               ) [ 0000000000000000000000000]
tmp          (zext             ) [ 0000000000000000000000000]
tmp_cast     (zext             ) [ 0000000000000000000000000]
tmp_s        (bitconcatenate   ) [ 0000000000000000000000000]
tmp_67_cast  (zext             ) [ 0001111111111111111111111]
tmp_49       (bitconcatenate   ) [ 0000000000000000000000000]
p_shl_cast   (zext             ) [ 0000000000000000000000000]
tmp_53       (sub              ) [ 0000000000000000000000000]
tmp_69_cast  (sext             ) [ 0001111111111111111111111]
tmp_54       (bitconcatenate   ) [ 0000000000000000000000000]
tmp_71_cast  (zext             ) [ 0001111111111111111111111]
bias_addr    (getelementptr    ) [ 0001111111111111111111111]
StgValue_42  (br               ) [ 0011111111111111111111111]
StgValue_43  (ret              ) [ 0000000000000000000000000]
h            (phi              ) [ 0001000000000000000000000]
exitcond3    (icmp             ) [ 0011111111111111111111111]
empty_29     (speclooptripcount) [ 0000000000000000000000000]
h_4          (add              ) [ 0011111111111111111111111]
StgValue_48  (br               ) [ 0000000000000000000000000]
tmp_55       (shl              ) [ 0000000000000000000000000]
tmp_cast_30  (zext             ) [ 0000111111111111111111111]
tmp_40_cast  (zext             ) [ 0000000000000000000000000]
tmp_56       (add              ) [ 0000000000000000000000000]
tmp_75_cast  (bitconcatenate   ) [ 0000111111111111111111111]
StgValue_54  (br               ) [ 0011111111111111111111111]
StgValue_55  (br               ) [ 0111111111111111111111111]
w            (phi              ) [ 0000111111111111110000000]
exitcond2    (icmp             ) [ 0011111111111111111111111]
empty_31     (speclooptripcount) [ 0000000000000000000000000]
w_4          (add              ) [ 0011111111111111111111111]
StgValue_60  (br               ) [ 0000000000000000000000000]
tmp_57       (shl              ) [ 0000000000000000000000000]
tmp_48_cast  (zext             ) [ 0000011111111111110000000]
tmp_47       (sub              ) [ 0000011111111111110000000]
StgValue_64  (br               ) [ 0011111111111111111111111]
StgValue_65  (br               ) [ 0011111111111111111111111]
sum          (phi              ) [ 0000011111111111111111110]
m            (phi              ) [ 0000010000000000000000000]
m_cast8_cast (zext             ) [ 0000000000000000000000000]
exitcond1    (icmp             ) [ 0011111111111111111111111]
empty_32     (speclooptripcount) [ 0000000000000000000000000]
m_4          (add              ) [ 0011111111111111111111111]
StgValue_72  (br               ) [ 0000000000000000000000000]
tmp_43_cast  (zext             ) [ 0000000000000000000000000]
tmp_59       (add              ) [ 0000000000000000000000000]
tmp_60       (shl              ) [ 0000000000000000000000000]
tmp_61       (sub              ) [ 0000001111111111110000000]
tmp3         (add              ) [ 0000000000000000000000000]
tmp3_cast    (sext             ) [ 0000000000000000000000000]
tmp_44       (add              ) [ 0000000000000000000000000]
tmp_45_cast  (sext             ) [ 0000000000000000000000000]
tmp_62       (add              ) [ 0000000000000000000000000]
tmp_83_cast  (bitconcatenate   ) [ 0000001111111111110000000]
tmp_50       (sub              ) [ 0000000000000000000000000]
tmp_50_cast  (sext             ) [ 0000000000000000000000000]
sel_tmp      (icmp             ) [ 0000001111111111110000000]
StgValue_86  (br               ) [ 0011111111111111111111111]
tmp_42_cast  (zext             ) [ 0000000000000000000000000]
tmp_58       (add              ) [ 0000000000000000001111111]
sum_1        (phi              ) [ 0011111111111111111111111]
n            (phi              ) [ 0000001000000000000000000]
n_cast6      (zext             ) [ 0000000000000000000000000]
exitcond     (icmp             ) [ 0011111111111111111111111]
empty_33     (speclooptripcount) [ 0000000000000000000000000]
n_4          (add              ) [ 0011111111111111111111111]
StgValue_96  (br               ) [ 0000000000000000000000000]
tmp_46_cast  (zext             ) [ 0000000000000000000000000]
tmp_63       (add              ) [ 0000000100000000000000000]
p_not        (icmp             ) [ 0000000110000000000000000]
tmp4         (add              ) [ 0000000000000000000000000]
tmp4_cast    (sext             ) [ 0000000000000000000000000]
tmp_48       (add              ) [ 0000000000000000000000000]
tmp_49_cast  (sext             ) [ 0000000000000000000000000]
tmp_64       (add              ) [ 0000000100000000000000000]
StgValue_105 (br               ) [ 0011111111111111111111111]
tmp_84_cast  (zext             ) [ 0000000000000000000000000]
weight_addr  (getelementptr    ) [ 0000000010000000000000000]
tmp_85_cast  (zext             ) [ 0000000000000000000000000]
input_addr   (getelementptr    ) [ 0000000010000000000000000]
weight_load  (load             ) [ 0000000001111000000000000]
input_load   (load             ) [ 0000000000000000000000000]
sel_tmp1     (or               ) [ 0000000000000000000000000]
tmp_51       (select           ) [ 0000000001111000000000000]
tmp_52       (fmul             ) [ 0000000000000111110000000]
sum_5        (fadd             ) [ 0011111111111111111111111]
StgValue_125 (br               ) [ 0011111111111111111111111]
bias_load    (load             ) [ 0000000000000000000111110]
result       (fadd             ) [ 0000000000000000000000001]
tmp_77_cast  (zext             ) [ 0000000000000000000000000]
output_addr  (getelementptr    ) [ 0000000000000000000000000]
StgValue_134 (store            ) [ 0000000000000000000000000]
StgValue_135 (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="bias_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="3"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="weight_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="9" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/7 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="input_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="16" slack="0"/>
<pin id="79" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="14" slack="0"/>
<pin id="91" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/24 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_134_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="13" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/24 "/>
</bind>
</comp>

<comp id="99" class="1005" name="co_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="1"/>
<pin id="101" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="co_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="h_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="h_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="w_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="1"/>
<pin id="123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="w_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="sum_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="sum_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="m_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="m_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="156" class="1005" name="sum_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="sum_1_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="n_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="1"/>
<pin id="170" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="n_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/13 result/19 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_52/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="exitcond4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="co_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_67_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_49_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_shl_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_53_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_69_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_69_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_54_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_71_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="h_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_55_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_cast_30_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_30/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_40_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_56_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_75_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="14" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="w_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_57_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_48_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_47_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="m_cast8_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast8_cast/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="m_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_43_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_59_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="3"/>
<pin id="346" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_60_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_61_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="0" index="1" bw="9" slack="0"/>
<pin id="357" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp3_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_44_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="2"/>
<pin id="373" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_45_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_62_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="3"/>
<pin id="382" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_83_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83_cast/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_50_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_50_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_50_cast/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sel_tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="2"/>
<pin id="404" dir="0" index="1" bw="5" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_42_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_58_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="2"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="n_cast6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="exitcond_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="n_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_46_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_63_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="1"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_not_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="0" index="1" bw="6" slack="2"/>
<pin id="444" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp4_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_48_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="2"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_49_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_49_cast/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_64_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="0" index="1" bw="6" slack="0"/>
<pin id="468" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_84_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_cast/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_85_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_cast/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sel_tmp1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="3"/>
<pin id="480" dir="0" index="1" bw="1" slack="2"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_51_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="32" slack="0"/>
<pin id="486" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_77_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="7"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast/24 "/>
</bind>
</comp>

<comp id="497" class="1005" name="co_4_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_67_cast_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="3"/>
<pin id="504" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_67_cast "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_69_cast_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="3"/>
<pin id="509" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_69_cast "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_71_cast_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="1"/>
<pin id="514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71_cast "/>
</bind>
</comp>

<comp id="517" class="1005" name="bias_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="3"/>
<pin id="519" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="h_4_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_cast_30_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="2"/>
<pin id="532" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_30 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_75_cast_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="2"/>
<pin id="538" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_75_cast "/>
</bind>
</comp>

<comp id="544" class="1005" name="w_4_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_48_cast_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="2"/>
<pin id="551" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_48_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_47_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="2"/>
<pin id="556" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="562" class="1005" name="m_4_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_61_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="1"/>
<pin id="569" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_83_cast_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="1"/>
<pin id="574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="sel_tmp_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="3"/>
<pin id="579" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_58_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="7"/>
<pin id="584" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="590" class="1005" name="n_4_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_63_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="1"/>
<pin id="597" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="600" class="1005" name="p_not_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="2"/>
<pin id="602" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_not "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_64_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="1"/>
<pin id="607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="610" class="1005" name="weight_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="input_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="1"/>
<pin id="617" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="weight_load_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_51_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="630" class="1005" name="tmp_52_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="635" class="1005" name="sum_5_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="640" class="1005" name="bias_load_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="645" class="1005" name="result_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="166"><net_src comp="133" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="156" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="133" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="103" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="103" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="103" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="209"><net_src comp="103" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="103" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="103" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="206" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="103" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="114" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="114" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="114" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="114" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="125" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="125" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="125" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="16" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="149" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="149" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="149" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="149" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="343" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="149" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="8" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="323" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="121" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="172" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="172" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="40" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="172" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="172" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="416" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="172" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="40" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="38" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="82" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="500"><net_src comp="195" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="505"><net_src comp="218" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="510"><net_src comp="240" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="515"><net_src comp="252" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="520"><net_src comp="52" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="528"><net_src comp="262" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="533"><net_src comp="274" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="539"><net_src comp="287" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="547"><net_src comp="301" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="552"><net_src comp="313" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="557"><net_src comp="317" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="565"><net_src comp="333" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="570"><net_src comp="354" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="575"><net_src comp="384" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="580"><net_src comp="402" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="585"><net_src comp="411" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="593"><net_src comp="426" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="598"><net_src comp="436" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="603"><net_src comp="441" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="608"><net_src comp="465" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="613"><net_src comp="63" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="618"><net_src comp="75" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="623"><net_src comp="70" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="628"><net_src comp="482" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="633"><net_src comp="185" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="638"><net_src comp="179" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="643"><net_src comp="59" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="648"><net_src comp="179" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weight | {}
	Port: bias | {}
	Port: output_r | {24 }
 - Input state : 
	Port: subconv_3x3_32_strid : input_r | {7 8 }
	Port: subconv_3x3_32_strid : weight | {7 8 }
	Port: subconv_3x3_32_strid : bias | {5 18 }
	Port: subconv_3x3_32_strid : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_4 : 1
		StgValue_30 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		tmp_67_cast : 2
		tmp_49 : 1
		p_shl_cast : 2
		tmp_53 : 3
		tmp_69_cast : 4
		tmp_54 : 1
		tmp_71_cast : 2
		bias_addr : 2
	State 3
		exitcond3 : 1
		h_4 : 1
		StgValue_48 : 2
		tmp_55 : 1
		tmp_cast_30 : 1
		tmp_40_cast : 1
		tmp_56 : 2
		tmp_75_cast : 3
	State 4
		exitcond2 : 1
		w_4 : 1
		StgValue_60 : 2
		tmp_57 : 1
		tmp_48_cast : 1
		tmp_47 : 2
	State 5
		m_cast8_cast : 1
		exitcond1 : 1
		m_4 : 1
		StgValue_72 : 2
		tmp_43_cast : 1
		tmp_59 : 2
		tmp_60 : 3
		tmp_61 : 3
		tmp3 : 1
		tmp3_cast : 2
		tmp_44 : 3
		tmp_45_cast : 4
		tmp_62 : 5
		tmp_83_cast : 6
		tmp_50 : 2
		tmp_50_cast : 3
		sel_tmp : 4
		tmp_58 : 1
	State 6
		n_cast6 : 1
		exitcond : 1
		n_4 : 1
		StgValue_96 : 2
		tmp_46_cast : 1
		tmp_63 : 2
		p_not : 2
		tmp4 : 1
		tmp4_cast : 2
		tmp_48 : 3
		tmp_49_cast : 4
		tmp_64 : 5
	State 7
		weight_addr : 1
		weight_load : 2
		input_addr : 1
		input_load : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		output_addr : 1
		StgValue_134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_179     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |     co_4_fu_195     |    0    |    20   |    10   |
|          |      h_4_fu_262     |    0    |    20   |    10   |
|          |    tmp_56_fu_282    |    0    |    32   |    14   |
|          |      w_4_fu_301     |    0    |    20   |    10   |
|          |      m_4_fu_333     |    0    |    11   |    8    |
|          |    tmp_59_fu_343    |    0    |    29   |    13   |
|          |     tmp3_fu_360     |    0    |    11   |    8    |
|    add   |    tmp_44_fu_370    |    0    |    20   |    10   |
|          |    tmp_62_fu_379    |    0    |    35   |    15   |
|          |    tmp_58_fu_411    |    0    |    47   |    19   |
|          |      n_4_fu_426     |    0    |    11   |    8    |
|          |    tmp_63_fu_436    |    0    |    32   |    14   |
|          |     tmp4_fu_446     |    0    |    11   |    8    |
|          |    tmp_48_fu_456    |    0    |    20   |    10   |
|          |    tmp_64_fu_465    |    0    |    53   |    21   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_185     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_53_fu_234    |    0    |    26   |    12   |
|    sub   |    tmp_47_fu_317    |    0    |    20   |    10   |
|          |    tmp_61_fu_354    |    0    |    32   |    14   |
|          |    tmp_50_fu_392    |    0    |    11   |    8    |
|----------|---------------------|---------|---------|---------|
|  select  |    tmp_51_fu_482    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond4_fu_189  |    0    |    0    |    2    |
|          |   exitcond3_fu_256  |    0    |    0    |    2    |
|          |   exitcond2_fu_295  |    0    |    0    |    2    |
|   icmp   |   exitcond1_fu_327  |    0    |    0    |    1    |
|          |    sel_tmp_fu_402   |    0    |    0    |    2    |
|          |   exitcond_fu_420   |    0    |    0    |    1    |
|          |     p_not_fu_441    |    0    |    0    |    3    |
|----------|---------------------|---------|---------|---------|
|    or    |   sel_tmp1_fu_478   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_201     |    0    |    0    |    0    |
|          |   tmp_cast_fu_206   |    0    |    0    |    0    |
|          |  tmp_67_cast_fu_218 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_230  |    0    |    0    |    0    |
|          |  tmp_71_cast_fu_252 |    0    |    0    |    0    |
|          |  tmp_cast_30_fu_274 |    0    |    0    |    0    |
|          |  tmp_40_cast_fu_278 |    0    |    0    |    0    |
|   zext   |  tmp_48_cast_fu_313 |    0    |    0    |    0    |
|          | m_cast8_cast_fu_323 |    0    |    0    |    0    |
|          |  tmp_43_cast_fu_339 |    0    |    0    |    0    |
|          |  tmp_42_cast_fu_407 |    0    |    0    |    0    |
|          |    n_cast6_fu_416   |    0    |    0    |    0    |
|          |  tmp_46_cast_fu_432 |    0    |    0    |    0    |
|          |  tmp_84_cast_fu_470 |    0    |    0    |    0    |
|          |  tmp_85_cast_fu_474 |    0    |    0    |    0    |
|          |  tmp_77_cast_fu_490 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_210    |    0    |    0    |    0    |
|          |    tmp_49_fu_222    |    0    |    0    |    0    |
|bitconcatenate|    tmp_54_fu_244    |    0    |    0    |    0    |
|          |  tmp_75_cast_fu_287 |    0    |    0    |    0    |
|          |  tmp_83_cast_fu_384 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_69_cast_fu_240 |    0    |    0    |    0    |
|          |   tmp3_cast_fu_366  |    0    |    0    |    0    |
|   sext   |  tmp_45_cast_fu_375 |    0    |    0    |    0    |
|          |  tmp_50_cast_fu_398 |    0    |    0    |    0    |
|          |   tmp4_cast_fu_452  |    0    |    0    |    0    |
|          |  tmp_49_cast_fu_461 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_55_fu_268    |    0    |    0    |    0    |
|    shl   |    tmp_57_fu_307    |    0    |    0    |    0    |
|          |    tmp_60_fu_348    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   809   |   980   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| bias_addr_reg_517 |    5   |
| bias_load_reg_640 |   32   |
|    co_4_reg_497   |    5   |
|     co_reg_99     |    5   |
|    h_4_reg_525    |    5   |
|     h_reg_110     |    5   |
| input_addr_reg_615|   15   |
|    m_4_reg_562    |    2   |
|     m_reg_145     |    2   |
|    n_4_reg_590    |    2   |
|     n_reg_168     |    2   |
|   p_not_reg_600   |    1   |
|   result_reg_645  |   32   |
|  sel_tmp_reg_577  |    1   |
|   sum_1_reg_156   |   32   |
|   sum_5_reg_635   |   32   |
|    sum_reg_133    |   32   |
|   tmp_47_reg_554  |    6   |
|tmp_48_cast_reg_549|    6   |
|   tmp_51_reg_625  |   32   |
|   tmp_52_reg_630  |   32   |
|   tmp_58_reg_582  |   14   |
|   tmp_61_reg_567  |    9   |
|   tmp_63_reg_595  |    9   |
|   tmp_64_reg_605  |   16   |
|tmp_67_cast_reg_502|   11   |
|tmp_69_cast_reg_507|    9   |
|tmp_71_cast_reg_512|   10   |
|tmp_75_cast_reg_536|   14   |
|tmp_83_cast_reg_572|   16   |
|tmp_cast_30_reg_530|    6   |
|    w_4_reg_544    |    5   |
|     w_reg_121     |    5   |
|weight_addr_reg_610|    8   |
|weight_load_reg_620|   32   |
+-------------------+--------+
|       Total       |   450  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  15  |   30   ||    9    |
|     w_reg_121    |  p0  |   2  |   5  |   10   ||    9    |
|    sum_reg_133   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_179    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_179    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   248  ||  9.528  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   809  |   980  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   450  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  1259  |  1034  |
+-----------+--------+--------+--------+--------+
