
# Project Name : 32 bit cpu

## Table of Contents

* [Introduction](#introduction)
* [Advisors](#advisors)
* [Links](#links)

## Introduction

This is an individual project that was given under Computer Architecture module. Here I developed a CPU which supports simple instructins with caching.
Supporting Instructions : add, sub, and, or, mov, loadi, mult, sll, srl, sra, ror, bne
The project steps are given in the Document folder.

## Advisors

>Dr. Isuru Nawinne | Senior Lecturer | Department of Computer Engineering | University of Peradeniya | Sri Lanka

### Links:
> [Department of Computer Engineering Website](http://www.ce.pdn.ac.lk/) 

> [Faculty of Engineering Website](https://eng.pdn.ac.lk/) 





