#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-359-g6e5ed73)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xfb5060 .scope module, "cpu_tb" "cpu_tb" 2 30;
 .timescale 0 0;
v0x1017850_0 .var "clk", 0 0;
v0x10178f0_0 .var/i "i", 31 0;
S_0xfb4c10 .scope module, "mips1" "cpu" 2 37, 3 30 0, S_0xfb5060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0xf5b500 .param/str "IM_DATA" 0 3 34, "t0005-branch.fv.hex";
P_0xf5b540 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010000>;
L_0x7f09025b0a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x102c290 .functor XNOR 1, L_0x102d690, L_0x7f09025b0a38, C4<0>, C4<0>;
L_0x7f09025b0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x10128a0_0 .net/2u *"_s0", 31 0, L_0x7f09025b0018;  1 drivers
v0x10129a0_0 .net/2u *"_s144", 0 0, L_0x7f09025b0a38;  1 drivers
v0x1012a80_0 .net *"_s146", 0 0, L_0x102c290;  1 drivers
v0x1012b20_0 .net *"_s17", 3 0, L_0x10284e0;  1 drivers
v0x1012c00_0 .net *"_s19", 25 0, L_0x1028610;  1 drivers
L_0x7f09025b00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1012d30_0 .net/2u *"_s20", 1 0, L_0x7f09025b00a8;  1 drivers
v0x1012e10_0 .net *"_s25", 0 0, L_0x1028960;  1 drivers
v0x1012ef0_0 .net *"_s26", 15 0, L_0x1028a00;  1 drivers
v0x1012fd0_0 .net *"_s29", 15 0, L_0x1028ba0;  1 drivers
v0x1013140_0 .net *"_s47", 29 0, L_0x10297a0;  1 drivers
L_0x7f09025b0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1013220_0 .net/2u *"_s48", 1 0, L_0x7f09025b0180;  1 drivers
v0x1013300_0 .net "aluctl", 3 0, v0x1001c00_0;  1 drivers
v0x10133c0_0 .net "aluop", 1 0, v0x1004460_0;  1 drivers
v0x1013480_0 .net "aluop_s3", 1 0, L_0x102a040;  1 drivers
v0x1013520_0 .net "alurslt", 31 0, v0x1000520_0;  1 drivers
v0x10135f0_0 .net "alurslt_s4", 31 0, L_0x102af60;  1 drivers
v0x10136b0_0 .net "alurslt_s5", 31 0, v0x1007610_0;  1 drivers
v0x1013860_0 .net "alusrc", 0 0, v0x1004560_0;  1 drivers
v0x1013900_0 .net "alusrc_data2", 31 0, L_0x102aec0;  1 drivers
v0x10139a0_0 .net "alusrc_s3", 0 0, L_0x102a250;  1 drivers
v0x1013a40_0 .net "baddr_s2", 31 0, L_0x10296f0;  1 drivers
v0x1013b10_0 .net "baddr_s3", 31 0, v0x1002610_0;  1 drivers
v0x1013c00_0 .net "baddr_s4", 31 0, v0x1002e80_0;  1 drivers
v0x1013cc0_0 .net "branch_eq_s2", 0 0, v0x1004620_0;  1 drivers
v0x1013d90_0 .net "branch_eq_s3", 0 0, L_0x102a3e0;  1 drivers
v0x1013e30_0 .net "branch_eq_s4", 0 0, L_0x102d1f0;  1 drivers
v0x1013ed0_0 .net "branch_ne_s2", 0 0, v0x10046c0_0;  1 drivers
v0x1013fa0_0 .net "branch_ne_s3", 0 0, L_0x102a6e0;  1 drivers
v0x1014040_0 .net "branch_ne_s4", 0 0, L_0x102cf90;  1 drivers
v0x1014100_0 .net "clk", 0 0, v0x1017850_0;  1 drivers
v0x10141a0_0 .net "data1", 31 0, v0x1010100_0;  1 drivers
v0x1014290_0 .net "data1_s3", 31 0, L_0x1029200;  1 drivers
v0x1014350_0 .net "data2", 31 0, v0x1010200_0;  1 drivers
v0x10137a0_0 .net "data2_s3", 31 0, L_0x1029330;  1 drivers
v0x1014600_0 .net "data2_s4", 31 0, v0x1007ee0_0;  1 drivers
v0x1014710_0 .var "flush_s1", 0 0;
v0x1014800_0 .var "flush_s2", 0 0;
v0x10149b0_0 .var "flush_s3", 0 0;
v0x1014a50_0 .var "forward_a", 1 0;
v0x1014af0_0 .var "forward_b", 1 0;
v0x1014b90_0 .net "funct", 5 0, L_0x102b0b0;  1 drivers
v0x1014c50_0 .var "fw_data1_s3", 31 0;
v0x1014cf0_0 .var "fw_data2_s3", 31 0;
v0x1014dc0_0 .net "imm", 15 0, L_0x10283a0;  1 drivers
v0x1014e80_0 .net "inst", 31 0, L_0x1027ae0;  1 drivers
v0x1014f90_0 .net "inst_s2", 31 0, v0x1011720_0;  1 drivers
v0x1015050_0 .net "jaddr_s2", 31 0, L_0x10287c0;  1 drivers
v0x1015120_0 .net "jaddr_s3", 31 0, v0x10086c0_0;  1 drivers
v0x1015210_0 .net "jaddr_s4", 31 0, v0x1008f70_0;  1 drivers
v0x10152d0_0 .net "jump_s2", 0 0, v0x1004780_0;  1 drivers
v0x10153c0_0 .net "jump_s3", 0 0, v0x1009720_0;  1 drivers
v0x10154b0_0 .net "jump_s4", 0 0, v0x1009f20_0;  1 drivers
v0x1015550_0 .net "memread", 0 0, v0x1004890_0;  1 drivers
v0x10155f0_0 .net "memread_s3", 0 0, L_0x1029f50;  1 drivers
v0x1015690_0 .net "memread_s4", 0 0, L_0x102ac00;  1 drivers
v0x1015760_0 .net "memtoreg", 0 0, v0x1004950_0;  1 drivers
v0x1015830_0 .net "memtoreg_s3", 0 0, L_0x102a120;  1 drivers
v0x10158d0_0 .net "memtoreg_s4", 0 0, L_0x102a780;  1 drivers
v0x1015970_0 .net "memtoreg_s5", 0 0, L_0x102d690;  1 drivers
v0x1015a10_0 .net "memwrite", 0 0, v0x1004a10_0;  1 drivers
v0x1015ae0_0 .net "memwrite_s3", 0 0, L_0x1029e80;  1 drivers
v0x1015b80_0 .net "memwrite_s4", 0 0, L_0x102aad0;  1 drivers
v0x1015c50_0 .net "opcode", 5 0, L_0x1027fa0;  1 drivers
v0x1015d20_0 .var "pc", 31 0;
v0x1015df0_0 .net "pc4", 31 0, L_0x10279e0;  1 drivers
v0x1014420_0 .net "pc4_s2", 31 0, v0x1011ee0_0;  1 drivers
v0x1014510_0 .net "pc4_s3", 31 0, v0x100a7c0_0;  1 drivers
v0x10162a0_0 .var "pcsrc", 0 0;
v0x1016340_0 .net "rd", 4 0, L_0x1028300;  1 drivers
v0x10163e0_0 .net "rd_s3", 4 0, L_0x1029650;  1 drivers
v0x10164c0_0 .net "rdata", 31 0, L_0x102d920;  1 drivers
v0x10165d0_0 .net "rdata_s5", 31 0, v0x100b000_0;  1 drivers
v0x10166c0_0 .net "regdst", 0 0, v0x1004c40_0;  1 drivers
v0x1016790_0 .net "regdst_s3", 0 0, L_0x1029930;  1 drivers
v0x1016830_0 .net "regwrite", 0 0, v0x1004d00_0;  1 drivers
v0x1016900_0 .net "regwrite_s3", 0 0, L_0x102a340;  1 drivers
v0x10169a0_0 .net "regwrite_s4", 0 0, L_0x102aa30;  1 drivers
v0x1016a40_0 .net "regwrite_s5", 0 0, L_0x102d290;  1 drivers
v0x1016b10_0 .net "rs", 4 0, L_0x10280e0;  1 drivers
v0x1016c00_0 .net "rs_s3", 4 0, v0x1012710_0;  1 drivers
v0x1016cc0_0 .net "rt", 4 0, L_0x1028180;  1 drivers
v0x1016d90_0 .net "rt_s3", 4 0, L_0x10295b0;  1 drivers
v0x1016e50_0 .net "seimm", 31 0, L_0x1028ee0;  1 drivers
v0x1016f40_0 .net "seimm_s3", 31 0, v0x100d920_0;  1 drivers
v0x1017010_0 .net "seimm_sl2", 31 0, L_0x1029840;  1 drivers
v0x10170d0_0 .net "shamt", 4 0, L_0x1028440;  1 drivers
v0x10171b0_0 .var "stall_s1_s2", 0 0;
v0x1017360_0 .net "wrdata_s5", 31 0, L_0x102ddb0;  1 drivers
v0x1017400_0 .net "wrreg", 4 0, L_0x102cef0;  1 drivers
v0x10174a0_0 .net "wrreg_s4", 4 0, v0x100e8f0_0;  1 drivers
v0x1017590_0 .net "wrreg_s5", 4 0, v0x100f130_0;  1 drivers
v0x10176a0_0 .net "zero_s3", 0 0, L_0x102b150;  1 drivers
v0x1017790_0 .net "zero_s4", 0 0, v0x100f950_0;  1 drivers
E_0xf88490 .event edge, v0x10155f0_0, v0x1010c20_0, v0x1016d90_0, v0x1010b40_0;
E_0xf5fee0/0 .event edge, v0x10169a0_0, v0x100e8f0_0, v0x1012710_0, v0x1010d00_0;
E_0xf5fee0/1 .event edge, v0x100f130_0, v0x1016d90_0;
E_0xf5fee0 .event/or E_0xf5fee0/0, E_0xf5fee0/1;
E_0xfd76a0 .event edge, v0x100f950_0, v0x1013e30_0, v0x1014040_0;
E_0xfb4270 .event edge, v0x1014af0_0, v0x1007550_0, v0x1010e50_0, v0x10137a0_0;
E_0xfca5b0 .event edge, v0x1014a50_0, v0x1007550_0, v0x1010e50_0, v0x1014290_0;
E_0xfc99d0 .event edge, v0x10162a0_0, v0x1009f20_0;
L_0x10279e0 .arith/sum 32, v0x1015d20_0, L_0x7f09025b0018;
L_0x1027fa0 .part v0x1011720_0, 26, 6;
L_0x10280e0 .part v0x1011720_0, 21, 5;
L_0x1028180 .part v0x1011720_0, 16, 5;
L_0x1028300 .part v0x1011720_0, 11, 5;
L_0x10283a0 .part v0x1011720_0, 0, 16;
L_0x1028440 .part v0x1011720_0, 6, 5;
L_0x10284e0 .part v0x1015d20_0, 28, 4;
L_0x1028610 .part v0x1011720_0, 0, 26;
L_0x10287c0 .concat [ 2 26 4 0], L_0x7f09025b00a8, L_0x1028610, L_0x10284e0;
L_0x1028960 .part v0x1011720_0, 15, 1;
LS_0x1028a00_0_0 .concat [ 1 1 1 1], L_0x1028960, L_0x1028960, L_0x1028960, L_0x1028960;
LS_0x1028a00_0_4 .concat [ 1 1 1 1], L_0x1028960, L_0x1028960, L_0x1028960, L_0x1028960;
LS_0x1028a00_0_8 .concat [ 1 1 1 1], L_0x1028960, L_0x1028960, L_0x1028960, L_0x1028960;
LS_0x1028a00_0_12 .concat [ 1 1 1 1], L_0x1028960, L_0x1028960, L_0x1028960, L_0x1028960;
L_0x1028a00 .concat [ 4 4 4 4], LS_0x1028a00_0_0, LS_0x1028a00_0_4, LS_0x1028a00_0_8, LS_0x1028a00_0_12;
L_0x1028ba0 .part v0x1011720_0, 0, 16;
L_0x1028ee0 .concat [ 16 16 0 0], L_0x1028ba0, L_0x1028a00;
L_0x1029160 .concat [ 32 32 0 0], v0x1010200_0, v0x1010100_0;
L_0x1029200 .part v0x100c8e0_0, 32, 32;
L_0x1029330 .part v0x100c8e0_0, 0, 32;
L_0x1029420 .concat [ 5 5 0 0], L_0x1028300, L_0x1028180;
L_0x10295b0 .part v0x100d0a0_0, 5, 5;
L_0x1029650 .part v0x100d0a0_0, 0, 5;
L_0x10297a0 .part L_0x1028ee0, 0, 30;
L_0x1029840 .concat [ 2 30 0 0], L_0x7f09025b0180, L_0x10297a0;
L_0x10296f0 .arith/sum 32, v0x1011ee0_0, L_0x1029840;
LS_0x1029b60_0_0 .concat [ 1 1 2 1], v0x1004560_0, v0x1004d00_0, v0x1004460_0, v0x1004950_0;
LS_0x1029b60_0_4 .concat [ 1 1 1 0], v0x1004a10_0, v0x1004890_0, v0x1004c40_0;
L_0x1029b60 .concat [ 5 3 0 0], LS_0x1029b60_0_0, LS_0x1029b60_0_4;
L_0x1029930 .part v0x100c080_0, 7, 1;
L_0x1029f50 .part v0x100c080_0, 6, 1;
L_0x1029e80 .part v0x100c080_0, 5, 1;
L_0x102a120 .part v0x100c080_0, 4, 1;
L_0x102a040 .part v0x100c080_0, 2, 2;
L_0x102a340 .part v0x100c080_0, 1, 1;
L_0x102a250 .part v0x100c080_0, 0, 1;
L_0x102a4e0 .concat [ 1 1 0 0], v0x10046c0_0, v0x1004620_0;
L_0x102a3e0 .part v0x10036a0_0, 1, 1;
L_0x102a6e0 .part v0x10036a0_0, 0, 1;
L_0x102a8a0 .concat [ 1 1 1 1], L_0x1029e80, L_0x1029f50, L_0x102a120, L_0x102a340;
L_0x102aa30 .part v0x100e0e0_0, 3, 1;
L_0x102a780 .part v0x100e0e0_0, 2, 1;
L_0x102ac00 .part v0x100e0e0_0, 1, 1;
L_0x102aad0 .part v0x100e0e0_0, 0, 1;
L_0x102aec0 .functor MUXZ 32, v0x1014cf0_0, v0x100d920_0, L_0x102a250, C4<>;
L_0x102b0b0 .part v0x100d920_0, 0, 6;
L_0x102ccf0 .concat [ 32 0 0 0], v0x1000520_0;
L_0x102af60 .part v0x1006de0_0, 0, 32;
L_0x102cef0 .functor MUXZ 5, L_0x10295b0, L_0x1029650, L_0x1029930, C4<>;
L_0x102d100 .concat [ 1 1 0 0], L_0x102a6e0, L_0x102a3e0;
L_0x102d1f0 .part v0x1003ec0_0, 1, 1;
L_0x102cf90 .part v0x1003ec0_0, 0, 1;
L_0x102d410 .concat [ 1 1 0 0], L_0x102a780, L_0x102aa30;
L_0x102d290 .part v0x100b740_0, 1, 1;
L_0x102d690 .part v0x100b740_0, 0, 1;
L_0x102da10 .part L_0x102af60, 2, 7;
L_0x102ddb0 .functor MUXZ 32, v0x1007610_0, v0x100b000_0, L_0x102c290, C4<>;
S_0xfb47c0 .scope module, "alu1" "alu" 3 261, 4 6 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x1029a50 .functor XNOR 1, L_0x102b4b0, L_0x102b5e0, C4<0>, C4<0>;
L_0x102b810 .functor XOR 1, L_0x102b680, L_0x102b770, C4<0>, C4<0>;
L_0x102b920 .functor AND 1, L_0x1029a50, L_0x102b810, C4<1>, C4<1>;
L_0x102be40 .functor XNOR 1, L_0x102bd00, L_0x102bda0, C4<0>, C4<0>;
L_0x102c090 .functor XOR 1, L_0x102bf00, L_0x102bff0, C4<0>, C4<0>;
L_0x102c150 .functor AND 1, L_0x102be40, L_0x102c090, C4<1>, C4<1>;
L_0x102b550 .functor NOT 1, L_0x102c8b0, C4<0>, C4<0>, C4<0>;
L_0x7f09025b0378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfc5c90_0 .net/2u *"_s0", 31 0, L_0x7f09025b0378;  1 drivers
v0xfff6f0_0 .net *"_s11", 0 0, L_0x102b5e0;  1 drivers
v0xfff7d0_0 .net *"_s12", 0 0, L_0x1029a50;  1 drivers
v0xfff8a0_0 .net *"_s15", 0 0, L_0x102b680;  1 drivers
v0xfff980_0 .net *"_s17", 0 0, L_0x102b770;  1 drivers
v0xfffab0_0 .net *"_s18", 0 0, L_0x102b810;  1 drivers
v0xfffb70_0 .net *"_s20", 0 0, L_0x102b920;  1 drivers
L_0x7f09025b03c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xfffc30_0 .net/2s *"_s22", 1 0, L_0x7f09025b03c0;  1 drivers
L_0x7f09025b0408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xfffd10_0 .net/2s *"_s24", 1 0, L_0x7f09025b0408;  1 drivers
v0xfffe80_0 .net *"_s26", 1 0, L_0x102ba30;  1 drivers
v0xffff60_0 .net *"_s31", 0 0, L_0x102bd00;  1 drivers
v0x1000040_0 .net *"_s33", 0 0, L_0x102bda0;  1 drivers
v0x1000120_0 .net *"_s34", 0 0, L_0x102be40;  1 drivers
v0x10001e0_0 .net *"_s37", 0 0, L_0x102bf00;  1 drivers
v0x10002c0_0 .net *"_s39", 0 0, L_0x102bff0;  1 drivers
v0x10003a0_0 .net *"_s40", 0 0, L_0x102c090;  1 drivers
v0x1000460_0 .net *"_s42", 0 0, L_0x102c150;  1 drivers
L_0x7f09025b0450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1000610_0 .net/2s *"_s44", 1 0, L_0x7f09025b0450;  1 drivers
L_0x7f09025b0498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10006b0_0 .net/2s *"_s46", 1 0, L_0x7f09025b0498;  1 drivers
v0x1000770_0 .net *"_s48", 1 0, L_0x102c370;  1 drivers
L_0x7f09025b04e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1000850_0 .net/2u *"_s52", 3 0, L_0x7f09025b04e0;  1 drivers
v0x1000930_0 .net *"_s54", 0 0, L_0x102c5a0;  1 drivers
v0x10009f0_0 .net *"_s59", 0 0, L_0x102c8b0;  1 drivers
v0x1000ad0_0 .net *"_s60", 0 0, L_0x102b550;  1 drivers
v0x1000bb0_0 .net *"_s63", 0 0, L_0x102cb00;  1 drivers
v0x1000c90_0 .net *"_s9", 0 0, L_0x102b4b0;  1 drivers
v0x1000d70_0 .net "a", 31 0, v0x1014c50_0;  1 drivers
v0x1000e50_0 .net "add_ab", 31 0, L_0x102b380;  1 drivers
v0x1000f30_0 .net "b", 31 0, L_0x102aec0;  alias, 1 drivers
v0x1001010_0 .net "ctl", 3 0, v0x1001c00_0;  alias, 1 drivers
v0x10010f0_0 .net "oflow", 0 0, L_0x102c720;  1 drivers
v0x10011b0_0 .net "oflow_add", 0 0, L_0x102bc10;  1 drivers
v0x1001270_0 .net "oflow_sub", 0 0, L_0x102c4b0;  1 drivers
v0x1000520_0 .var "out", 31 0;
v0x1001520_0 .net "slt", 0 0, L_0x102cba0;  1 drivers
v0x10015e0_0 .net "sub_ab", 31 0, L_0x102b290;  1 drivers
v0x10016c0_0 .net "zero", 0 0, L_0x102b150;  alias, 1 drivers
E_0xfc3e20/0 .event edge, v0x1001010_0, v0x1000e50_0, v0x1000d70_0, v0x1000f30_0;
E_0xfc3e20/1 .event edge, v0x1001520_0, v0x10015e0_0;
E_0xfc3e20 .event/or E_0xfc3e20/0, E_0xfc3e20/1;
L_0x102b150 .cmp/eq 32, L_0x7f09025b0378, v0x1000520_0;
L_0x102b290 .arith/sub 32, v0x1014c50_0, L_0x102aec0;
L_0x102b380 .arith/sum 32, v0x1014c50_0, L_0x102aec0;
L_0x102b4b0 .part v0x1014c50_0, 31, 1;
L_0x102b5e0 .part L_0x102aec0, 31, 1;
L_0x102b680 .part L_0x102b380, 31, 1;
L_0x102b770 .part v0x1014c50_0, 31, 1;
L_0x102ba30 .functor MUXZ 2, L_0x7f09025b0408, L_0x7f09025b03c0, L_0x102b920, C4<>;
L_0x102bc10 .part L_0x102ba30, 0, 1;
L_0x102bd00 .part v0x1014c50_0, 31, 1;
L_0x102bda0 .part L_0x102aec0, 31, 1;
L_0x102bf00 .part L_0x102b290, 31, 1;
L_0x102bff0 .part v0x1014c50_0, 31, 1;
L_0x102c370 .functor MUXZ 2, L_0x7f09025b0498, L_0x7f09025b0450, L_0x102c150, C4<>;
L_0x102c4b0 .part L_0x102c370, 0, 1;
L_0x102c5a0 .cmp/eq 4, v0x1001c00_0, L_0x7f09025b04e0;
L_0x102c720 .functor MUXZ 1, L_0x102c4b0, L_0x102bc10, L_0x102c5a0, C4<>;
L_0x102c8b0 .part v0x1014c50_0, 31, 1;
L_0x102cb00 .part v0x1014c50_0, 31, 1;
L_0x102cba0 .functor MUXZ 1, L_0x102cb00, L_0x102b550, L_0x102c4b0, C4<>;
S_0x1001820 .scope module, "alu_ctl1" "alu_control" 3 250, 5 4 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "aluctl"
v0x1001b00_0 .var "_funct", 3 0;
v0x1001c00_0 .var "aluctl", 3 0;
v0x1001cc0_0 .net "aluop", 1 0, L_0x102a040;  alias, 1 drivers
v0x1001d90_0 .net "funct", 5 0, L_0x102b0b0;  alias, 1 drivers
E_0x1001a20 .event edge, v0x1001cc0_0, v0x1001b00_0;
E_0x1001aa0 .event edge, v0x1001d90_0;
S_0x1001ef0 .scope module, "baddr_s2_s3" "regr" 3 216, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1002100 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x10022e0_0 .net "clear", 0 0, v0x1014800_0;  1 drivers
v0x10023a0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1002460_0 .net "hold", 0 0, L_0x7f09025b0258;  1 drivers
v0x1002530_0 .net "in", 31 0, L_0x10296f0;  alias, 1 drivers
v0x1002610_0 .var "out", 31 0;
E_0x10021d0 .event posedge, v0x10023a0_0;
S_0x10027e0 .scope module, "baddr_s3_s4" "regr" 3 299, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x10029c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1002b10_0 .net "clear", 0 0, v0x10149b0_0;  1 drivers
v0x1002bf0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b06d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1002ce0_0 .net "hold", 0 0, L_0x7f09025b06d8;  1 drivers
v0x1002db0_0 .net "in", 31 0, v0x1002610_0;  alias, 1 drivers
v0x1002e80_0 .var "out", 31 0;
S_0x1003010 .scope module, "branch_s2_s3" "regr" 3 211, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x1003240 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x1003360_0 .net "clear", 0 0, v0x1014800_0;  alias, 1 drivers
v0x1003450_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1003540_0 .net "hold", 0 0, L_0x7f09025b0210;  1 drivers
v0x10035e0_0 .net "in", 1 0, L_0x102a4e0;  1 drivers
v0x10036a0_0 .var "out", 1 0;
S_0x1003870 .scope module, "branch_s3_s4" "regr" 3 294, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x1003a50 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x1003ba0_0 .net "clear", 0 0, v0x10149b0_0;  alias, 1 drivers
v0x1003c90_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1003d30_0 .net "hold", 0 0, L_0x7f09025b0690;  1 drivers
v0x1003e00_0 .net "in", 1 0, L_0x102d100;  1 drivers
v0x1003ec0_0 .var "out", 1 0;
S_0x1004090 .scope module, "ctl1" "control" 3 180, 7 4 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "jump"
v0x1004460_0 .var "aluop", 1 0;
v0x1004560_0 .var "alusrc", 0 0;
v0x1004620_0 .var "branch_eq", 0 0;
v0x10046c0_0 .var "branch_ne", 0 0;
v0x1004780_0 .var "jump", 0 0;
v0x1004890_0 .var "memread", 0 0;
v0x1004950_0 .var "memtoreg", 0 0;
v0x1004a10_0 .var "memwrite", 0 0;
v0x1004ad0_0 .net "opcode", 5 0, L_0x1027fa0;  alias, 1 drivers
v0x1004c40_0 .var "regdst", 0 0;
v0x1004d00_0 .var "regwrite", 0 0;
E_0x10043e0 .event edge, v0x1004ad0_0;
S_0x1004f80 .scope module, "dm1" "dm" 3 323, 8 21 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
v0x10051f0_0 .net *"_s0", 31 0, L_0x102d500;  1 drivers
v0x10052f0_0 .net *"_s2", 8 0, L_0x102d5a0;  1 drivers
L_0x7f09025b0840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10053d0_0 .net *"_s5", 1 0, L_0x7f09025b0840;  1 drivers
v0x1005490_0 .net "addr", 6 0, L_0x102da10;  1 drivers
v0x1005570_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x10056f0 .array "mem", 127 0, 31 0;
v0x10057b0_0 .net "rd", 0 0, L_0x102ac00;  alias, 1 drivers
v0x1005870_0 .net "rdata", 31 0, L_0x102d920;  alias, 1 drivers
v0x1005950_0 .net "wdata", 31 0, v0x1007ee0_0;  alias, 1 drivers
v0x1005ac0_0 .net "wr", 0 0, L_0x102aad0;  alias, 1 drivers
L_0x102d500 .array/port v0x10056f0, L_0x102d5a0;
L_0x102d5a0 .concat [ 7 2 0 0], L_0x102da10, L_0x7f09025b0840;
L_0x102d920 .functor MUXZ 32, L_0x102d500, v0x1007ee0_0, L_0x102aad0, C4<>;
S_0x1005c80 .scope module, "im1" "im" 3 105, 9 24 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "data"
P_0x1005ea0 .param/str "IM_DATA" 0 9 31, "t0005-branch.fv.hex";
P_0x1005ee0 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010000>;
L_0x1027ae0 .functor BUFZ 32, L_0x1027c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1006030_0 .net *"_s0", 31 0, L_0x1027c60;  1 drivers
v0x1006130_0 .net *"_s3", 6 0, L_0x1027d20;  1 drivers
v0x1006210_0 .net *"_s4", 8 0, L_0x1027dc0;  1 drivers
L_0x7f09025b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10062d0_0 .net *"_s7", 1 0, L_0x7f09025b0060;  1 drivers
v0x10063b0_0 .net "addr", 31 0, v0x1015d20_0;  1 drivers
v0x10064e0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x1006580_0 .net "data", 31 0, L_0x1027ae0;  alias, 1 drivers
v0x1006660 .array "mem", 127 0, 31 0;
L_0x1027c60 .array/port v0x1006660, L_0x1027dc0;
L_0x1027d20 .part v0x1015d20_0, 2, 7;
L_0x1027dc0 .concat [ 7 2 0 0], L_0x1027d20, L_0x7f09025b0060;
S_0x10067a0 .scope module, "reg_alurslt" "regr" 3 269, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1006980 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1006ad0_0 .net "clear", 0 0, v0x10149b0_0;  alias, 1 drivers
v0x1006bc0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b05b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1006c80_0 .net "hold", 0 0, L_0x7f09025b05b8;  1 drivers
v0x1006d20_0 .net "in", 31 0, L_0x102ccf0;  1 drivers
v0x1006de0_0 .var "out", 31 0;
S_0x1006fb0 .scope module, "reg_alurslt_s4" "regr" 3 333, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1007190 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f09025b0918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10072e0_0 .net "clear", 0 0, L_0x7f09025b0918;  1 drivers
v0x10073c0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1007480_0 .net "hold", 0 0, L_0x7f09025b0960;  1 drivers
v0x1007550_0 .net "in", 31 0, L_0x102af60;  alias, 1 drivers
v0x1007610_0 .var "out", 31 0;
S_0x10077e0 .scope module, "reg_data2_s3" "regr" 3 282, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x10079c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1007b10_0 .net "clear", 0 0, v0x10149b0_0;  alias, 1 drivers
v0x1007bd0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1007da0_0 .net "hold", 0 0, L_0x7f09025b0600;  1 drivers
v0x1007e40_0 .net "in", 31 0, v0x1014cf0_0;  1 drivers
v0x1007ee0_0 .var "out", 31 0;
S_0x1008060 .scope module, "reg_jaddr_s3" "regr" 3 225, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1008240 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1008390_0 .net "clear", 0 0, v0x1014800_0;  alias, 1 drivers
v0x10084a0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1008560_0 .net "hold", 0 0, L_0x7f09025b02e8;  1 drivers
v0x1008600_0 .net "in", 31 0, L_0x10287c0;  alias, 1 drivers
v0x10086c0_0 .var "out", 31 0;
S_0x1008890 .scope module, "reg_jaddr_s4" "regr" 3 308, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1008a70 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1008bc0_0 .net "clear", 0 0, v0x10149b0_0;  alias, 1 drivers
v0x1008d10_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1008dd0_0 .net "hold", 0 0, L_0x7f09025b0768;  1 drivers
v0x1008ea0_0 .net "in", 31 0, v0x10086c0_0;  alias, 1 drivers
v0x1008f70_0 .var "out", 31 0;
S_0x10090d0 .scope module, "reg_jump_s3" "regr" 3 220, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x10092b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x1009400_0 .net "clear", 0 0, v0x1014800_0;  alias, 1 drivers
v0x10094c0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b02a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1009580_0 .net "hold", 0 0, L_0x7f09025b02a0;  1 drivers
v0x1009650_0 .net "in", 0 0, v0x1004780_0;  alias, 1 drivers
v0x1009720_0 .var "out", 0 0;
S_0x10098d0 .scope module, "reg_jump_s4" "regr" 3 303, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x1009ab0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x1009c00_0 .net "clear", 0 0, v0x10149b0_0;  alias, 1 drivers
v0x1009cc0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1009d80_0 .net "hold", 0 0, L_0x7f09025b0720;  1 drivers
v0x1009e50_0 .net "in", 0 0, v0x1009720_0;  alias, 1 drivers
v0x1009f20_0 .var "out", 0 0;
S_0x100a0d0 .scope module, "reg_pc4_s2" "regr" 3 165, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1005e10 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f09025b0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100a490_0 .net "clear", 0 0, L_0x7f09025b0138;  1 drivers
v0x100a570_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x100a630_0 .net "hold", 0 0, v0x10171b0_0;  1 drivers
v0x100a700_0 .net "in", 31 0, v0x1011ee0_0;  alias, 1 drivers
v0x100a7c0_0 .var "out", 31 0;
S_0x100a990 .scope module, "reg_rdata_s4" "regr" 3 327, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x100ab70 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f09025b0888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100ad50_0 .net "clear", 0 0, L_0x7f09025b0888;  1 drivers
v0x100adf0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b08d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100ae90_0 .net "hold", 0 0, L_0x7f09025b08d0;  1 drivers
v0x100af60_0 .net "in", 31 0, L_0x102d920;  alias, 1 drivers
v0x100b000_0 .var "out", 31 0;
S_0x100b0e0 .scope module, "reg_regwrite_s4" "regr" 3 317, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x100b2c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7f09025b07b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100b410_0 .net "clear", 0 0, L_0x7f09025b07b0;  1 drivers
v0x100b4f0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b07f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100b5b0_0 .net "hold", 0 0, L_0x7f09025b07f8;  1 drivers
v0x100b680_0 .net "in", 1 0, L_0x102d410;  1 drivers
v0x100b740_0 .var "out", 1 0;
S_0x100b910 .scope module, "reg_s2_control" "regr" 3 204, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x100baf0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x100bc40_0 .net "clear", 0 0, v0x10171b0_0;  alias, 1 drivers
v0x100bd30_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1007c90_0 .net "hold", 0 0, L_0x7f09025b01c8;  1 drivers
v0x100bfe0_0 .net "in", 7 0, L_0x1029b60;  1 drivers
v0x100c080_0 .var "out", 7 0;
S_0x100c230 .scope module, "reg_s2_mem" "regr" 3 150, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x100c410 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x100c560_0 .net "clear", 0 0, v0x1014800_0;  alias, 1 drivers
v0x100c6b0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x100c770_0 .net "hold", 0 0, v0x10171b0_0;  alias, 1 drivers
v0x100c840_0 .net "in", 63 0, L_0x1029160;  1 drivers
v0x100c8e0_0 .var "out", 63 0;
S_0x100cab0 .scope module, "reg_s2_rt_rd" "regr" 3 160, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /OUTPUT 10 "out"
P_0x100cc90 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x100cdb0_0 .net "clear", 0 0, v0x1014800_0;  alias, 1 drivers
v0x100ce70_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x100cf30_0 .net "hold", 0 0, v0x10171b0_0;  alias, 1 drivers
v0x100d000_0 .net "in", 9 0, L_0x1029420;  1 drivers
v0x100d0a0_0 .var "out", 9 0;
S_0x100d270 .scope module, "reg_s2_seimm" "regr" 3 158, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x100d450 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x100d5a0_0 .net "clear", 0 0, v0x1014800_0;  alias, 1 drivers
v0x100d660_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x100d720_0 .net "hold", 0 0, v0x10171b0_0;  alias, 1 drivers
v0x100d880_0 .net "in", 31 0, L_0x1028ee0;  alias, 1 drivers
v0x100d920_0 .var "out", 31 0;
S_0x100daa0 .scope module, "reg_s3" "regr" 3 236, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
P_0x100dc80 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x100ddd0_0 .net "clear", 0 0, v0x1014800_0;  alias, 1 drivers
v0x100de90_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100df50_0 .net "hold", 0 0, L_0x7f09025b0330;  1 drivers
v0x100e020_0 .net "in", 3 0, L_0x102a8a0;  1 drivers
v0x100e0e0_0 .var "out", 3 0;
S_0x100e2b0 .scope module, "reg_wrreg" "regr" 3 290, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x100e490 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x100e5e0_0 .net "clear", 0 0, v0x10149b0_0;  alias, 1 drivers
v0x100e6a0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100e760_0 .net "hold", 0 0, L_0x7f09025b0648;  1 drivers
v0x100e830_0 .net "in", 4 0, L_0x102cef0;  alias, 1 drivers
v0x100e8f0_0 .var "out", 4 0;
S_0x100eac0 .scope module, "reg_wrreg_s4" "regr" 3 339, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x100eca0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f09025b09a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100edf0_0 .net "clear", 0 0, L_0x7f09025b09a8;  1 drivers
v0x100eed0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b09f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100ef90_0 .net "hold", 0 0, L_0x7f09025b09f0;  1 drivers
v0x100f060_0 .net "in", 4 0, v0x100e8f0_0;  alias, 1 drivers
v0x100f130_0 .var "out", 4 0;
S_0x100f2e0 .scope module, "reg_zero_s3_s4" "regr" 3 264, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x100f4c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7f09025b0528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100f610_0 .net "clear", 0 0, L_0x7f09025b0528;  1 drivers
v0x100f6f0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
L_0x7f09025b0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x100f7b0_0 .net "hold", 0 0, L_0x7f09025b0570;  1 drivers
v0x100f880_0 .net "in", 0 0, L_0x102b150;  alias, 1 drivers
v0x100f950_0 .var "out", 0 0;
S_0x100fb00 .scope module, "regm1" "regm" 3 138, 10 27 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 5 "wrreg"
    .port_info 7 /INPUT 32 "wrdata"
v0x1010100_0 .var "_data1", 31 0;
v0x1010200_0 .var "_data2", 31 0;
v0x10102e0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x1010380_0 .net "data1", 31 0, v0x1010100_0;  alias, 1 drivers
v0x1010440_0 .net "data2", 31 0, v0x1010200_0;  alias, 1 drivers
v0x1010570 .array "mem", 31 0, 31 0;
v0x1010b40_0 .net "read1", 4 0, L_0x10280e0;  alias, 1 drivers
v0x1010c20_0 .net "read2", 4 0, L_0x1028180;  alias, 1 drivers
v0x1010d00_0 .net "regwrite", 0 0, L_0x102d290;  alias, 1 drivers
v0x1010e50_0 .net "wrdata", 31 0, L_0x102ddb0;  alias, 1 drivers
v0x1010f30_0 .net "wrreg", 4 0, v0x100f130_0;  alias, 1 drivers
E_0x100fe00/0 .event edge, v0x1010c20_0, v0x100f130_0, v0x1010d00_0, v0x1010e50_0;
v0x1010570_0 .array/port v0x1010570, 0;
v0x1010570_1 .array/port v0x1010570, 1;
v0x1010570_2 .array/port v0x1010570, 2;
v0x1010570_3 .array/port v0x1010570, 3;
E_0x100fe00/1 .event edge, v0x1010570_0, v0x1010570_1, v0x1010570_2, v0x1010570_3;
v0x1010570_4 .array/port v0x1010570, 4;
v0x1010570_5 .array/port v0x1010570, 5;
v0x1010570_6 .array/port v0x1010570, 6;
v0x1010570_7 .array/port v0x1010570, 7;
E_0x100fe00/2 .event edge, v0x1010570_4, v0x1010570_5, v0x1010570_6, v0x1010570_7;
v0x1010570_8 .array/port v0x1010570, 8;
v0x1010570_9 .array/port v0x1010570, 9;
v0x1010570_10 .array/port v0x1010570, 10;
v0x1010570_11 .array/port v0x1010570, 11;
E_0x100fe00/3 .event edge, v0x1010570_8, v0x1010570_9, v0x1010570_10, v0x1010570_11;
v0x1010570_12 .array/port v0x1010570, 12;
v0x1010570_13 .array/port v0x1010570, 13;
v0x1010570_14 .array/port v0x1010570, 14;
v0x1010570_15 .array/port v0x1010570, 15;
E_0x100fe00/4 .event edge, v0x1010570_12, v0x1010570_13, v0x1010570_14, v0x1010570_15;
v0x1010570_16 .array/port v0x1010570, 16;
v0x1010570_17 .array/port v0x1010570, 17;
v0x1010570_18 .array/port v0x1010570, 18;
v0x1010570_19 .array/port v0x1010570, 19;
E_0x100fe00/5 .event edge, v0x1010570_16, v0x1010570_17, v0x1010570_18, v0x1010570_19;
v0x1010570_20 .array/port v0x1010570, 20;
v0x1010570_21 .array/port v0x1010570, 21;
v0x1010570_22 .array/port v0x1010570, 22;
v0x1010570_23 .array/port v0x1010570, 23;
E_0x100fe00/6 .event edge, v0x1010570_20, v0x1010570_21, v0x1010570_22, v0x1010570_23;
v0x1010570_24 .array/port v0x1010570, 24;
v0x1010570_25 .array/port v0x1010570, 25;
v0x1010570_26 .array/port v0x1010570, 26;
v0x1010570_27 .array/port v0x1010570, 27;
E_0x100fe00/7 .event edge, v0x1010570_24, v0x1010570_25, v0x1010570_26, v0x1010570_27;
v0x1010570_28 .array/port v0x1010570, 28;
v0x1010570_29 .array/port v0x1010570, 29;
v0x1010570_30 .array/port v0x1010570, 30;
v0x1010570_31 .array/port v0x1010570, 31;
E_0x100fe00/8 .event edge, v0x1010570_28, v0x1010570_29, v0x1010570_30, v0x1010570_31;
E_0x100fe00 .event/or E_0x100fe00/0, E_0x100fe00/1, E_0x100fe00/2, E_0x100fe00/3, E_0x100fe00/4, E_0x100fe00/5, E_0x100fe00/6, E_0x100fe00/7, E_0x100fe00/8;
E_0x100ff90/0 .event edge, v0x1010b40_0, v0x100f130_0, v0x1010d00_0, v0x1010e50_0;
E_0x100ff90/1 .event edge, v0x1010570_0, v0x1010570_1, v0x1010570_2, v0x1010570_3;
E_0x100ff90/2 .event edge, v0x1010570_4, v0x1010570_5, v0x1010570_6, v0x1010570_7;
E_0x100ff90/3 .event edge, v0x1010570_8, v0x1010570_9, v0x1010570_10, v0x1010570_11;
E_0x100ff90/4 .event edge, v0x1010570_12, v0x1010570_13, v0x1010570_14, v0x1010570_15;
E_0x100ff90/5 .event edge, v0x1010570_16, v0x1010570_17, v0x1010570_18, v0x1010570_19;
E_0x100ff90/6 .event edge, v0x1010570_20, v0x1010570_21, v0x1010570_22, v0x1010570_23;
E_0x100ff90/7 .event edge, v0x1010570_24, v0x1010570_25, v0x1010570_26, v0x1010570_27;
E_0x100ff90/8 .event edge, v0x1010570_28, v0x1010570_29, v0x1010570_30, v0x1010570_31;
E_0x100ff90 .event/or E_0x100ff90/0, E_0x100ff90/1, E_0x100ff90/2, E_0x100ff90/3, E_0x100ff90/4, E_0x100ff90/5, E_0x100ff90/6, E_0x100ff90/7, E_0x100ff90/8;
S_0x10110d0 .scope module, "regr_im_s2" "regr" 3 106, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1011260 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1011440_0 .net "clear", 0 0, v0x1014710_0;  1 drivers
v0x10114e0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x1011580_0 .net "hold", 0 0, v0x10171b0_0;  alias, 1 drivers
v0x1011650_0 .net "in", 31 0, L_0x1027ae0;  alias, 1 drivers
v0x1011720_0 .var "out", 31 0;
S_0x10118b0 .scope module, "regr_pc4_s2" "regr" 3 97, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1011a90 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1011be0_0 .net "clear", 0 0, v0x1014710_0;  alias, 1 drivers
v0x1011cd0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x1011d70_0 .net "hold", 0 0, v0x10171b0_0;  alias, 1 drivers
v0x1011e40_0 .net "in", 31 0, L_0x10279e0;  alias, 1 drivers
v0x1011ee0_0 .var "out", 31 0;
S_0x10120a0 .scope module, "regr_s2_rs" "regr" 3 145, 6 31 0, S_0xfb4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x1012280 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f09025b00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10123d0_0 .net "clear", 0 0, L_0x7f09025b00f0;  1 drivers
v0x10124b0_0 .net "clk", 0 0, v0x1017850_0;  alias, 1 drivers
v0x1012570_0 .net "hold", 0 0, v0x10171b0_0;  alias, 1 drivers
v0x1012640_0 .net "in", 4 0, L_0x10280e0;  alias, 1 drivers
v0x1012710_0 .var "out", 4 0;
    .scope S_0x10118b0;
T_0 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1011be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1011ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1011d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1011ee0_0;
    %assign/vec4 v0x1011ee0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1011e40_0;
    %assign/vec4 v0x1011ee0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1005c80;
T_1 ;
    %vpi_call 9 36 "$readmemh", P_0x1005ea0, v0x1006660, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x10110d0;
T_2 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1011440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1011720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1011580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1011720_0;
    %assign/vec4 v0x1011720_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1011650_0;
    %assign/vec4 v0x1011720_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x100fb00;
T_3 ;
    %end;
    .thread T_3;
    .scope S_0x100fb00;
T_4 ;
    %wait E_0x100ff90;
    %load/vec4 v0x1010b40_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1010100_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1010b40_0;
    %load/vec4 v0x1010f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1010d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1010e50_0;
    %store/vec4 v0x1010100_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1010b40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1010570, 4;
    %store/vec4 v0x1010100_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x100fb00;
T_5 ;
    %wait E_0x100fe00;
    %load/vec4 v0x1010c20_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1010200_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1010c20_0;
    %load/vec4 v0x1010f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1010d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1010e50_0;
    %store/vec4 v0x1010200_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1010c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1010570, 4;
    %store/vec4 v0x1010200_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x100fb00;
T_6 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1010d00_0;
    %load/vec4 v0x1010f30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1010e50_0;
    %load/vec4 v0x1010f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1010570, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x10120a0;
T_7 ;
    %wait E_0x10021d0;
    %load/vec4 v0x10123d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1012710_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1012570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1012710_0;
    %assign/vec4 v0x1012710_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1012640_0;
    %assign/vec4 v0x1012710_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x100c230;
T_8 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x100c8e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x100c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x100c8e0_0;
    %assign/vec4 v0x100c8e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x100c840_0;
    %assign/vec4 v0x100c8e0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x100d270;
T_9 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100d5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100d920_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x100d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x100d920_0;
    %assign/vec4 v0x100d920_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x100d880_0;
    %assign/vec4 v0x100d920_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x100cab0;
T_10 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x100d0a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x100cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x100d0a0_0;
    %assign/vec4 v0x100d0a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x100d000_0;
    %assign/vec4 v0x100d0a0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x100a0d0;
T_11 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100a7c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x100a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x100a7c0_0;
    %assign/vec4 v0x100a7c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x100a700_0;
    %assign/vec4 v0x100a7c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1004090;
T_12 ;
    %wait E_0x10043e0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1004460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10046c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004780_0, 0;
    %load/vec4 v0x1004ad0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004950_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004460_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004560_0, 0;
    %jmp T_12.7;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004460_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004560_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004460_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004460_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004d00_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004460_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004d00_0, 0;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004460_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004460_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10046c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1004d00_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1004780_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x100b910;
T_13 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x100c080_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1007c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x100c080_0;
    %assign/vec4 v0x100c080_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x100bfe0_0;
    %assign/vec4 v0x100c080_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1003010;
T_14 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1003360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10036a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1003540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x10036a0_0;
    %assign/vec4 v0x10036a0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x10035e0_0;
    %assign/vec4 v0x10036a0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1001ef0;
T_15 ;
    %wait E_0x10021d0;
    %load/vec4 v0x10022e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1002610_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1002460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1002610_0;
    %assign/vec4 v0x1002610_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1002530_0;
    %assign/vec4 v0x1002610_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x10090d0;
T_16 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1009400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1009720_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1009580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1009720_0;
    %assign/vec4 v0x1009720_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1009650_0;
    %assign/vec4 v0x1009720_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1008060;
T_17 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1008390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10086c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1008560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x10086c0_0;
    %assign/vec4 v0x10086c0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x1008600_0;
    %assign/vec4 v0x10086c0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x100daa0;
T_18 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x100e0e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x100df50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x100e0e0_0;
    %assign/vec4 v0x100e0e0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x100e020_0;
    %assign/vec4 v0x100e0e0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1001820;
T_19 ;
    %wait E_0x1001aa0;
    %load/vec4 v0x1001d90_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1001b00_0, 0, 4;
    %jmp T_19.7;
T_19.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1001b00_0, 0, 4;
    %jmp T_19.7;
T_19.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1001b00_0, 0, 4;
    %jmp T_19.7;
T_19.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1001b00_0, 0, 4;
    %jmp T_19.7;
T_19.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1001b00_0, 0, 4;
    %jmp T_19.7;
T_19.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1001b00_0, 0, 4;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1001b00_0, 0, 4;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1001820;
T_20 ;
    %wait E_0x1001a20;
    %load/vec4 v0x1001cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1001c00_0, 0, 4;
    %jmp T_20.5;
T_20.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1001c00_0, 0, 4;
    %jmp T_20.5;
T_20.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1001c00_0, 0, 4;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0x1001b00_0;
    %store/vec4 v0x1001c00_0, 0, 4;
    %jmp T_20.5;
T_20.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1001c00_0, 0, 4;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xfb47c0;
T_21 ;
    %wait E_0xfc3e20;
    %load/vec4 v0x1001010_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.0 ;
    %load/vec4 v0x1000e50_0;
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.1 ;
    %load/vec4 v0x1000d70_0;
    %load/vec4 v0x1000f30_0;
    %and;
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.2 ;
    %load/vec4 v0x1000d70_0;
    %load/vec4 v0x1000f30_0;
    %or;
    %inv;
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.3 ;
    %load/vec4 v0x1000d70_0;
    %load/vec4 v0x1000f30_0;
    %or;
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1001520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.5 ;
    %load/vec4 v0x10015e0_0;
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.6 ;
    %load/vec4 v0x1000d70_0;
    %load/vec4 v0x1000f30_0;
    %xor;
    %assign/vec4 v0x1000520_0, 0;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x100f2e0;
T_22 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100f610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100f950_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x100f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x100f950_0;
    %assign/vec4 v0x100f950_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x100f880_0;
    %assign/vec4 v0x100f950_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x10067a0;
T_23 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1006ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1006de0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1006c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1006de0_0;
    %assign/vec4 v0x1006de0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1006d20_0;
    %assign/vec4 v0x1006de0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x10077e0;
T_24 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1007b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1007ee0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1007da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1007ee0_0;
    %assign/vec4 v0x1007ee0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1007e40_0;
    %assign/vec4 v0x1007ee0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x100e2b0;
T_25 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x100e8f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x100e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x100e8f0_0;
    %assign/vec4 v0x100e8f0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x100e830_0;
    %assign/vec4 v0x100e8f0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1003870;
T_26 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1003ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1003ec0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1003d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x1003ec0_0;
    %assign/vec4 v0x1003ec0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1003e00_0;
    %assign/vec4 v0x1003ec0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x10027e0;
T_27 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1002b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1002e80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1002ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1002e80_0;
    %assign/vec4 v0x1002e80_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x1002db0_0;
    %assign/vec4 v0x1002e80_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x10098d0;
T_28 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1009c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1009f20_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1009d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1009f20_0;
    %assign/vec4 v0x1009f20_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x1009e50_0;
    %assign/vec4 v0x1009f20_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1008890;
T_29 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1008bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1008f70_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1008dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1008f70_0;
    %assign/vec4 v0x1008f70_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x1008ea0_0;
    %assign/vec4 v0x1008f70_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x100b0e0;
T_30 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100b410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x100b740_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x100b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x100b740_0;
    %assign/vec4 v0x100b740_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x100b680_0;
    %assign/vec4 v0x100b740_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1004f80;
T_31 ;
    %wait E_0x10021d0;
    %load/vec4 v0x1005ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1005950_0;
    %load/vec4 v0x1005490_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10056f0, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x100a990;
T_32 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100b000_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x100ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x100b000_0;
    %assign/vec4 v0x100b000_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x100af60_0;
    %assign/vec4 v0x100b000_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1006fb0;
T_33 ;
    %wait E_0x10021d0;
    %load/vec4 v0x10072e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1007610_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1007480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1007610_0;
    %assign/vec4 v0x1007610_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1007550_0;
    %assign/vec4 v0x1007610_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x100eac0;
T_34 ;
    %wait E_0x10021d0;
    %load/vec4 v0x100edf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x100f130_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x100ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x100f130_0;
    %assign/vec4 v0x100f130_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x100f060_0;
    %assign/vec4 v0x100f130_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xfb4c10;
T_35 ;
    %vpi_call 3 39 "$display", "clk, if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 40 "$monitor", "%b, %x, %x, %x, %x, %x, %x, %x,         %x,    %x,           %x,            %x,   %x", v0x1014100_0, v0x1015d20_0, v0x1014e80_0, v0x10141a0_0, v0x1014350_0, v0x1014290_0, v0x1013900_0, v0x1013300_0, v0x1014600_0, v0x1015690_0, v0x1015b80_0, v0x1017360_0, v0x1016a40_0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0xfb4c10;
T_36 ;
    %wait E_0xfc99d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1014710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1014800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10149b0_0, 0;
    %load/vec4 v0x10162a0_0;
    %load/vec4 v0x10154b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1014710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1014800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10149b0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xfb4c10;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1015d20_0, 0;
    %end;
    .thread T_37;
    .scope S_0xfb4c10;
T_38 ;
    %wait E_0x10021d0;
    %load/vec4 v0x10171b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1015d20_0;
    %assign/vec4 v0x1015d20_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x10162a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v0x1013c00_0;
    %assign/vec4 v0x1015d20_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x10154b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x1015210_0;
    %assign/vec4 v0x1015d20_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x1015df0_0;
    %assign/vec4 v0x1015d20_0, 0;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xfb4c10;
T_39 ;
    %wait E_0xfca5b0;
    %load/vec4 v0x1014a50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %load/vec4 v0x1014290_0;
    %store/vec4 v0x1014c50_0, 0, 32;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v0x10135f0_0;
    %store/vec4 v0x1014c50_0, 0, 32;
    %jmp T_39.3;
T_39.1 ;
    %load/vec4 v0x1017360_0;
    %store/vec4 v0x1014c50_0, 0, 32;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xfb4c10;
T_40 ;
    %wait E_0xfb4270;
    %load/vec4 v0x1014af0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %load/vec4 v0x10137a0_0;
    %store/vec4 v0x1014cf0_0, 0, 32;
    %jmp T_40.3;
T_40.0 ;
    %load/vec4 v0x10135f0_0;
    %store/vec4 v0x1014cf0_0, 0, 32;
    %jmp T_40.3;
T_40.1 ;
    %load/vec4 v0x1017360_0;
    %store/vec4 v0x1014cf0_0, 0, 32;
    %jmp T_40.3;
T_40.3 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xfb4c10;
T_41 ;
    %wait E_0xfd76a0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x1013e30_0;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %load/vec4 v0x1014040_0;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10162a0_0, 0;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x1017790_0;
    %assign/vec4 v0x10162a0_0, 0;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x1017790_0;
    %inv;
    %assign/vec4 v0x10162a0_0, 0;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xfb4c10;
T_42 ;
    %wait E_0xf5fee0;
    %load/vec4 v0x10169a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10174a0_0;
    %load/vec4 v0x1016c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1014a50_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1016a40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1017590_0;
    %load/vec4 v0x1016c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1014a50_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1014a50_0, 0;
T_42.3 ;
T_42.1 ;
    %load/vec4 v0x10169a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10174a0_0;
    %load/vec4 v0x1016d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1014af0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x1016a40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1017590_0;
    %load/vec4 v0x1016d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1014af0_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1014af0_0, 0;
T_42.7 ;
T_42.5 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0xfb4c10;
T_43 ;
    %wait E_0xf88490;
    %load/vec4 v0x10155f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1016cc0_0;
    %load/vec4 v0x1016d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1016b10_0;
    %load/vec4 v0x1016d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10171b0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10171b0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xfb5060;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10178f0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0xfb5060;
T_45 ;
    %load/vec4 v0x1017850_0;
    %inv;
    %assign/vec4 v0x1017850_0, 0;
    %delay 5, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0xfb5060;
T_46 ;
    %vpi_call 2 45 "$dumpfile", "t0005-branch.fv.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xfb5060 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1017850_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10178f0_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x10178f0_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_46.1, 5;
    %wait E_0x10021d0;
    %load/vec4 v0x10178f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10178f0_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "..//cpu.v";
    "..//alu.v";
    "..//alu_control.v";
    "..//regr.v";
    "..//control.v";
    "..//dm.v";
    "..//im.v";
    "..//regm.v";
