{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582870750535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582870750550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 22:19:10 2020 " "Processing started: Thu Feb 27 22:19:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582870750550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870750550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870750550 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1582870751562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870761593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclestate.sv 1 1 " "Found 1 design units, including 1 entities, in source file cyclestate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyclestste " "Found entity 1: cyclestste" {  } { { "cyclestate.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/cyclestate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870761608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.sv 1 1 " "Found 1 design units, including 1 entities, in source file state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "state.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/state.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870761608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file line_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawer " "Found entity 1: line_drawer" {  } { { "line_drawer.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/line_drawer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761608 ""} { "Info" "ISGN_ENTITY_NAME" "2 line_drawer_testbench " "Found entity 2: line_drawer_testbench" {  } { { "line_drawer.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/line_drawer.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870761608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_framebuffer " "Found entity 1: VGA_framebuffer" {  } { { "VGA_framebuffer.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/VGA_framebuffer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870761608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761624 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/DE1_SoC.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870761624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.sv 2 2 " "Found 2 design units, including 2 entities, in source file snake.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761624 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_testbench " "Found entity 2: snake_testbench" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582870761624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870761624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cleanman DE1_SoC.sv(28) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(28): created implicit net for \"cleanman\"" {  } { { "DE1_SoC.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/DE1_SoC.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582870761624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset DE1_SoC.sv(29) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(29): created implicit net for \"reset\"" {  } { { "DE1_SoC.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/DE1_SoC.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582870761624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582870761827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.sv(22) " "Verilog HDL assignment warning at snake.sv(22): truncated value with size 32 to match size of target (9)" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582870761858 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.sv(25) " "Verilog HDL assignment warning at snake.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582870761858 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.sv(35) " "Verilog HDL assignment warning at snake.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582870761858 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.sv(36) " "Verilog HDL assignment warning at snake.sv(36): truncated value with size 32 to match size of target (9)" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582870761858 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[15\].square_y 0 snake.sv(18) " "Net \"square_array\[15\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[14\].square_y 0 snake.sv(18) " "Net \"square_array\[14\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[13\].square_y 0 snake.sv(18) " "Net \"square_array\[13\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[12\].square_y 0 snake.sv(18) " "Net \"square_array\[12\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[11\].square_y 0 snake.sv(18) " "Net \"square_array\[11\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[10\].square_y 0 snake.sv(18) " "Net \"square_array\[10\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[9\].square_y 0 snake.sv(18) " "Net \"square_array\[9\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[8\].square_y 0 snake.sv(18) " "Net \"square_array\[8\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[7\].square_y 0 snake.sv(18) " "Net \"square_array\[7\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[6\].square_y 0 snake.sv(18) " "Net \"square_array\[6\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[5\].square_y 0 snake.sv(18) " "Net \"square_array\[5\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[4\].square_y 0 snake.sv(18) " "Net \"square_array\[4\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[3\].square_y 0 snake.sv(18) " "Net \"square_array\[3\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_array\[2\].square_y 0 snake.sv(18) " "Net \"square_array\[2\].square_y\" at snake.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582870762422 "|snake"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "square_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"square_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1582870762626 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[0\] square_array\[0\].square_y\[0\]\[0\]~_emulated square_array\[0\].square_y\[0\]\[0\]~1 " "Register \"square_array\[0\].square_y\[0\]\[0\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[0\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[0\]~1\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[0\] square_array\[1\].square_y\[0\]\[0\]~_emulated square_array\[1\].square_y\[0\]\[0\]~1 " "Register \"square_array\[1\].square_y\[0\]\[0\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[0\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[0\]~1\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[0\] square_array\[0\].square_y\[10\]\[0\]~_emulated square_array\[0\].square_y\[10\]\[0\]~5 " "Register \"square_array\[0\].square_y\[10\]\[0\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[0\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[0\]~5\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[0\] square_array\[1\].square_y\[10\]\[0\]~_emulated square_array\[1\].square_y\[10\]\[0\]~5 " "Register \"square_array\[1\].square_y\[10\]\[0\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[0\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[0\]~5\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[1\] square_array\[0\].square_y\[0\]\[1\]~_emulated square_array\[0\].square_y\[0\]\[1\]~9 " "Register \"square_array\[0\].square_y\[0\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[1\]~9\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[1\] square_array\[0\].square_y\[10\]\[1\]~_emulated square_array\[0\].square_y\[10\]\[1\]~13 " "Register \"square_array\[0\].square_y\[10\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[1\]~13\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[1\] square_array\[1\].square_y\[10\]\[1\]~_emulated square_array\[1\].square_y\[10\]\[1\]~9 " "Register \"square_array\[1\].square_y\[10\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[1\]~9\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[1\] square_array\[1\].square_y\[0\]\[1\]~_emulated square_array\[1\].square_y\[0\]\[1\]~13 " "Register \"square_array\[1\].square_y\[0\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[1\]~13\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[1\] square_array\[0\].square_y\[20\]\[1\]~_emulated square_array\[0\].square_y\[20\]\[1\]~17 " "Register \"square_array\[0\].square_y\[20\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[1\]~17\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[1\] square_array\[1\].square_y\[20\]\[1\]~_emulated square_array\[1\].square_y\[20\]\[1\]~17 " "Register \"square_array\[1\].square_y\[20\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[1\]~17\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[1\] square_array\[1\].square_y\[50\]\[1\]~_emulated square_array\[1\].square_y\[50\]\[1\]~21 " "Register \"square_array\[1\].square_y\[50\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[1\]~21\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[1\] square_array\[0\].square_y\[40\]\[1\]~_emulated square_array\[0\].square_y\[40\]\[1\]~21 " "Register \"square_array\[0\].square_y\[40\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[1\]~21\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[1\] square_array\[1\].square_y\[40\]\[1\]~_emulated square_array\[1\].square_y\[40\]\[1\]~25 " "Register \"square_array\[1\].square_y\[40\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[1\]~25\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[1\] square_array\[0\].square_y\[50\]\[1\]~_emulated square_array\[0\].square_y\[50\]\[1\]~25 " "Register \"square_array\[0\].square_y\[50\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[1\]~25\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[1\] square_array\[0\].square_y\[30\]\[1\]~_emulated square_array\[0\].square_y\[30\]\[1\]~29 " "Register \"square_array\[0\].square_y\[30\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[1\]~29\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[1\] square_array\[1\].square_y\[30\]\[1\]~_emulated square_array\[1\].square_y\[30\]\[1\]~29 " "Register \"square_array\[1\].square_y\[30\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[1\]~29\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[1\] square_array\[1\].square_y\[70\]\[1\]~_emulated square_array\[1\].square_y\[70\]\[1\]~33 " "Register \"square_array\[1\].square_y\[70\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[1\]~33\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[1\] square_array\[0\].square_y\[80\]\[1\]~_emulated square_array\[0\].square_y\[80\]\[1\]~33 " "Register \"square_array\[0\].square_y\[80\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[1\]~33\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[1\] square_array\[1\].square_y\[80\]\[1\]~_emulated square_array\[1\].square_y\[80\]\[1\]~37 " "Register \"square_array\[1\].square_y\[80\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[1\]~37\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[1\] square_array\[0\].square_y\[70\]\[1\]~_emulated square_array\[0\].square_y\[70\]\[1\]~37 " "Register \"square_array\[0\].square_y\[70\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[1\]~37\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[1\] square_array\[0\].square_y\[90\]\[1\]~_emulated square_array\[0\].square_y\[90\]\[1\]~41 " "Register \"square_array\[0\].square_y\[90\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[1\]~41\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[1\] square_array\[1\].square_y\[90\]\[1\]~_emulated square_array\[1\].square_y\[90\]\[1\]~41 " "Register \"square_array\[1\].square_y\[90\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[1\]~41\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[1\] square_array\[0\].square_y\[60\]\[1\]~_emulated square_array\[0\].square_y\[60\]\[1\]~45 " "Register \"square_array\[0\].square_y\[60\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[1\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[1\]~45\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[1\] square_array\[1\].square_y\[60\]\[1\]~_emulated square_array\[1\].square_y\[60\]\[1\]~45 " "Register \"square_array\[1\].square_y\[60\]\[1\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[1\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[1\]~45\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[2\] square_array\[0\].square_y\[0\]\[2\]~_emulated square_array\[0\].square_y\[0\]\[2\]~49 " "Register \"square_array\[0\].square_y\[0\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[2\]~49\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[2\] square_array\[0\].square_y\[10\]\[2\]~_emulated square_array\[0\].square_y\[10\]\[2\]~53 " "Register \"square_array\[0\].square_y\[10\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[2\]~53\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[2\] square_array\[1\].square_y\[10\]\[2\]~_emulated square_array\[1\].square_y\[10\]\[2\]~49 " "Register \"square_array\[1\].square_y\[10\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[2\]~49\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[2\] square_array\[1\].square_y\[0\]\[2\]~_emulated square_array\[1\].square_y\[0\]\[2\]~53 " "Register \"square_array\[1\].square_y\[0\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[2\]~53\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[2\] square_array\[0\].square_y\[20\]\[2\]~_emulated square_array\[0\].square_y\[20\]\[2\]~57 " "Register \"square_array\[0\].square_y\[20\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[2\]~57\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[2\] square_array\[1\].square_y\[20\]\[2\]~_emulated square_array\[1\].square_y\[20\]\[2\]~57 " "Register \"square_array\[1\].square_y\[20\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[2\]~57\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[2\] square_array\[1\].square_y\[50\]\[2\]~_emulated square_array\[1\].square_y\[50\]\[2\]~61 " "Register \"square_array\[1\].square_y\[50\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[2\]~61\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[2\] square_array\[0\].square_y\[40\]\[2\]~_emulated square_array\[0\].square_y\[40\]\[2\]~61 " "Register \"square_array\[0\].square_y\[40\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[2\]~61\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[2\] square_array\[1\].square_y\[40\]\[2\]~_emulated square_array\[1\].square_y\[40\]\[2\]~65 " "Register \"square_array\[1\].square_y\[40\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[2\]~65\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[2\] square_array\[0\].square_y\[50\]\[2\]~_emulated square_array\[0\].square_y\[50\]\[2\]~65 " "Register \"square_array\[0\].square_y\[50\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[2\]~65\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[2\] square_array\[0\].square_y\[30\]\[2\]~_emulated square_array\[0\].square_y\[30\]\[2\]~69 " "Register \"square_array\[0\].square_y\[30\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[2\]~69\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[2\] square_array\[1\].square_y\[30\]\[2\]~_emulated square_array\[1\].square_y\[30\]\[2\]~69 " "Register \"square_array\[1\].square_y\[30\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[2\]~69\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[2\] square_array\[1\].square_y\[70\]\[2\]~_emulated square_array\[1\].square_y\[70\]\[2\]~73 " "Register \"square_array\[1\].square_y\[70\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[2\]~73\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[2\] square_array\[0\].square_y\[80\]\[2\]~_emulated square_array\[0\].square_y\[80\]\[2\]~73 " "Register \"square_array\[0\].square_y\[80\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[2\]~73\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[2\] square_array\[1\].square_y\[80\]\[2\]~_emulated square_array\[1\].square_y\[80\]\[2\]~77 " "Register \"square_array\[1\].square_y\[80\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[2\]~77\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[2\] square_array\[0\].square_y\[70\]\[2\]~_emulated square_array\[0\].square_y\[70\]\[2\]~77 " "Register \"square_array\[0\].square_y\[70\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[2\]~77\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[2\] square_array\[0\].square_y\[90\]\[2\]~_emulated square_array\[0\].square_y\[90\]\[2\]~81 " "Register \"square_array\[0\].square_y\[90\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[2\]~81\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[2\] square_array\[1\].square_y\[90\]\[2\]~_emulated square_array\[1\].square_y\[90\]\[2\]~81 " "Register \"square_array\[1\].square_y\[90\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[2\]~81\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[2\] square_array\[0\].square_y\[60\]\[2\]~_emulated square_array\[0\].square_y\[60\]\[2\]~85 " "Register \"square_array\[0\].square_y\[60\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[2\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[2\]~85\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[2\] square_array\[1\].square_y\[60\]\[2\]~_emulated square_array\[1\].square_y\[60\]\[2\]~85 " "Register \"square_array\[1\].square_y\[60\]\[2\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[2\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[2\]~85\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[3\] square_array\[0\].square_y\[0\]\[3\]~_emulated square_array\[0\].square_y\[0\]\[3\]~89 " "Register \"square_array\[0\].square_y\[0\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[3\]~89\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[3\] square_array\[0\].square_y\[10\]\[3\]~_emulated square_array\[0\].square_y\[10\]\[3\]~93 " "Register \"square_array\[0\].square_y\[10\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[3\]~93\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[3\] square_array\[1\].square_y\[10\]\[3\]~_emulated square_array\[1\].square_y\[10\]\[3\]~89 " "Register \"square_array\[1\].square_y\[10\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[3\]~89\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[3\] square_array\[1\].square_y\[0\]\[3\]~_emulated square_array\[1\].square_y\[0\]\[3\]~93 " "Register \"square_array\[1\].square_y\[0\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[3\]~93\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[3\] square_array\[0\].square_y\[20\]\[3\]~_emulated square_array\[0\].square_y\[20\]\[3\]~97 " "Register \"square_array\[0\].square_y\[20\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[3\]~97\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[3\] square_array\[1\].square_y\[20\]\[3\]~_emulated square_array\[1\].square_y\[20\]\[3\]~97 " "Register \"square_array\[1\].square_y\[20\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[3\]~97\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[3\] square_array\[1\].square_y\[50\]\[3\]~_emulated square_array\[1\].square_y\[50\]\[3\]~101 " "Register \"square_array\[1\].square_y\[50\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[3\]~101\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[3\] square_array\[0\].square_y\[40\]\[3\]~_emulated square_array\[0\].square_y\[40\]\[3\]~101 " "Register \"square_array\[0\].square_y\[40\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[3\]~101\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[3\] square_array\[1\].square_y\[40\]\[3\]~_emulated square_array\[1\].square_y\[40\]\[3\]~105 " "Register \"square_array\[1\].square_y\[40\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[3\]~105\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[3\] square_array\[0\].square_y\[50\]\[3\]~_emulated square_array\[0\].square_y\[50\]\[3\]~105 " "Register \"square_array\[0\].square_y\[50\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[3\]~105\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[3\] square_array\[0\].square_y\[30\]\[3\]~_emulated square_array\[0\].square_y\[30\]\[3\]~109 " "Register \"square_array\[0\].square_y\[30\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[3\]~109\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[3\] square_array\[1\].square_y\[30\]\[3\]~_emulated square_array\[1\].square_y\[30\]\[3\]~109 " "Register \"square_array\[1\].square_y\[30\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[3\]~109\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[3\] square_array\[1\].square_y\[70\]\[3\]~_emulated square_array\[1\].square_y\[70\]\[3\]~113 " "Register \"square_array\[1\].square_y\[70\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[3\]~113\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[3\] square_array\[0\].square_y\[80\]\[3\]~_emulated square_array\[0\].square_y\[80\]\[3\]~113 " "Register \"square_array\[0\].square_y\[80\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[3\]~113\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[3\] square_array\[1\].square_y\[80\]\[3\]~_emulated square_array\[1\].square_y\[80\]\[3\]~117 " "Register \"square_array\[1\].square_y\[80\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[3\]~117\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[3\] square_array\[0\].square_y\[70\]\[3\]~_emulated square_array\[0\].square_y\[70\]\[3\]~117 " "Register \"square_array\[0\].square_y\[70\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[3\]~117\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[3\] square_array\[0\].square_y\[90\]\[3\]~_emulated square_array\[0\].square_y\[90\]\[3\]~121 " "Register \"square_array\[0\].square_y\[90\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[3\]~121\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[3\] square_array\[1\].square_y\[90\]\[3\]~_emulated square_array\[1\].square_y\[90\]\[3\]~121 " "Register \"square_array\[1\].square_y\[90\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[3\]~121\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[3\] square_array\[0\].square_y\[60\]\[3\]~_emulated square_array\[0\].square_y\[60\]\[3\]~125 " "Register \"square_array\[0\].square_y\[60\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[3\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[3\]~125\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[3\] square_array\[1\].square_y\[60\]\[3\]~_emulated square_array\[1\].square_y\[60\]\[3\]~125 " "Register \"square_array\[1\].square_y\[60\]\[3\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[3\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[3\]~125\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[4\] square_array\[0\].square_y\[0\]\[4\]~_emulated square_array\[0\].square_y\[0\]\[4\]~129 " "Register \"square_array\[0\].square_y\[0\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[4\]~129\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[4\] square_array\[0\].square_y\[10\]\[4\]~_emulated square_array\[0\].square_y\[10\]\[4\]~133 " "Register \"square_array\[0\].square_y\[10\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[4\]~133\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[4\] square_array\[1\].square_y\[10\]\[4\]~_emulated square_array\[1\].square_y\[10\]\[4\]~129 " "Register \"square_array\[1\].square_y\[10\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[4\]~129\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[4\] square_array\[1\].square_y\[0\]\[4\]~_emulated square_array\[1\].square_y\[0\]\[4\]~133 " "Register \"square_array\[1\].square_y\[0\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[4\]~133\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[4\] square_array\[0\].square_y\[20\]\[4\]~_emulated square_array\[0\].square_y\[20\]\[4\]~137 " "Register \"square_array\[0\].square_y\[20\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[4\]~137\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[4\] square_array\[1\].square_y\[20\]\[4\]~_emulated square_array\[1\].square_y\[20\]\[4\]~137 " "Register \"square_array\[1\].square_y\[20\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[4\]~137\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[4\] square_array\[1\].square_y\[50\]\[4\]~_emulated square_array\[1\].square_y\[50\]\[4\]~141 " "Register \"square_array\[1\].square_y\[50\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[4\]~141\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[4\] square_array\[0\].square_y\[40\]\[4\]~_emulated square_array\[0\].square_y\[40\]\[4\]~141 " "Register \"square_array\[0\].square_y\[40\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[4\]~141\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[4\] square_array\[1\].square_y\[40\]\[4\]~_emulated square_array\[1\].square_y\[40\]\[4\]~145 " "Register \"square_array\[1\].square_y\[40\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[4\]~145\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[4\] square_array\[0\].square_y\[50\]\[4\]~_emulated square_array\[0\].square_y\[50\]\[4\]~145 " "Register \"square_array\[0\].square_y\[50\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[4\]~145\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[4\] square_array\[0\].square_y\[30\]\[4\]~_emulated square_array\[0\].square_y\[30\]\[4\]~149 " "Register \"square_array\[0\].square_y\[30\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[4\]~149\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[4\] square_array\[1\].square_y\[30\]\[4\]~_emulated square_array\[1\].square_y\[30\]\[4\]~149 " "Register \"square_array\[1\].square_y\[30\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[4\]~149\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[4\] square_array\[1\].square_y\[70\]\[4\]~_emulated square_array\[1\].square_y\[70\]\[4\]~153 " "Register \"square_array\[1\].square_y\[70\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[4\]~153\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[4\] square_array\[0\].square_y\[80\]\[4\]~_emulated square_array\[0\].square_y\[80\]\[4\]~153 " "Register \"square_array\[0\].square_y\[80\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[4\]~153\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[4\] square_array\[1\].square_y\[80\]\[4\]~_emulated square_array\[1\].square_y\[80\]\[4\]~157 " "Register \"square_array\[1\].square_y\[80\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[4\]~157\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[4\] square_array\[0\].square_y\[70\]\[4\]~_emulated square_array\[0\].square_y\[70\]\[4\]~157 " "Register \"square_array\[0\].square_y\[70\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[4\]~157\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[4\] square_array\[0\].square_y\[90\]\[4\]~_emulated square_array\[0\].square_y\[90\]\[4\]~161 " "Register \"square_array\[0\].square_y\[90\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[4\]~161\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[4\] square_array\[1\].square_y\[90\]\[4\]~_emulated square_array\[1\].square_y\[90\]\[4\]~161 " "Register \"square_array\[1\].square_y\[90\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[4\]~161\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[4\] square_array\[0\].square_y\[60\]\[4\]~_emulated square_array\[0\].square_y\[60\]\[4\]~165 " "Register \"square_array\[0\].square_y\[60\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[4\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[4\]~165\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[4\] square_array\[1\].square_y\[60\]\[4\]~_emulated square_array\[1\].square_y\[60\]\[4\]~165 " "Register \"square_array\[1\].square_y\[60\]\[4\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[4\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[4\]~165\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[5\] square_array\[0\].square_y\[0\]\[5\]~_emulated square_array\[0\].square_y\[0\]\[5\]~169 " "Register \"square_array\[0\].square_y\[0\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[5\]~169\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[5\] square_array\[0\].square_y\[10\]\[5\]~_emulated square_array\[0\].square_y\[10\]\[5\]~173 " "Register \"square_array\[0\].square_y\[10\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[5\]~173\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[5\] square_array\[1\].square_y\[10\]\[5\]~_emulated square_array\[1\].square_y\[10\]\[5\]~169 " "Register \"square_array\[1\].square_y\[10\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[5\]~169\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[5\] square_array\[1\].square_y\[0\]\[5\]~_emulated square_array\[1\].square_y\[0\]\[5\]~173 " "Register \"square_array\[1\].square_y\[0\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[5\]~173\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[5\] square_array\[0\].square_y\[20\]\[5\]~_emulated square_array\[0\].square_y\[20\]\[5\]~177 " "Register \"square_array\[0\].square_y\[20\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[5\]~177\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[5\] square_array\[1\].square_y\[20\]\[5\]~_emulated square_array\[1\].square_y\[20\]\[5\]~177 " "Register \"square_array\[1\].square_y\[20\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[5\]~177\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[5\] square_array\[1\].square_y\[50\]\[5\]~_emulated square_array\[1\].square_y\[50\]\[5\]~181 " "Register \"square_array\[1\].square_y\[50\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[5\]~181\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[5\] square_array\[0\].square_y\[40\]\[5\]~_emulated square_array\[0\].square_y\[40\]\[5\]~181 " "Register \"square_array\[0\].square_y\[40\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[5\]~181\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[5\] square_array\[1\].square_y\[40\]\[5\]~_emulated square_array\[1\].square_y\[40\]\[5\]~185 " "Register \"square_array\[1\].square_y\[40\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[5\]~185\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[5\] square_array\[0\].square_y\[50\]\[5\]~_emulated square_array\[0\].square_y\[50\]\[5\]~185 " "Register \"square_array\[0\].square_y\[50\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[5\]~185\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[5\] square_array\[0\].square_y\[30\]\[5\]~_emulated square_array\[0\].square_y\[30\]\[5\]~189 " "Register \"square_array\[0\].square_y\[30\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[5\]~189\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[5\] square_array\[1\].square_y\[30\]\[5\]~_emulated square_array\[1\].square_y\[30\]\[5\]~189 " "Register \"square_array\[1\].square_y\[30\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[5\]~189\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[5\] square_array\[1\].square_y\[70\]\[5\]~_emulated square_array\[1\].square_y\[70\]\[5\]~193 " "Register \"square_array\[1\].square_y\[70\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[5\]~193\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[5\] square_array\[0\].square_y\[80\]\[5\]~_emulated square_array\[0\].square_y\[80\]\[5\]~193 " "Register \"square_array\[0\].square_y\[80\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[5\]~193\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[5\] square_array\[1\].square_y\[80\]\[5\]~_emulated square_array\[1\].square_y\[80\]\[5\]~197 " "Register \"square_array\[1\].square_y\[80\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[5\]~197\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[5\] square_array\[0\].square_y\[70\]\[5\]~_emulated square_array\[0\].square_y\[70\]\[5\]~197 " "Register \"square_array\[0\].square_y\[70\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[5\]~197\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[5\] square_array\[0\].square_y\[90\]\[5\]~_emulated square_array\[0\].square_y\[90\]\[5\]~201 " "Register \"square_array\[0\].square_y\[90\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[5\]~201\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[5\] square_array\[1\].square_y\[90\]\[5\]~_emulated square_array\[1\].square_y\[90\]\[5\]~201 " "Register \"square_array\[1\].square_y\[90\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[5\]~201\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[5\] square_array\[0\].square_y\[60\]\[5\]~_emulated square_array\[0\].square_y\[60\]\[5\]~205 " "Register \"square_array\[0\].square_y\[60\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[5\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[5\]~205\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[5\] square_array\[1\].square_y\[60\]\[5\]~_emulated square_array\[1\].square_y\[60\]\[5\]~205 " "Register \"square_array\[1\].square_y\[60\]\[5\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[5\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[5\]~205\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[6\] square_array\[0\].square_y\[0\]\[6\]~_emulated square_array\[0\].square_y\[0\]\[6\]~209 " "Register \"square_array\[0\].square_y\[0\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[6\]~209\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[6\] square_array\[0\].square_y\[10\]\[6\]~_emulated square_array\[0\].square_y\[10\]\[6\]~213 " "Register \"square_array\[0\].square_y\[10\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[6\]~213\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[6\] square_array\[1\].square_y\[10\]\[6\]~_emulated square_array\[1\].square_y\[10\]\[6\]~209 " "Register \"square_array\[1\].square_y\[10\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[6\]~209\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[6\] square_array\[1\].square_y\[0\]\[6\]~_emulated square_array\[1\].square_y\[0\]\[6\]~213 " "Register \"square_array\[1\].square_y\[0\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[6\]~213\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[6\] square_array\[0\].square_y\[20\]\[6\]~_emulated square_array\[0\].square_y\[20\]\[6\]~217 " "Register \"square_array\[0\].square_y\[20\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[6\]~217\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[6\] square_array\[1\].square_y\[20\]\[6\]~_emulated square_array\[1\].square_y\[20\]\[6\]~217 " "Register \"square_array\[1\].square_y\[20\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[6\]~217\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[6\] square_array\[1\].square_y\[50\]\[6\]~_emulated square_array\[1\].square_y\[50\]\[6\]~221 " "Register \"square_array\[1\].square_y\[50\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[6\]~221\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[6\] square_array\[0\].square_y\[40\]\[6\]~_emulated square_array\[0\].square_y\[40\]\[6\]~221 " "Register \"square_array\[0\].square_y\[40\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[6\]~221\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[6\] square_array\[1\].square_y\[40\]\[6\]~_emulated square_array\[1\].square_y\[40\]\[6\]~225 " "Register \"square_array\[1\].square_y\[40\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[6\]~225\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[6\] square_array\[0\].square_y\[50\]\[6\]~_emulated square_array\[0\].square_y\[50\]\[6\]~225 " "Register \"square_array\[0\].square_y\[50\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[6\]~225\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[6\] square_array\[0\].square_y\[30\]\[6\]~_emulated square_array\[0\].square_y\[30\]\[6\]~229 " "Register \"square_array\[0\].square_y\[30\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[6\]~229\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[6\] square_array\[1\].square_y\[30\]\[6\]~_emulated square_array\[1\].square_y\[30\]\[6\]~229 " "Register \"square_array\[1\].square_y\[30\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[6\]~229\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[6\] square_array\[1\].square_y\[70\]\[6\]~_emulated square_array\[1\].square_y\[70\]\[6\]~233 " "Register \"square_array\[1\].square_y\[70\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[6\]~233\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[6\] square_array\[0\].square_y\[80\]\[6\]~_emulated square_array\[0\].square_y\[80\]\[6\]~233 " "Register \"square_array\[0\].square_y\[80\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[6\]~233\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[6\] square_array\[1\].square_y\[80\]\[6\]~_emulated square_array\[1\].square_y\[80\]\[6\]~237 " "Register \"square_array\[1\].square_y\[80\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[6\]~237\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[6\] square_array\[0\].square_y\[70\]\[6\]~_emulated square_array\[0\].square_y\[70\]\[6\]~237 " "Register \"square_array\[0\].square_y\[70\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[6\]~237\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[6\] square_array\[0\].square_y\[90\]\[6\]~_emulated square_array\[0\].square_y\[90\]\[6\]~241 " "Register \"square_array\[0\].square_y\[90\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[6\]~241\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[6\] square_array\[1\].square_y\[90\]\[6\]~_emulated square_array\[1\].square_y\[90\]\[6\]~241 " "Register \"square_array\[1\].square_y\[90\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[6\]~241\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[6\] square_array\[0\].square_y\[60\]\[6\]~_emulated square_array\[0\].square_y\[60\]\[6\]~245 " "Register \"square_array\[0\].square_y\[60\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[6\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[6\]~245\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[6\] square_array\[1\].square_y\[60\]\[6\]~_emulated square_array\[1\].square_y\[60\]\[6\]~245 " "Register \"square_array\[1\].square_y\[60\]\[6\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[6\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[6\]~245\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[7\] square_array\[0\].square_y\[0\]\[7\]~_emulated square_array\[0\].square_y\[0\]\[7\]~249 " "Register \"square_array\[0\].square_y\[0\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[7\]~249\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[7\] square_array\[0\].square_y\[10\]\[7\]~_emulated square_array\[0\].square_y\[10\]\[7\]~253 " "Register \"square_array\[0\].square_y\[10\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[7\]~253\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[7\] square_array\[1\].square_y\[10\]\[7\]~_emulated square_array\[1\].square_y\[10\]\[7\]~249 " "Register \"square_array\[1\].square_y\[10\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[7\]~249\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[7\] square_array\[1\].square_y\[0\]\[7\]~_emulated square_array\[1\].square_y\[0\]\[7\]~253 " "Register \"square_array\[1\].square_y\[0\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[7\]~253\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[7\] square_array\[0\].square_y\[20\]\[7\]~_emulated square_array\[0\].square_y\[20\]\[7\]~257 " "Register \"square_array\[0\].square_y\[20\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[7\]~257\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[7\] square_array\[1\].square_y\[20\]\[7\]~_emulated square_array\[1\].square_y\[20\]\[7\]~257 " "Register \"square_array\[1\].square_y\[20\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[7\]~257\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[7\] square_array\[1\].square_y\[50\]\[7\]~_emulated square_array\[1\].square_y\[50\]\[7\]~261 " "Register \"square_array\[1\].square_y\[50\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[7\]~261\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[7\] square_array\[0\].square_y\[40\]\[7\]~_emulated square_array\[0\].square_y\[40\]\[7\]~261 " "Register \"square_array\[0\].square_y\[40\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[7\]~261\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[7\] square_array\[1\].square_y\[40\]\[7\]~_emulated square_array\[1\].square_y\[40\]\[7\]~265 " "Register \"square_array\[1\].square_y\[40\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[7\]~265\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[7\] square_array\[0\].square_y\[50\]\[7\]~_emulated square_array\[0\].square_y\[50\]\[7\]~265 " "Register \"square_array\[0\].square_y\[50\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[7\]~265\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[7\] square_array\[0\].square_y\[30\]\[7\]~_emulated square_array\[0\].square_y\[30\]\[7\]~269 " "Register \"square_array\[0\].square_y\[30\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[7\]~269\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[7\] square_array\[1\].square_y\[30\]\[7\]~_emulated square_array\[1\].square_y\[30\]\[7\]~269 " "Register \"square_array\[1\].square_y\[30\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[7\]~269\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[7\] square_array\[1\].square_y\[70\]\[7\]~_emulated square_array\[1\].square_y\[70\]\[7\]~273 " "Register \"square_array\[1\].square_y\[70\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[7\]~273\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[7\] square_array\[0\].square_y\[80\]\[7\]~_emulated square_array\[0\].square_y\[80\]\[7\]~273 " "Register \"square_array\[0\].square_y\[80\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[7\]~273\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[7\] square_array\[1\].square_y\[80\]\[7\]~_emulated square_array\[1\].square_y\[80\]\[7\]~277 " "Register \"square_array\[1\].square_y\[80\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[7\]~277\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[7\] square_array\[0\].square_y\[70\]\[7\]~_emulated square_array\[0\].square_y\[70\]\[7\]~277 " "Register \"square_array\[0\].square_y\[70\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[7\]~277\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[7\] square_array\[0\].square_y\[90\]\[7\]~_emulated square_array\[0\].square_y\[90\]\[7\]~281 " "Register \"square_array\[0\].square_y\[90\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[7\]~281\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[7\] square_array\[1\].square_y\[90\]\[7\]~_emulated square_array\[1\].square_y\[90\]\[7\]~281 " "Register \"square_array\[1\].square_y\[90\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[7\]~281\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[7\] square_array\[0\].square_y\[60\]\[7\]~_emulated square_array\[0\].square_y\[60\]\[7\]~285 " "Register \"square_array\[0\].square_y\[60\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[7\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[7\]~285\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[7\] square_array\[1\].square_y\[60\]\[7\]~_emulated square_array\[1\].square_y\[60\]\[7\]~285 " "Register \"square_array\[1\].square_y\[60\]\[7\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[7\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[7\]~285\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[0\]\[8\] square_array\[0\].square_y\[0\]\[8\]~_emulated square_array\[0\].square_y\[0\]\[8\]~289 " "Register \"square_array\[0\].square_y\[0\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[0\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[0\]\[8\]~289\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[10\]\[8\] square_array\[0\].square_y\[10\]\[8\]~_emulated square_array\[0\].square_y\[10\]\[8\]~293 " "Register \"square_array\[0\].square_y\[10\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[10\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[10\]\[8\]~293\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[10][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[10\]\[8\] square_array\[1\].square_y\[10\]\[8\]~_emulated square_array\[1\].square_y\[10\]\[8\]~289 " "Register \"square_array\[1\].square_y\[10\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[10\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[10\]\[8\]~289\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[10][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[0\]\[8\] square_array\[1\].square_y\[0\]\[8\]~_emulated square_array\[1\].square_y\[0\]\[8\]~293 " "Register \"square_array\[1\].square_y\[0\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[0\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[0\]\[8\]~293\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[20\]\[8\] square_array\[0\].square_y\[20\]\[8\]~_emulated square_array\[0\].square_y\[20\]\[8\]~297 " "Register \"square_array\[0\].square_y\[20\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[20\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[20\]\[8\]~297\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[20][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[20\]\[8\] square_array\[1\].square_y\[20\]\[8\]~_emulated square_array\[1\].square_y\[20\]\[8\]~297 " "Register \"square_array\[1\].square_y\[20\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[20\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[20\]\[8\]~297\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[20][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[50\]\[8\] square_array\[1\].square_y\[50\]\[8\]~_emulated square_array\[1\].square_y\[50\]\[8\]~301 " "Register \"square_array\[1\].square_y\[50\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[50\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[50\]\[8\]~301\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[50][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[40\]\[8\] square_array\[0\].square_y\[40\]\[8\]~_emulated square_array\[0\].square_y\[40\]\[8\]~301 " "Register \"square_array\[0\].square_y\[40\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[40\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[40\]\[8\]~301\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[40][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[40\]\[8\] square_array\[1\].square_y\[40\]\[8\]~_emulated square_array\[1\].square_y\[40\]\[8\]~305 " "Register \"square_array\[1\].square_y\[40\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[40\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[40\]\[8\]~305\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[40][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[50\]\[8\] square_array\[0\].square_y\[50\]\[8\]~_emulated square_array\[0\].square_y\[50\]\[8\]~305 " "Register \"square_array\[0\].square_y\[50\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[50\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[50\]\[8\]~305\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[50][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[30\]\[8\] square_array\[0\].square_y\[30\]\[8\]~_emulated square_array\[0\].square_y\[30\]\[8\]~309 " "Register \"square_array\[0\].square_y\[30\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[30\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[30\]\[8\]~309\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[30][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[30\]\[8\] square_array\[1\].square_y\[30\]\[8\]~_emulated square_array\[1\].square_y\[30\]\[8\]~309 " "Register \"square_array\[1\].square_y\[30\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[30\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[30\]\[8\]~309\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[30][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[70\]\[8\] square_array\[1\].square_y\[70\]\[8\]~_emulated square_array\[1\].square_y\[70\]\[8\]~313 " "Register \"square_array\[1\].square_y\[70\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[70\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[70\]\[8\]~313\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[70][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[80\]\[8\] square_array\[0\].square_y\[80\]\[8\]~_emulated square_array\[0\].square_y\[80\]\[8\]~313 " "Register \"square_array\[0\].square_y\[80\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[80\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[80\]\[8\]~313\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[80][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[80\]\[8\] square_array\[1\].square_y\[80\]\[8\]~_emulated square_array\[1\].square_y\[80\]\[8\]~317 " "Register \"square_array\[1\].square_y\[80\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[80\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[80\]\[8\]~317\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[80][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[70\]\[8\] square_array\[0\].square_y\[70\]\[8\]~_emulated square_array\[0\].square_y\[70\]\[8\]~317 " "Register \"square_array\[0\].square_y\[70\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[70\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[70\]\[8\]~317\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[70][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[90\]\[8\] square_array\[0\].square_y\[90\]\[8\]~_emulated square_array\[0\].square_y\[90\]\[8\]~321 " "Register \"square_array\[0\].square_y\[90\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[90\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[90\]\[8\]~321\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[90][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[90\]\[8\] square_array\[1\].square_y\[90\]\[8\]~_emulated square_array\[1\].square_y\[90\]\[8\]~321 " "Register \"square_array\[1\].square_y\[90\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[90\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[90\]\[8\]~321\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[90][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[0\].square_y\[60\]\[8\] square_array\[0\].square_y\[60\]\[8\]~_emulated square_array\[0\].square_y\[60\]\[8\]~325 " "Register \"square_array\[0\].square_y\[60\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[0\].square_y\[60\]\[8\]~_emulated\" and latch \"square_array\[0\].square_y\[60\]\[8\]~325\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[0].square_y[60][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "square_array\[1\].square_y\[60\]\[8\] square_array\[1\].square_y\[60\]\[8\]~_emulated square_array\[1\].square_y\[60\]\[8\]~325 " "Register \"square_array\[1\].square_y\[60\]\[8\]\" is converted into an equivalent circuit using register \"square_array\[1\].square_y\[60\]\[8\]~_emulated\" and latch \"square_array\[1\].square_y\[60\]\[8\]~325\"" {  } { { "snake.sv" "" { Text "C:/intelFPGA_lite/17.0/labs/ee371lab6/snake.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1582870763753 "|snake|square_array[1].square_y[60][8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1582870763753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582870764114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582870766028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582870766028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "801 " "Implemented 801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582870766185 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582870766185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "775 " "Implemented 775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582870766185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582870766185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582870766231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 22:19:26 2020 " "Processing ended: Thu Feb 27 22:19:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582870766231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582870766231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582870766231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582870766231 ""}
