0.7
2020.2
Nov 18 2020
09:47:47
D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v,1680447963,verilog,,,,pc_test,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/ALU.v,1680094130,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v,,ALU,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v,1680503274,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v,,Instruction_mem,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v,1680066656,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v,,RegisterFile,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v,1680502105,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v,,alu_control,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v,1680502131,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v,,control,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v,1680021463,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v,,dff,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v,1680433838,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux2.v,,instruction_decoder,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux2.v,1680431268,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux4.v,,mux2,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux4.v,1680447719,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v,,mux4,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v,1680447649,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v,,pc_block,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v,1680432167,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender.v,,pc_comb,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender.v,1680432604,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender2.v,,signextender,,,,,,,,
,,,,D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v,,signextender2,,,,,,,,
