;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24.10.2018. 14:25:11
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x1B350000  	6965
0x0008	0x1AED0000  	6893
0x000C	0x1AED0000  	6893
0x0010	0x1AED0000  	6893
0x0014	0x1AED0000  	6893
0x0018	0x1AED0000  	6893
0x001C	0x1AED0000  	6893
0x0020	0x1AED0000  	6893
0x0024	0x1AED0000  	6893
0x0028	0x1AED0000  	6893
0x002C	0x1AED0000  	6893
0x0030	0x1AED0000  	6893
0x0034	0x1AED0000  	6893
0x0038	0x1AED0000  	6893
0x003C	0x1AED0000  	6893
0x0040	0x1AED0000  	6893
0x0044	0x1AED0000  	6893
0x0048	0x1AED0000  	6893
0x004C	0x1AED0000  	6893
0x0050	0x1AED0000  	6893
0x0054	0x1AED0000  	6893
0x0058	0x1AED0000  	6893
0x005C	0x1AED0000  	6893
0x0060	0x1AED0000  	6893
0x0064	0x1AED0000  	6893
0x0068	0x1AED0000  	6893
0x006C	0x1AED0000  	6893
0x0070	0x1AED0000  	6893
0x0074	0x1AED0000  	6893
0x0078	0x1AED0000  	6893
0x007C	0x1AED0000  	6893
0x0080	0x1AED0000  	6893
0x0084	0x1AED0000  	6893
0x0088	0x1AED0000  	6893
0x008C	0x1AED0000  	6893
0x0090	0x1AED0000  	6893
0x0094	0x1AED0000  	6893
0x0098	0x1AED0000  	6893
0x009C	0x1AED0000  	6893
0x00A0	0x1AED0000  	6893
0x00A4	0x1AED0000  	6893
0x00A8	0x1AED0000  	6893
0x00AC	0x1AED0000  	6893
0x00B0	0x1AED0000  	6893
0x00B4	0x1AED0000  	6893
0x00B8	0x1AED0000  	6893
0x00BC	0x1AED0000  	6893
0x00C0	0x1AED0000  	6893
0x00C4	0x1AED0000  	6893
0x00C8	0x1AED0000  	6893
0x00CC	0x1AED0000  	6893
0x00D0	0x1AED0000  	6893
0x00D4	0x1AED0000  	6893
0x00D8	0x1AED0000  	6893
0x00DC	0x1AED0000  	6893
0x00E0	0x1AED0000  	6893
0x00E4	0x1AED0000  	6893
0x00E8	0x1AED0000  	6893
0x00EC	0x1AED0000  	6893
0x00F0	0x1AED0000  	6893
0x00F4	0x1AED0000  	6893
0x00F8	0x1AED0000  	6893
0x00FC	0x1AED0000  	6893
0x0100	0x1AED0000  	6893
0x0104	0x1AED0000  	6893
0x0108	0x1AED0000  	6893
0x010C	0x1AED0000  	6893
0x0110	0x1AED0000  	6893
0x0114	0x1AED0000  	6893
0x0118	0x1AED0000  	6893
0x011C	0x1AED0000  	6893
0x0120	0x1AED0000  	6893
0x0124	0x1AED0000  	6893
0x0128	0x1AED0000  	6893
0x012C	0x1AED0000  	6893
0x0130	0x1AED0000  	6893
0x0134	0x1AED0000  	6893
0x0138	0x1AED0000  	6893
0x013C	0x1AED0000  	6893
0x0140	0x1AED0000  	6893
0x0144	0x1AED0000  	6893
0x0148	0x1AED0000  	6893
0x014C	0x1AED0000  	6893
0x0150	0x1AED0000  	6893
0x0154	0x1AED0000  	6893
0x0158	0x1AED0000  	6893
0x015C	0x1AED0000  	6893
0x0160	0x1AED0000  	6893
0x0164	0x1AED0000  	6893
0x0168	0x1AED0000  	6893
0x016C	0x1AED0000  	6893
0x0170	0x1AED0000  	6893
0x0174	0x1AED0000  	6893
0x0178	0x1AED0000  	6893
0x017C	0x1AED0000  	6893
0x0180	0x1AED0000  	6893
0x0184	0x1AED0000  	6893
0x0188	0x1AED0000  	6893
0x018C	0x1AED0000  	6893
0x0190	0x1AED0000  	6893
0x0194	0x1AED0000  	6893
; end of ____SysVT
_main:
;Click_Slider2_KINETIS.c, 65 :: 		void main()
0x1B34	0xF000F810  BL	7000
0x1B38	0xF7FFFFDC  BL	6900
0x1B3C	0xF000FBE0  BL	8960
0x1B40	0xF7FFFFEE  BL	6944
0x1B44	0xF000FB8E  BL	8804
;Click_Slider2_KINETIS.c, 67 :: 		systemInit();
0x1B48	0xF7FFFFA8  BL	_systemInit+0
;Click_Slider2_KINETIS.c, 68 :: 		applicationInit();
0x1B4C	0xF7FFFF8C  BL	_applicationInit+0
;Click_Slider2_KINETIS.c, 70 :: 		while (1)
L_main4:
;Click_Slider2_KINETIS.c, 72 :: 		applicationTask();
0x1B50	0xF7FFFF60  BL	_applicationTask+0
;Click_Slider2_KINETIS.c, 73 :: 		}
0x1B54	0xE7FC    B	L_main4
;Click_Slider2_KINETIS.c, 74 :: 		}
L_end_main:
L__main_end_loop:
0x1B56	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		
0x1A00	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x1A02	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x1A06	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x1A0A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x1A0E	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x1A10	0xB001    ADD	SP, SP, #4
0x1A12	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x19C4	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x19C6	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x19CA	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x19CE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x19D2	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x19D4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x19D8	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x19DA	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x19DC	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x19DE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x19E2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x19E6	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x19E8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x19EC	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x19EE	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x19F0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x19F4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x19F8	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x19FA	0xB001    ADD	SP, SP, #4
0x19FC	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_Slider2_KINETIS.c, 33 :: 		void systemInit()
0x1A9C	0xB081    SUB	SP, SP, #4
0x1A9E	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_KINETIS.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_OUTPUT );
0x1AA2	0x2200    MOVS	R2, #0
0x1AA4	0x2106    MOVS	R1, #6
0x1AA6	0x2000    MOVS	R0, #0
0x1AA8	0xF7FFFDE6  BL	_mikrobus_gpioInit+0
;Click_Slider2_KINETIS.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x1AAC	0x2200    MOVS	R2, #0
0x1AAE	0x2102    MOVS	R1, #2
0x1AB0	0x2000    MOVS	R0, #0
0x1AB2	0xF7FFFDE1  BL	_mikrobus_gpioInit+0
;Click_Slider2_KINETIS.c, 37 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x1AB6	0xF2425180  MOVW	R1, #9600
0x1ABA	0x2010    MOVS	R0, #16
0x1ABC	0xF7FFFE4C  BL	_mikrobus_logInit+0
;Click_Slider2_KINETIS.c, 38 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x1AC0	0x4809    LDR	R0, [PC, #36]
0x1AC2	0x2102    MOVS	R1, #2
0x1AC4	0xF7FFFF46  BL	_mikrobus_logWrite+0
;Click_Slider2_KINETIS.c, 39 :: 		Delay_ms( 100 );
0x1AC8	0xF64007FE  MOVW	R7, #2302
0x1ACC	0xF2C0073D  MOVT	R7, #61
0x1AD0	0xBF00    NOP
0x1AD2	0xBF00    NOP
L_systemInit0:
0x1AD4	0x1E7F    SUBS	R7, R7, #1
0x1AD6	0xD1FD    BNE	L_systemInit0
0x1AD8	0xBF00    NOP
0x1ADA	0xBF00    NOP
0x1ADC	0xBF00    NOP
;Click_Slider2_KINETIS.c, 40 :: 		}
L_end_systemInit:
0x1ADE	0xF8DDE000  LDR	LR, [SP, #0]
0x1AE2	0xB001    ADD	SP, SP, #4
0x1AE4	0x4770    BX	LR
0x1AE6	0xBF00    NOP
0x1AE8	0x00001FFF  	?lstr1_Click_Slider2_KINETIS+0
; end of _systemInit
_mikrobus_gpioInit:
;docking_station_HEXIWEAR.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1678	0xB081    SUB	SP, SP, #4
0x167A	0xF8CDE000  STR	LR, [SP, #0]
0x167E	0xFA5FF881  UXTB	R8, R1
0x1682	0xFA5FF982  UXTB	R9, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 32 (R8)
; direction start address is: 36 (R9)
;docking_station_HEXIWEAR.c, 164 :: 		switch( bus )
0x1686	0xE016    B	L_mikrobus_gpioInit117
; bus end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit119:
0x1688	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x168C	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x1690	0xF7FFFE7E  BL	docking_station_HEXIWEAR__gpioInit_1+0
0x1694	0xE016    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit120:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
0x1696	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x169A	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x169E	0xF7FFFD93  BL	docking_station_HEXIWEAR__gpioInit_2+0
0x16A2	0xE00F    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit121:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
0x16A4	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x16A8	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x16AC	0xF7FFFCA8  BL	docking_station_HEXIWEAR__gpioInit_3+0
0x16B0	0xE008    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit122:
0x16B2	0x2001    MOVS	R0, #1
0x16B4	0xE006    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 185 :: 		}
L_mikrobus_gpioInit117:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
; bus start address is: 0 (R0)
0x16B6	0x2800    CMP	R0, #0
0x16B8	0xD0E6    BEQ	L_mikrobus_gpioInit119
0x16BA	0x2801    CMP	R0, #1
0x16BC	0xD0EB    BEQ	L_mikrobus_gpioInit120
0x16BE	0x2802    CMP	R0, #2
0x16C0	0xD0F0    BEQ	L_mikrobus_gpioInit121
; bus end address is: 0 (R0)
; pin end address is: 32 (R8)
; direction end address is: 36 (R9)
0x16C2	0xE7F6    B	L_mikrobus_gpioInit122
;docking_station_HEXIWEAR.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x16C4	0xF8DDE000  LDR	LR, [SP, #0]
0x16C8	0xB001    ADD	SP, SP, #4
0x16CA	0x4770    BX	LR
; end of _mikrobus_gpioInit
docking_station_HEXIWEAR__gpioInit_1:
;__ds_hexi_gpio.c, 106 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1390	0xB081    SUB	SP, SP, #4
0x1392	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 108 :: 		switch( pin )
0x1396	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_10
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 110 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_12:
0x1398	0x2901    CMP	R1, #1
0x139A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_13
; dir end address is: 4 (R1)
0x139C	0xF04F0104  MOV	R1, #4
0x13A0	0x4865    LDR	R0, [PC, #404]
0x13A2	0xF7FFFCFF  BL	_GPIO_Digital_Input+0
0x13A6	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_14
L_docking_station_HEXIWEAR__gpioInit_13:
0x13A8	0xF04F0104  MOV	R1, #4
0x13AC	0x4863    LDR	R0, [PC, #396]
0x13AE	0xF7FFFCAB  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_14:
0x13B2	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 111 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_11);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_11);  break;
L_docking_station_HEXIWEAR__gpioInit_15:
; dir start address is: 4 (R1)
0x13B4	0x2901    CMP	R1, #1
0x13B6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_16
; dir end address is: 4 (R1)
0x13B8	0xF44F6100  MOV	R1, #2048
0x13BC	0x485E    LDR	R0, [PC, #376]
0x13BE	0xF7FFFCF1  BL	_GPIO_Digital_Input+0
0x13C2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_17
L_docking_station_HEXIWEAR__gpioInit_16:
0x13C4	0xF44F6100  MOV	R1, #2048
0x13C8	0x485C    LDR	R0, [PC, #368]
0x13CA	0xF7FFFC9D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_17:
0x13CE	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 112 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_4 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_4 );  break;
L_docking_station_HEXIWEAR__gpioInit_18:
; dir start address is: 4 (R1)
0x13D0	0x2901    CMP	R1, #1
0x13D2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_19
; dir end address is: 4 (R1)
0x13D4	0xF04F0110  MOV	R1, #16
0x13D8	0x4859    LDR	R0, [PC, #356]
0x13DA	0xF7FFFCE3  BL	_GPIO_Digital_Input+0
0x13DE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_110
L_docking_station_HEXIWEAR__gpioInit_19:
0x13E0	0xF04F0110  MOV	R1, #16
0x13E4	0x4857    LDR	R0, [PC, #348]
0x13E6	0xF7FFFC8F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_110:
0x13EA	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 113 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_111:
; dir start address is: 4 (R1)
0x13EC	0x2901    CMP	R1, #1
0x13EE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_112
; dir end address is: 4 (R1)
0x13F0	0xF04F0120  MOV	R1, #32
0x13F4	0x4852    LDR	R0, [PC, #328]
0x13F6	0xF7FFFCD5  BL	_GPIO_Digital_Input+0
0x13FA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_113
L_docking_station_HEXIWEAR__gpioInit_112:
0x13FC	0xF04F0120  MOV	R1, #32
0x1400	0x4850    LDR	R0, [PC, #320]
0x1402	0xF7FFFC81  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_113:
0x1406	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 114 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_114:
; dir start address is: 4 (R1)
0x1408	0x2901    CMP	R1, #1
0x140A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_115
; dir end address is: 4 (R1)
0x140C	0xF04F0180  MOV	R1, #128
0x1410	0x484B    LDR	R0, [PC, #300]
0x1412	0xF7FFFCC7  BL	_GPIO_Digital_Input+0
0x1416	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_116
L_docking_station_HEXIWEAR__gpioInit_115:
0x1418	0xF04F0180  MOV	R1, #128
0x141C	0x4849    LDR	R0, [PC, #292]
0x141E	0xF7FFFC73  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_116:
0x1422	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 115 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_117:
; dir start address is: 4 (R1)
0x1424	0x2901    CMP	R1, #1
0x1426	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_118
; dir end address is: 4 (R1)
0x1428	0xF04F0140  MOV	R1, #64
0x142C	0x4844    LDR	R0, [PC, #272]
0x142E	0xF7FFFCB9  BL	_GPIO_Digital_Input+0
0x1432	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_119
L_docking_station_HEXIWEAR__gpioInit_118:
0x1434	0xF04F0140  MOV	R1, #64
0x1438	0x4842    LDR	R0, [PC, #264]
0x143A	0xF7FFFC65  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_119:
0x143E	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 116 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_10);  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_10);  break;
L_docking_station_HEXIWEAR__gpioInit_120:
; dir start address is: 4 (R1)
0x1440	0x2901    CMP	R1, #1
0x1442	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_121
; dir end address is: 4 (R1)
0x1444	0xF44F6180  MOV	R1, #1024
0x1448	0x483F    LDR	R0, [PC, #252]
0x144A	0xF7FFFCAB  BL	_GPIO_Digital_Input+0
0x144E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_122
L_docking_station_HEXIWEAR__gpioInit_121:
0x1450	0xF44F6180  MOV	R1, #1024
0x1454	0x483D    LDR	R0, [PC, #244]
0x1456	0xF7FFFC57  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_122:
0x145A	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 117 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_13);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_13);  break;
L_docking_station_HEXIWEAR__gpioInit_123:
; dir start address is: 4 (R1)
0x145C	0x2901    CMP	R1, #1
0x145E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_124
; dir end address is: 4 (R1)
0x1460	0xF44F5100  MOV	R1, #8192
0x1464	0x4834    LDR	R0, [PC, #208]
0x1466	0xF7FFFC9D  BL	_GPIO_Digital_Input+0
0x146A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_125
L_docking_station_HEXIWEAR__gpioInit_124:
0x146C	0xF44F5100  MOV	R1, #8192
0x1470	0x4832    LDR	R0, [PC, #200]
0x1472	0xF7FFFC49  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_125:
0x1476	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 118 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_126:
; dir start address is: 4 (R1)
0x1478	0x2901    CMP	R1, #1
0x147A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_127
; dir end address is: 4 (R1)
0x147C	0xF04F0104  MOV	R1, #4
0x1480	0x4833    LDR	R0, [PC, #204]
0x1482	0xF7FFFC8F  BL	_GPIO_Digital_Input+0
0x1486	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_128
L_docking_station_HEXIWEAR__gpioInit_127:
0x1488	0xF04F0104  MOV	R1, #4
0x148C	0x4831    LDR	R0, [PC, #196]
0x148E	0xF7FFFC3B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_128:
0x1492	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 119 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_129:
; dir start address is: 4 (R1)
0x1494	0x2901    CMP	R1, #1
0x1496	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_130
; dir end address is: 4 (R1)
0x1498	0xF04F0108  MOV	R1, #8
0x149C	0x482C    LDR	R0, [PC, #176]
0x149E	0xF7FFFC81  BL	_GPIO_Digital_Input+0
0x14A2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_131
L_docking_station_HEXIWEAR__gpioInit_130:
0x14A4	0xF04F0108  MOV	R1, #8
0x14A8	0x482A    LDR	R0, [PC, #168]
0x14AA	0xF7FFFC2D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_131:
0x14AE	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 120 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_132:
; dir start address is: 4 (R1)
0x14B0	0x2901    CMP	R1, #1
0x14B2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_133
; dir end address is: 4 (R1)
0x14B4	0xF44F7180  MOV	R1, #256
0x14B8	0x4825    LDR	R0, [PC, #148]
0x14BA	0xF7FFFC73  BL	_GPIO_Digital_Input+0
0x14BE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_134
L_docking_station_HEXIWEAR__gpioInit_133:
0x14C0	0xF44F7180  MOV	R1, #256
0x14C4	0x4823    LDR	R0, [PC, #140]
0x14C6	0xF7FFFC1F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_134:
0x14CA	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 121 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_135:
; dir start address is: 4 (R1)
0x14CC	0x2901    CMP	R1, #1
0x14CE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_136
; dir end address is: 4 (R1)
0x14D0	0xF44F7100  MOV	R1, #512
0x14D4	0x481E    LDR	R0, [PC, #120]
0x14D6	0xF7FFFC65  BL	_GPIO_Digital_Input+0
0x14DA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_137
L_docking_station_HEXIWEAR__gpioInit_136:
0x14DC	0xF44F7100  MOV	R1, #512
0x14E0	0x481C    LDR	R0, [PC, #112]
0x14E2	0xF7FFFC11  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_137:
0x14E6	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 122 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_138:
0x14E8	0x2001    MOVS	R0, #1
0x14EA	0xE020    B	L_end__gpioInit_1
;__ds_hexi_gpio.c, 123 :: 		}
L_docking_station_HEXIWEAR__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x14EC	0x2800    CMP	R0, #0
0x14EE	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_12
0x14F2	0x2801    CMP	R0, #1
0x14F4	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_15
0x14F8	0x2802    CMP	R0, #2
0x14FA	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_18
0x14FE	0x2803    CMP	R0, #3
0x1500	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_111
0x1504	0x2804    CMP	R0, #4
0x1506	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_114
0x150A	0x2805    CMP	R0, #5
0x150C	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_117
0x1510	0x2806    CMP	R0, #6
0x1512	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_120
0x1516	0x2807    CMP	R0, #7
0x1518	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_123
0x151A	0x2808    CMP	R0, #8
0x151C	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_126
0x151E	0x2809    CMP	R0, #9
0x1520	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_129
0x1522	0x280A    CMP	R0, #10
0x1524	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_132
0x1526	0x280B    CMP	R0, #11
0x1528	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x152A	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_138
L_docking_station_HEXIWEAR__gpioInit_11:
;__ds_hexi_gpio.c, 124 :: 		return _MIKROBUS_OK;
0x152C	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 125 :: 		}
L_end__gpioInit_1:
0x152E	0xF8DDE000  LDR	LR, [SP, #0]
0x1532	0xB001    ADD	SP, SP, #4
0x1534	0x4770    BX	LR
0x1536	0xBF00    NOP
0x1538	0xF050400F  	PTB_PDIR+0
0x153C	0xF040400F  	PTB_PDOR+0
0x1540	0xF090400F  	PTC_PDIR+0
0x1544	0xF080400F  	PTC_PDOR+0
0x1548	0xF010400F  	PTA_PDIR+0
0x154C	0xF000400F  	PTA_PDOR+0
0x1550	0xF0D0400F  	PTD_PDIR+0
0x1554	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 280 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0DA4	0xB081    SUB	SP, SP, #4
0x0DA6	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 281 :: 		
0x0DAA	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0DAC	0xF7FFFDA0  BL	_GPIO_Config+0
;__Lib_GPIO.c, 282 :: 		
L_end_GPIO_Digital_Input:
0x0DB0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DB4	0xB001    ADD	SP, SP, #4
0x0DB6	0x4770    BX	LR
0x0DB8	0x01040002  	#131332
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x08F0	0xB081    SUB	SP, SP, #4
0x08F2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x08F6	0xF7FFFF1B  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x08FA	0xF8DDE000  LDR	LR, [SP, #0]
0x08FE	0xB001    ADD	SP, SP, #4
0x0900	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0730	0xB083    SUB	SP, SP, #12
0x0732	0xF8CDE000  STR	LR, [SP, #0]
0x0736	0x4606    MOV	R6, R0
0x0738	0x460C    MOV	R4, R1
0x073A	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x073C	0x4630    MOV	R0, R6
0x073E	0xF7FFFEAD  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x0742	0xF24013FF  MOVW	R3, #511
0x0746	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x074A	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x074C	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x074E	0x4622    MOV	R2, R4
0x0750	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x0752	0x2E20    CMP	R6, #32
0x0754	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x0756	0xF04F0301  MOV	R3, #1
0x075A	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x075E	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x0762	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x0764	0x42A3    CMP	R3, R4
0x0766	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0768	0x0304    LSLS	R4, R0, #12
0x076A	0x4B1A    LDR	R3, [PC, #104]
0x076C	0x191C    ADDS	R4, R3, R4
0x076E	0x00B3    LSLS	R3, R6, #2
0x0770	0x18E5    ADDS	R5, R4, R3
0x0772	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x0774	0x682C    LDR	R4, [R5, #0]
0x0776	0x4B18    LDR	R3, [PC, #96]
0x0778	0xEA040303  AND	R3, R4, R3, LSL #0
0x077C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x077E	0x4B17    LDR	R3, [PC, #92]
0x0780	0xEA010403  AND	R4, R1, R3, LSL #0
0x0784	0x9B01    LDR	R3, [SP, #4]
0x0786	0x681B    LDR	R3, [R3, #0]
0x0788	0xEA430404  ORR	R4, R3, R4, LSL #0
0x078C	0x9B01    LDR	R3, [SP, #4]
0x078E	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x0790	0xF4013380  AND	R3, R1, #65536
0x0794	0xF5B33F80  CMP	R3, #65536
0x0798	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x079A	0x0184    LSLS	R4, R0, #6
0x079C	0x4B10    LDR	R3, [PC, #64]
0x079E	0x191B    ADDS	R3, R3, R4
0x07A0	0x3314    ADDS	R3, #20
0x07A2	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x07A4	0xF4013300  AND	R3, R1, #131072
0x07A8	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x07AA	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x07AC	0x9B02    LDR	R3, [SP, #8]
0x07AE	0x681B    LDR	R3, [R3, #0]
0x07B0	0xEA030404  AND	R4, R3, R4, LSL #0
0x07B4	0x9B02    LDR	R3, [SP, #8]
0x07B6	0x601C    STR	R4, [R3, #0]
0x07B8	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x07BA	0x9B02    LDR	R3, [SP, #8]
0x07BC	0x681B    LDR	R3, [R3, #0]
0x07BE	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x07C2	0x9B02    LDR	R3, [SP, #8]
0x07C4	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x07C6	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x07C8	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x07CA	0xF8DDE000  LDR	LR, [SP, #0]
0x07CE	0xB003    ADD	SP, SP, #12
0x07D0	0x4770    BX	LR
0x07D2	0xBF00    NOP
0x07D4	0x90004004  	#1074040832
0x07D8	0x0000FFFF  	#-65536
0x07DC	0xFFFF0000  	#65535
0x07E0	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x049C	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x049E	0xF24011FF  MOVW	R1, #511
0x04A2	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x04A6	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x04A8	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x04AA	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x04AE	0xF04F0101  MOV	R1, #1
0x04B2	0xFA01F202  LSL	R2, R1, R2
0x04B6	0x4904    LDR	R1, [PC, #16]
0x04B8	0x6809    LDR	R1, [R1, #0]
0x04BA	0xEA410202  ORR	R2, R1, R2, LSL #0
0x04BE	0x4902    LDR	R1, [PC, #8]
0x04C0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x04C2	0xB001    ADD	SP, SP, #4
0x04C4	0x4770    BX	LR
0x04C6	0xBF00    NOP
0x04C8	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO.c, 270 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0D08	0xB081    SUB	SP, SP, #4
0x0D0A	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 271 :: 		
0x0D0E	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0D10	0xF7FFFDEE  BL	_GPIO_Config+0
;__Lib_GPIO.c, 272 :: 		
L_end_GPIO_Digital_Output:
0x0D14	0xF8DDE000  LDR	LR, [SP, #0]
0x0D18	0xB001    ADD	SP, SP, #4
0x0D1A	0x4770    BX	LR
0x0D1C	0x01040004  	#262404
; end of _GPIO_Digital_Output
docking_station_HEXIWEAR__gpioInit_2:
;__ds_hexi_gpio.c, 127 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x11C8	0xB081    SUB	SP, SP, #4
0x11CA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 129 :: 		switch( pin )
0x11CE	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_239
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 131 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_241:
0x11D0	0x2901    CMP	R1, #1
0x11D2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_242
; dir end address is: 4 (R1)
0x11D4	0xF04F0108  MOV	R1, #8
0x11D8	0x4865    LDR	R0, [PC, #404]
0x11DA	0xF7FFFDE3  BL	_GPIO_Digital_Input+0
0x11DE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_243
L_docking_station_HEXIWEAR__gpioInit_242:
0x11E0	0xF04F0108  MOV	R1, #8
0x11E4	0x4863    LDR	R0, [PC, #396]
0x11E6	0xF7FFFD8F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_243:
0x11EA	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 132 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_19);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_19);  break;
L_docking_station_HEXIWEAR__gpioInit_244:
; dir start address is: 4 (R1)
0x11EC	0x2901    CMP	R1, #1
0x11EE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_245
; dir end address is: 4 (R1)
0x11F0	0xF44F2100  MOV	R1, #524288
0x11F4	0x485E    LDR	R0, [PC, #376]
0x11F6	0xF7FFFDD5  BL	_GPIO_Digital_Input+0
0x11FA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_246
L_docking_station_HEXIWEAR__gpioInit_245:
0x11FC	0xF44F2100  MOV	R1, #524288
0x1200	0x485C    LDR	R0, [PC, #368]
0x1202	0xF7FFFD81  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_246:
0x1206	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 133 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_247:
; dir start address is: 4 (R1)
0x1208	0x2901    CMP	R1, #1
0x120A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_248
; dir end address is: 4 (R1)
0x120C	0xF04F0108  MOV	R1, #8
0x1210	0x4859    LDR	R0, [PC, #356]
0x1212	0xF7FFFDC7  BL	_GPIO_Digital_Input+0
0x1216	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_249
L_docking_station_HEXIWEAR__gpioInit_248:
0x1218	0xF04F0108  MOV	R1, #8
0x121C	0x4857    LDR	R0, [PC, #348]
0x121E	0xF7FFFD73  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_249:
0x1222	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 134 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_250:
; dir start address is: 4 (R1)
0x1224	0x2901    CMP	R1, #1
0x1226	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_251
; dir end address is: 4 (R1)
0x1228	0xF04F0120  MOV	R1, #32
0x122C	0x4852    LDR	R0, [PC, #328]
0x122E	0xF7FFFDB9  BL	_GPIO_Digital_Input+0
0x1232	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_252
L_docking_station_HEXIWEAR__gpioInit_251:
0x1234	0xF04F0120  MOV	R1, #32
0x1238	0x4850    LDR	R0, [PC, #320]
0x123A	0xF7FFFD65  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_252:
0x123E	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 135 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_253:
; dir start address is: 4 (R1)
0x1240	0x2901    CMP	R1, #1
0x1242	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_254
; dir end address is: 4 (R1)
0x1244	0xF04F0180  MOV	R1, #128
0x1248	0x484B    LDR	R0, [PC, #300]
0x124A	0xF7FFFDAB  BL	_GPIO_Digital_Input+0
0x124E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_255
L_docking_station_HEXIWEAR__gpioInit_254:
0x1250	0xF04F0180  MOV	R1, #128
0x1254	0x4849    LDR	R0, [PC, #292]
0x1256	0xF7FFFD57  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_255:
0x125A	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 136 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_256:
; dir start address is: 4 (R1)
0x125C	0x2901    CMP	R1, #1
0x125E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_257
; dir end address is: 4 (R1)
0x1260	0xF04F0140  MOV	R1, #64
0x1264	0x4844    LDR	R0, [PC, #272]
0x1266	0xF7FFFD9D  BL	_GPIO_Digital_Input+0
0x126A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_258
L_docking_station_HEXIWEAR__gpioInit_257:
0x126C	0xF04F0140  MOV	R1, #64
0x1270	0x4842    LDR	R0, [PC, #264]
0x1272	0xF7FFFD49  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_258:
0x1276	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 137 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_11);  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_11);  break;
L_docking_station_HEXIWEAR__gpioInit_259:
; dir start address is: 4 (R1)
0x1278	0x2901    CMP	R1, #1
0x127A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_260
; dir end address is: 4 (R1)
0x127C	0xF44F6100  MOV	R1, #2048
0x1280	0x483F    LDR	R0, [PC, #252]
0x1282	0xF7FFFD8F  BL	_GPIO_Digital_Input+0
0x1286	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_261
L_docking_station_HEXIWEAR__gpioInit_260:
0x1288	0xF44F6100  MOV	R1, #2048
0x128C	0x483D    LDR	R0, [PC, #244]
0x128E	0xF7FFFD3B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_261:
0x1292	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 138 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_262:
; dir start address is: 4 (R1)
0x1294	0x2901    CMP	R1, #1
0x1296	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_263
; dir end address is: 4 (R1)
0x1298	0xF44F7180  MOV	R1, #256
0x129C	0x4834    LDR	R0, [PC, #208]
0x129E	0xF7FFFD81  BL	_GPIO_Digital_Input+0
0x12A2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_264
L_docking_station_HEXIWEAR__gpioInit_263:
0x12A4	0xF44F7180  MOV	R1, #256
0x12A8	0x4832    LDR	R0, [PC, #200]
0x12AA	0xF7FFFD2D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_264:
0x12AE	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 139 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_16);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_16);  break;
L_docking_station_HEXIWEAR__gpioInit_265:
; dir start address is: 4 (R1)
0x12B0	0x2901    CMP	R1, #1
0x12B2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_266
; dir end address is: 4 (R1)
0x12B4	0xF44F3180  MOV	R1, #65536
0x12B8	0x482F    LDR	R0, [PC, #188]
0x12BA	0xF7FFFD73  BL	_GPIO_Digital_Input+0
0x12BE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_267
L_docking_station_HEXIWEAR__gpioInit_266:
0x12C0	0xF44F3180  MOV	R1, #65536
0x12C4	0x482D    LDR	R0, [PC, #180]
0x12C6	0xF7FFFD1F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_267:
0x12CA	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 140 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_17);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_17);  break;
L_docking_station_HEXIWEAR__gpioInit_268:
; dir start address is: 4 (R1)
0x12CC	0x2901    CMP	R1, #1
0x12CE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_269
; dir end address is: 4 (R1)
0x12D0	0xF44F3100  MOV	R1, #131072
0x12D4	0x4828    LDR	R0, [PC, #160]
0x12D6	0xF7FFFD65  BL	_GPIO_Digital_Input+0
0x12DA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_270
L_docking_station_HEXIWEAR__gpioInit_269:
0x12DC	0xF44F3100  MOV	R1, #131072
0x12E0	0x4826    LDR	R0, [PC, #152]
0x12E2	0xF7FFFD11  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_270:
0x12E6	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 141 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_271:
; dir start address is: 4 (R1)
0x12E8	0x2901    CMP	R1, #1
0x12EA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_272
; dir end address is: 4 (R1)
0x12EC	0xF44F7180  MOV	R1, #256
0x12F0	0x4825    LDR	R0, [PC, #148]
0x12F2	0xF7FFFD57  BL	_GPIO_Digital_Input+0
0x12F6	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_273
L_docking_station_HEXIWEAR__gpioInit_272:
0x12F8	0xF44F7180  MOV	R1, #256
0x12FC	0x4823    LDR	R0, [PC, #140]
0x12FE	0xF7FFFD03  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_273:
0x1302	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 142 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_274:
; dir start address is: 4 (R1)
0x1304	0x2901    CMP	R1, #1
0x1306	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_275
; dir end address is: 4 (R1)
0x1308	0xF44F7100  MOV	R1, #512
0x130C	0x481E    LDR	R0, [PC, #120]
0x130E	0xF7FFFD49  BL	_GPIO_Digital_Input+0
0x1312	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_276
L_docking_station_HEXIWEAR__gpioInit_275:
0x1314	0xF44F7100  MOV	R1, #512
0x1318	0x481C    LDR	R0, [PC, #112]
0x131A	0xF7FFFCF5  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_276:
0x131E	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 143 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_277:
0x1320	0x2001    MOVS	R0, #1
0x1322	0xE020    B	L_end__gpioInit_2
;__ds_hexi_gpio.c, 144 :: 		}
L_docking_station_HEXIWEAR__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1324	0x2800    CMP	R0, #0
0x1326	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_241
0x132A	0x2801    CMP	R0, #1
0x132C	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_244
0x1330	0x2802    CMP	R0, #2
0x1332	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_247
0x1336	0x2803    CMP	R0, #3
0x1338	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_250
0x133C	0x2804    CMP	R0, #4
0x133E	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_253
0x1342	0x2805    CMP	R0, #5
0x1344	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_256
0x1348	0x2806    CMP	R0, #6
0x134A	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_259
0x134E	0x2807    CMP	R0, #7
0x1350	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_262
0x1352	0x2808    CMP	R0, #8
0x1354	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_265
0x1356	0x2809    CMP	R0, #9
0x1358	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_268
0x135A	0x280A    CMP	R0, #10
0x135C	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_271
0x135E	0x280B    CMP	R0, #11
0x1360	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1362	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_277
L_docking_station_HEXIWEAR__gpioInit_240:
;__ds_hexi_gpio.c, 145 :: 		return _MIKROBUS_OK;
0x1364	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 146 :: 		}
L_end__gpioInit_2:
0x1366	0xF8DDE000  LDR	LR, [SP, #0]
0x136A	0xB001    ADD	SP, SP, #4
0x136C	0x4770    BX	LR
0x136E	0xBF00    NOP
0x1370	0xF050400F  	PTB_PDIR+0
0x1374	0xF040400F  	PTB_PDOR+0
0x1378	0xF090400F  	PTC_PDIR+0
0x137C	0xF080400F  	PTC_PDOR+0
0x1380	0xF010400F  	PTA_PDIR+0
0x1384	0xF000400F  	PTA_PDOR+0
0x1388	0xF0D0400F  	PTD_PDIR+0
0x138C	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_2
docking_station_HEXIWEAR__gpioInit_3:
;__ds_hexi_gpio.c, 148 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1000	0xB081    SUB	SP, SP, #4
0x1002	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 150 :: 		switch( pin )
0x1006	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_378
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 152 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_380:
0x1008	0x2901    CMP	R1, #1
0x100A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_381
; dir end address is: 4 (R1)
0x100C	0xF04F0140  MOV	R1, #64
0x1010	0x4865    LDR	R0, [PC, #404]
0x1012	0xF7FFFEC7  BL	_GPIO_Digital_Input+0
0x1016	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_382
L_docking_station_HEXIWEAR__gpioInit_381:
0x1018	0xF04F0140  MOV	R1, #64
0x101C	0x4863    LDR	R0, [PC, #396]
0x101E	0xF7FFFE73  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_382:
0x1022	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 153 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_10);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_10);  break;
L_docking_station_HEXIWEAR__gpioInit_383:
; dir start address is: 4 (R1)
0x1024	0x2901    CMP	R1, #1
0x1026	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_384
; dir end address is: 4 (R1)
0x1028	0xF44F6180  MOV	R1, #1024
0x102C	0x485E    LDR	R0, [PC, #376]
0x102E	0xF7FFFEB9  BL	_GPIO_Digital_Input+0
0x1032	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_385
L_docking_station_HEXIWEAR__gpioInit_384:
0x1034	0xF44F6180  MOV	R1, #1024
0x1038	0x485C    LDR	R0, [PC, #368]
0x103A	0xF7FFFE65  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_385:
0x103E	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 154 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_386:
; dir start address is: 4 (R1)
0x1040	0x2901    CMP	R1, #1
0x1042	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_387
; dir end address is: 4 (R1)
0x1044	0xF04F0104  MOV	R1, #4
0x1048	0x4859    LDR	R0, [PC, #356]
0x104A	0xF7FFFEAB  BL	_GPIO_Digital_Input+0
0x104E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_388
L_docking_station_HEXIWEAR__gpioInit_387:
0x1050	0xF04F0104  MOV	R1, #4
0x1054	0x4857    LDR	R0, [PC, #348]
0x1056	0xF7FFFE57  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_388:
0x105A	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 155 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_389:
; dir start address is: 4 (R1)
0x105C	0x2901    CMP	R1, #1
0x105E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_390
; dir end address is: 4 (R1)
0x1060	0xF04F0120  MOV	R1, #32
0x1064	0x4852    LDR	R0, [PC, #328]
0x1066	0xF7FFFE9D  BL	_GPIO_Digital_Input+0
0x106A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_391
L_docking_station_HEXIWEAR__gpioInit_390:
0x106C	0xF04F0120  MOV	R1, #32
0x1070	0x4850    LDR	R0, [PC, #320]
0x1072	0xF7FFFE49  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_391:
0x1076	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 156 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_392:
; dir start address is: 4 (R1)
0x1078	0x2901    CMP	R1, #1
0x107A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_393
; dir end address is: 4 (R1)
0x107C	0xF04F0180  MOV	R1, #128
0x1080	0x484B    LDR	R0, [PC, #300]
0x1082	0xF7FFFE8F  BL	_GPIO_Digital_Input+0
0x1086	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_394
L_docking_station_HEXIWEAR__gpioInit_393:
0x1088	0xF04F0180  MOV	R1, #128
0x108C	0x4849    LDR	R0, [PC, #292]
0x108E	0xF7FFFE3B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_394:
0x1092	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 157 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_395:
; dir start address is: 4 (R1)
0x1094	0x2901    CMP	R1, #1
0x1096	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_396
; dir end address is: 4 (R1)
0x1098	0xF04F0140  MOV	R1, #64
0x109C	0x4844    LDR	R0, [PC, #272]
0x109E	0xF7FFFE81  BL	_GPIO_Digital_Input+0
0x10A2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_397
L_docking_station_HEXIWEAR__gpioInit_396:
0x10A4	0xF04F0140  MOV	R1, #64
0x10A8	0x4842    LDR	R0, [PC, #264]
0x10AA	0xF7FFFE2D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_397:
0x10AE	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 158 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_4 );  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_4 );  break;
L_docking_station_HEXIWEAR__gpioInit_398:
; dir start address is: 4 (R1)
0x10B0	0x2901    CMP	R1, #1
0x10B2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_399
; dir end address is: 4 (R1)
0x10B4	0xF04F0110  MOV	R1, #16
0x10B8	0x483F    LDR	R0, [PC, #252]
0x10BA	0xF7FFFE73  BL	_GPIO_Digital_Input+0
0x10BE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3100
L_docking_station_HEXIWEAR__gpioInit_399:
0x10C0	0xF04F0110  MOV	R1, #16
0x10C4	0x483D    LDR	R0, [PC, #244]
0x10C6	0xF7FFFE1F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3100:
0x10CA	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 159 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_3101:
; dir start address is: 4 (R1)
0x10CC	0x2901    CMP	R1, #1
0x10CE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3102
; dir end address is: 4 (R1)
0x10D0	0xF04F0180  MOV	R1, #128
0x10D4	0x4834    LDR	R0, [PC, #208]
0x10D6	0xF7FFFE65  BL	_GPIO_Digital_Input+0
0x10DA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3103
L_docking_station_HEXIWEAR__gpioInit_3102:
0x10DC	0xF04F0180  MOV	R1, #128
0x10E0	0x4832    LDR	R0, [PC, #200]
0x10E2	0xF7FFFE11  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3103:
0x10E6	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 160 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_16);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_16);  break;
L_docking_station_HEXIWEAR__gpioInit_3104:
; dir start address is: 4 (R1)
0x10E8	0x2901    CMP	R1, #1
0x10EA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3105
; dir end address is: 4 (R1)
0x10EC	0xF44F3180  MOV	R1, #65536
0x10F0	0x482F    LDR	R0, [PC, #188]
0x10F2	0xF7FFFE57  BL	_GPIO_Digital_Input+0
0x10F6	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3106
L_docking_station_HEXIWEAR__gpioInit_3105:
0x10F8	0xF44F3180  MOV	R1, #65536
0x10FC	0x482D    LDR	R0, [PC, #180]
0x10FE	0xF7FFFE03  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3106:
0x1102	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 161 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_17);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_17);  break;
L_docking_station_HEXIWEAR__gpioInit_3107:
; dir start address is: 4 (R1)
0x1104	0x2901    CMP	R1, #1
0x1106	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3108
; dir end address is: 4 (R1)
0x1108	0xF44F3100  MOV	R1, #131072
0x110C	0x4828    LDR	R0, [PC, #160]
0x110E	0xF7FFFE49  BL	_GPIO_Digital_Input+0
0x1112	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3109
L_docking_station_HEXIWEAR__gpioInit_3108:
0x1114	0xF44F3100  MOV	R1, #131072
0x1118	0x4826    LDR	R0, [PC, #152]
0x111A	0xF7FFFDF5  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3109:
0x111E	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 162 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_3110:
; dir start address is: 4 (R1)
0x1120	0x2901    CMP	R1, #1
0x1122	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3111
; dir end address is: 4 (R1)
0x1124	0xF44F7180  MOV	R1, #256
0x1128	0x4825    LDR	R0, [PC, #148]
0x112A	0xF7FFFE3B  BL	_GPIO_Digital_Input+0
0x112E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3112
L_docking_station_HEXIWEAR__gpioInit_3111:
0x1130	0xF44F7180  MOV	R1, #256
0x1134	0x4823    LDR	R0, [PC, #140]
0x1136	0xF7FFFDE7  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3112:
0x113A	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 163 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_3113:
; dir start address is: 4 (R1)
0x113C	0x2901    CMP	R1, #1
0x113E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3114
; dir end address is: 4 (R1)
0x1140	0xF44F7100  MOV	R1, #512
0x1144	0x481E    LDR	R0, [PC, #120]
0x1146	0xF7FFFE2D  BL	_GPIO_Digital_Input+0
0x114A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3115
L_docking_station_HEXIWEAR__gpioInit_3114:
0x114C	0xF44F7100  MOV	R1, #512
0x1150	0x481C    LDR	R0, [PC, #112]
0x1152	0xF7FFFDD9  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3115:
0x1156	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 164 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_3116:
0x1158	0x2001    MOVS	R0, #1
0x115A	0xE020    B	L_end__gpioInit_3
;__ds_hexi_gpio.c, 165 :: 		}
L_docking_station_HEXIWEAR__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x115C	0x2800    CMP	R0, #0
0x115E	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_380
0x1162	0x2801    CMP	R0, #1
0x1164	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_383
0x1168	0x2802    CMP	R0, #2
0x116A	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_386
0x116E	0x2803    CMP	R0, #3
0x1170	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_389
0x1174	0x2804    CMP	R0, #4
0x1176	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_392
0x117A	0x2805    CMP	R0, #5
0x117C	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_395
0x1180	0x2806    CMP	R0, #6
0x1182	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_398
0x1186	0x2807    CMP	R0, #7
0x1188	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_3101
0x118A	0x2808    CMP	R0, #8
0x118C	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_3104
0x118E	0x2809    CMP	R0, #9
0x1190	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_3107
0x1192	0x280A    CMP	R0, #10
0x1194	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_3110
0x1196	0x280B    CMP	R0, #11
0x1198	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x119A	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_3116
L_docking_station_HEXIWEAR__gpioInit_379:
;__ds_hexi_gpio.c, 166 :: 		return _MIKROBUS_OK;
0x119C	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 167 :: 		}
L_end__gpioInit_3:
0x119E	0xF8DDE000  LDR	LR, [SP, #0]
0x11A2	0xB001    ADD	SP, SP, #4
0x11A4	0x4770    BX	LR
0x11A6	0xBF00    NOP
0x11A8	0xF050400F  	PTB_PDIR+0
0x11AC	0xF040400F  	PTB_PDOR+0
0x11B0	0xF090400F  	PTC_PDIR+0
0x11B4	0xF080400F  	PTC_PDOR+0
0x11B8	0xF010400F  	PTA_PDIR+0
0x11BC	0xF000400F  	PTA_PDOR+0
0x11C0	0xF0D0400F  	PTD_PDIR+0
0x11C4	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_3
_mikrobus_logInit:
;docking_station_HEXIWEAR.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1758	0xB081    SUB	SP, SP, #4
0x175A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 284 :: 		switch( port )
0x175E	0xE011    B	L_mikrobus_logInit123
; port end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit125:
0x1760	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1762	0xF7FFFF1D  BL	docking_station_HEXIWEAR__log_init1+0
0x1766	0xE016    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit126:
; baud start address is: 4 (R1)
0x1768	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x176A	0xF7FFFF07  BL	docking_station_HEXIWEAR__log_init2+0
0x176E	0xE012    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit127:
; baud start address is: 4 (R1)
0x1770	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1772	0xF7FFFEF1  BL	docking_station_HEXIWEAR__log_init3+0
0x1776	0xE00E    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit128:
; baud start address is: 4 (R1)
0x1778	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x177A	0xF7FFFC1D  BL	docking_station_HEXIWEAR__log_initUart+0
0x177E	0xE00A    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit129:
0x1780	0x2001    MOVS	R0, #1
0x1782	0xE008    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 314 :: 		}
L_mikrobus_logInit123:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1784	0x2800    CMP	R0, #0
0x1786	0xD0EB    BEQ	L_mikrobus_logInit125
0x1788	0x2801    CMP	R0, #1
0x178A	0xD0ED    BEQ	L_mikrobus_logInit126
0x178C	0x2802    CMP	R0, #2
0x178E	0xD0EF    BEQ	L_mikrobus_logInit127
0x1790	0x2810    CMP	R0, #16
0x1792	0xD0F1    BEQ	L_mikrobus_logInit128
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1794	0xE7F4    B	L_mikrobus_logInit129
;docking_station_HEXIWEAR.c, 316 :: 		}
L_end_mikrobus_logInit:
0x1796	0xF8DDE000  LDR	LR, [SP, #0]
0x179A	0xB001    ADD	SP, SP, #4
0x179C	0x4770    BX	LR
; end of _mikrobus_logInit
docking_station_HEXIWEAR__log_init1:
;__ds_hexi_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x15A0	0xB081    SUB	SP, SP, #4
0x15A2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x15A6	0xF7FFFBDF  BL	_UART2_Init+0
;__ds_hexi_log.c, 26 :: 		logger = UART2_Write;
0x15AA	0x4A04    LDR	R2, [PC, #16]
0x15AC	0x4904    LDR	R1, [PC, #16]
0x15AE	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 27 :: 		return 0;
0x15B0	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 28 :: 		}
L_end__log_init1:
0x15B2	0xF8DDE000  LDR	LR, [SP, #0]
0x15B6	0xB001    ADD	SP, SP, #4
0x15B8	0x4770    BX	LR
0x15BA	0xBF00    NOP
0x15BC	0x0CB10000  	_UART2_Write+0
0x15C0	0x00941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init1
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x0D68	0xB081    SUB	SP, SP, #4
0x0D6A	0xF8CDE000  STR	LR, [SP, #0]
0x0D6E	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x0D70	0x480A    LDR	R0, [PC, #40]
0x0D72	0xF7FFFDD1  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x0D76	0x4A0A    LDR	R2, [PC, #40]
0x0D78	0xF2400100  MOVW	R1, #0
0x0D7C	0xB404    PUSH	(R2)
0x0D7E	0xB402    PUSH	(R1)
0x0D80	0xF2400200  MOVW	R2, #0
0x0D84	0x4619    MOV	R1, R3
0x0D86	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0D8A	0x4804    LDR	R0, [PC, #16]
0x0D8C	0xF7FFFEF4  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0D90	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x0D92	0xF8DDE000  LDR	LR, [SP, #0]
0x0D96	0xB001    ADD	SP, SP, #4
0x0D98	0x4770    BX	LR
0x0D9A	0xBF00    NOP
0x0D9C	0xC0004006  	UART2_BDH+0
0x0DA0	0x20F00000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x0918	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x091A	0x4930    LDR	R1, [PC, #192]
0x091C	0x4288    CMP	R0, R1
0x091E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x0920	0x4A2F    LDR	R2, [PC, #188]
0x0922	0x4930    LDR	R1, [PC, #192]
0x0924	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x0926	0x4A30    LDR	R2, [PC, #192]
0x0928	0x4930    LDR	R1, [PC, #192]
0x092A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x092C	0x4A30    LDR	R2, [PC, #192]
0x092E	0x4931    LDR	R1, [PC, #196]
0x0930	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x0932	0x4A31    LDR	R2, [PC, #196]
0x0934	0x4931    LDR	R1, [PC, #196]
0x0936	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x0938	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x093A	0x4931    LDR	R1, [PC, #196]
0x093C	0x4288    CMP	R0, R1
0x093E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x0940	0x4A30    LDR	R2, [PC, #192]
0x0942	0x4928    LDR	R1, [PC, #160]
0x0944	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x0946	0x4A30    LDR	R2, [PC, #192]
0x0948	0x4928    LDR	R1, [PC, #160]
0x094A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x094C	0x4A2F    LDR	R2, [PC, #188]
0x094E	0x4929    LDR	R1, [PC, #164]
0x0950	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x0952	0x4A2F    LDR	R2, [PC, #188]
0x0954	0x4929    LDR	R1, [PC, #164]
0x0956	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x0958	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x095A	0x492E    LDR	R1, [PC, #184]
0x095C	0x4288    CMP	R0, R1
0x095E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x0960	0x4A2D    LDR	R2, [PC, #180]
0x0962	0x4920    LDR	R1, [PC, #128]
0x0964	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x0966	0x4A2D    LDR	R2, [PC, #180]
0x0968	0x4920    LDR	R1, [PC, #128]
0x096A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x096C	0x4A2C    LDR	R2, [PC, #176]
0x096E	0x4921    LDR	R1, [PC, #132]
0x0970	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x0972	0x4A2C    LDR	R2, [PC, #176]
0x0974	0x4921    LDR	R1, [PC, #132]
0x0976	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x0978	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x097A	0x492B    LDR	R1, [PC, #172]
0x097C	0x4288    CMP	R0, R1
0x097E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x0980	0x4A2A    LDR	R2, [PC, #168]
0x0982	0x4918    LDR	R1, [PC, #96]
0x0984	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x0986	0x4A2A    LDR	R2, [PC, #168]
0x0988	0x4918    LDR	R1, [PC, #96]
0x098A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x098C	0x4A29    LDR	R2, [PC, #164]
0x098E	0x4919    LDR	R1, [PC, #100]
0x0990	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x0992	0x4A29    LDR	R2, [PC, #164]
0x0994	0x4919    LDR	R1, [PC, #100]
0x0996	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x0998	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x099A	0x4928    LDR	R1, [PC, #160]
0x099C	0x4288    CMP	R0, R1
0x099E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x09A0	0x4A27    LDR	R2, [PC, #156]
0x09A2	0x4910    LDR	R1, [PC, #64]
0x09A4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x09A6	0x4A27    LDR	R2, [PC, #156]
0x09A8	0x4910    LDR	R1, [PC, #64]
0x09AA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x09AC	0x4A26    LDR	R2, [PC, #152]
0x09AE	0x4911    LDR	R1, [PC, #68]
0x09B0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x09B2	0x4A26    LDR	R2, [PC, #152]
0x09B4	0x4911    LDR	R1, [PC, #68]
0x09B6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x09B8	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x09BA	0x4925    LDR	R1, [PC, #148]
0x09BC	0x4288    CMP	R0, R1
0x09BE	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x09C0	0x4A24    LDR	R2, [PC, #144]
0x09C2	0x4908    LDR	R1, [PC, #32]
0x09C4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x09C6	0x4A24    LDR	R2, [PC, #144]
0x09C8	0x4908    LDR	R1, [PC, #32]
0x09CA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x09CC	0x4A23    LDR	R2, [PC, #140]
0x09CE	0x4909    LDR	R1, [PC, #36]
0x09D0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x09D2	0x4A23    LDR	R2, [PC, #140]
0x09D4	0x4909    LDR	R1, [PC, #36]
0x09D6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x09D8	0xB001    ADD	SP, SP, #4
0x09DA	0x4770    BX	LR
0x09DC	0xA0004006  	UART0_BDH+0
0x09E0	0x0BD90000  	_UART0_Write+0
0x09E4	0x00A81FFF  	_UART_Wr_Ptr+0
0x09E8	0xFFFFFFFF  	_UART0_Read+0
0x09EC	0x00AC1FFF  	_UART_Rd_Ptr+0
0x09F0	0xFFFFFFFF  	_UART0_Data_Ready+0
0x09F4	0x00B01FFF  	_UART_Rdy_Ptr+0
0x09F8	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x09FC	0x00B41FFF  	_UART_Tx_Idle_Ptr+0
0x0A00	0xB0004006  	UART1_BDH+0
0x0A04	0x0C950000  	_UART1_Write+0
0x0A08	0xFFFFFFFF  	_UART1_Read+0
0x0A0C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0A10	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0A14	0xC0004006  	UART2_BDH+0
0x0A18	0x0CB10000  	_UART2_Write+0
0x0A1C	0xFFFFFFFF  	_UART2_Read+0
0x0A20	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0A24	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0A28	0xD0004006  	UART3_BDH+0
0x0A2C	0x0C790000  	_UART3_Write+0
0x0A30	0xFFFFFFFF  	_UART3_Read+0
0x0A34	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0A38	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0A3C	0xA000400E  	UART4_BDH+0
0x0A40	0x0C410000  	_UART4_Write+0
0x0A44	0xFFFFFFFF  	_UART4_Read+0
0x0A48	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0A4C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0A50	0xB000400E  	UART5_BDH+0
0x0A54	0x0C5D0000  	_UART5_Write+0
0x0A58	0xFFFFFFFF  	_UART5_Read+0
0x0A5C	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0A60	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x0B78	0xB085    SUB	SP, SP, #20
0x0B7A	0xF8CDE000  STR	LR, [SP, #0]
0x0B7E	0x9001    STR	R0, [SP, #4]
0x0B80	0x9102    STR	R1, [SP, #8]
0x0B82	0xF8AD200C  STRH	R2, [SP, #12]
0x0B86	0xF8AD3010  STRH	R3, [SP, #16]
0x0B8A	0xF8BD4014  LDRH	R4, [SP, #20]
0x0B8E	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x0B92	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x0B94	0xF7FFFCE2  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x0B98	0x9801    LDR	R0, [SP, #4]
0x0B9A	0xF7FFFD15  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x0B9E	0x9902    LDR	R1, [SP, #8]
0x0BA0	0x9801    LDR	R0, [SP, #4]
0x0BA2	0xF7FFFD5B  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x0BA6	0xF8BD100C  LDRH	R1, [SP, #12]
0x0BAA	0x9801    LDR	R0, [SP, #4]
0x0BAC	0xF7FFFCFC  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x0BB0	0xF8BD1010  LDRH	R1, [SP, #16]
0x0BB4	0x9801    LDR	R0, [SP, #4]
0x0BB6	0xF7FFFCB5  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x0BBA	0xF8BD1014  LDRH	R1, [SP, #20]
0x0BBE	0x9801    LDR	R0, [SP, #4]
0x0BC0	0xF7FFFE10  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x0BC4	0x9801    LDR	R0, [SP, #4]
0x0BC6	0xF7FFFE13  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x0BCA	0x9801    LDR	R0, [SP, #4]
0x0BCC	0xF7FFFD80  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x0BD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD4	0xB005    ADD	SP, SP, #20
0x0BD6	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x055C	0xB081    SUB	SP, SP, #4
0x055E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x0562	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x0566	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x0568	0xEA4F018C  LSL	R1, R12, #2
0x056C	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x0570	0x6809    LDR	R1, [R1, #0]
0x0572	0xF1B13FFF  CMP	R1, #-1
0x0576	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x0578	0xF10B0134  ADD	R1, R11, #52
0x057C	0xEA4F038C  LSL	R3, R12, #2
0x0580	0x18C9    ADDS	R1, R1, R3
0x0582	0x6809    LDR	R1, [R1, #0]
0x0584	0x460A    MOV	R2, R1
0x0586	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x058A	0x6809    LDR	R1, [R1, #0]
0x058C	0x4608    MOV	R0, R1
0x058E	0x4611    MOV	R1, R2
0x0590	0xF7FFFF9C  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x0594	0xF10C0C01  ADD	R12, R12, #1
0x0598	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x059C	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x059E	0xF8DDE000  LDR	LR, [SP, #0]
0x05A2	0xB001    ADD	SP, SP, #4
0x05A4	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x04CC	0xB082    SUB	SP, SP, #8
0x04CE	0xF8CDE000  STR	LR, [SP, #0]
0x04D2	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x04D4	0xEA4F1258  LSR	R2, R8, #5
0x04D8	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x04DC	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x04DE	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x04E2	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x04E4	0x0193    LSLS	R3, R2, #6
0x04E6	0x4A0D    LDR	R2, [PC, #52]
0x04E8	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x04EA	0xF04F0201  MOV	R2, #1
0x04EE	0x40A2    LSLS	R2, R4
0x04F0	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x04F2	0x4618    MOV	R0, R3
0x04F4	0x460A    MOV	R2, R1
0x04F6	0x9901    LDR	R1, [SP, #4]
0x04F8	0xF000F9FA  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x04FC	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x0500	0x4A07    LDR	R2, [PC, #28]
0x0502	0x18D3    ADDS	R3, R2, R3
0x0504	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x0508	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x050A	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x050E	0x6822    LDR	R2, [R4, #0]
0x0510	0x431A    ORRS	R2, R3
0x0512	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0514	0xF8DDE000  LDR	LR, [SP, #0]
0x0518	0xB002    ADD	SP, SP, #8
0x051A	0x4770    BX	LR
0x051C	0xF000400F  	#1074786304
0x0520	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x05C8	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x05CA	0x4918    LDR	R1, [PC, #96]
0x05CC	0x4288    CMP	R0, R1
0x05CE	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x05D0	0x2201    MOVS	R2, #1
0x05D2	0xB252    SXTB	R2, R2
0x05D4	0x4916    LDR	R1, [PC, #88]
0x05D6	0x600A    STR	R2, [R1, #0]
0x05D8	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x05DA	0x4916    LDR	R1, [PC, #88]
0x05DC	0x4288    CMP	R0, R1
0x05DE	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x05E0	0x2201    MOVS	R2, #1
0x05E2	0xB252    SXTB	R2, R2
0x05E4	0x4914    LDR	R1, [PC, #80]
0x05E6	0x600A    STR	R2, [R1, #0]
0x05E8	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x05EA	0x4914    LDR	R1, [PC, #80]
0x05EC	0x4288    CMP	R0, R1
0x05EE	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x05F0	0x2201    MOVS	R2, #1
0x05F2	0xB252    SXTB	R2, R2
0x05F4	0x4912    LDR	R1, [PC, #72]
0x05F6	0x600A    STR	R2, [R1, #0]
0x05F8	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x05FA	0x4912    LDR	R1, [PC, #72]
0x05FC	0x4288    CMP	R0, R1
0x05FE	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x0600	0x2201    MOVS	R2, #1
0x0602	0xB252    SXTB	R2, R2
0x0604	0x4910    LDR	R1, [PC, #64]
0x0606	0x600A    STR	R2, [R1, #0]
0x0608	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x060A	0x4910    LDR	R1, [PC, #64]
0x060C	0x4288    CMP	R0, R1
0x060E	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x0610	0x2201    MOVS	R2, #1
0x0612	0xB252    SXTB	R2, R2
0x0614	0x490E    LDR	R1, [PC, #56]
0x0616	0x600A    STR	R2, [R1, #0]
0x0618	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x061A	0x490E    LDR	R1, [PC, #56]
0x061C	0x4288    CMP	R0, R1
0x061E	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x0620	0x2201    MOVS	R2, #1
0x0622	0xB252    SXTB	R2, R2
0x0624	0x490C    LDR	R1, [PC, #48]
0x0626	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x0628	0xB001    ADD	SP, SP, #4
0x062A	0x4770    BX	LR
0x062C	0xA0004006  	UART0_BDH+0
0x0630	0x06A84290  	SIM_SCGC4+0
0x0634	0xB0004006  	UART1_BDH+0
0x0638	0x06AC4290  	SIM_SCGC4+0
0x063C	0xC0004006  	UART2_BDH+0
0x0640	0x06B04290  	SIM_SCGC4+0
0x0644	0xD0004006  	UART3_BDH+0
0x0648	0x06B44290  	SIM_SCGC4+0
0x064C	0xA000400E  	UART4_BDH+0
0x0650	0x05284290  	SIM_SCGC1+0
0x0654	0xB000400E  	UART5_BDH+0
0x0658	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x065C	0xB085    SUB	SP, SP, #20
0x065E	0xF8CDE000  STR	LR, [SP, #0]
0x0662	0x4680    MOV	R8, R0
0x0664	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x0666	0xAA01    ADD	R2, SP, #4
0x0668	0x4610    MOV	R0, R2
0x066A	0xF7FFFED7  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x066E	0x4A16    LDR	R2, [PC, #88]
0x0670	0x4590    CMP	R8, R2
0x0672	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x0674	0x4A15    LDR	R2, [PC, #84]
0x0676	0x4590    CMP	R8, R2
0x0678	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x067A	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x067C	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x067E	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0680	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0682	0xEA4F1209  LSL	R2, R9, #4
0x0686	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x068A	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x068C	0xB292    UXTH	R2, R2
0x068E	0x0A13    LSRS	R3, R2, #8
0x0690	0xB29B    UXTH	R3, R3
0x0692	0xF8982000  LDRB	R2, [R8, #0]
0x0696	0x431A    ORRS	R2, R3
0x0698	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x069C	0xF1080301  ADD	R3, R8, #1
0x06A0	0xB2CA    UXTB	R2, R1
0x06A2	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x06A4	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x06A6	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x06AA	0xFBB3F3F2  UDIV	R3, R3, R2
0x06AE	0x014A    LSLS	R2, R1, #5
0x06B0	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x06B2	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x06B4	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x06B6	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x06BA	0x781A    LDRB	R2, [R3, #0]
0x06BC	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x06BE	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x06C0	0xF8DDE000  LDR	LR, [SP, #0]
0x06C4	0xB005    ADD	SP, SP, #20
0x06C6	0x4770    BX	LR
0x06C8	0xA0004006  	UART0_BDH+0
0x06CC	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 977 :: 		
; SIM_Clocks start address is: 0 (R0)
0x041C	0xB081    SUB	SP, SP, #4
0x041E	0xF8CDE000  STR	LR, [SP, #0]
0x0422	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 984 :: 		
0x0424	0xF7FFFFF4  BL	_Get_Fosc_kHz+0
0x0428	0xF24031E8  MOVW	R1, #1000
0x042C	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 986 :: 		
0x0430	0x4919    LDR	R1, [PC, #100]
0x0432	0x6809    LDR	R1, [R1, #0]
0x0434	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 987 :: 		
0x0436	0x4918    LDR	R1, [PC, #96]
0x0438	0x6809    LDR	R1, [R1, #0]
0x043A	0xF0016170  AND	R1, R1, #251658240
0x043E	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0440	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 988 :: 		
0x0442	0x4915    LDR	R1, [PC, #84]
0x0444	0x6809    LDR	R1, [R1, #0]
0x0446	0xF4010170  AND	R1, R1, #15728640
0x044A	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x044C	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 989 :: 		
0x044E	0x4912    LDR	R1, [PC, #72]
0x0450	0x6809    LDR	R1, [R1, #0]
0x0452	0xF4012170  AND	R1, R1, #983040
0x0456	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x0458	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 991 :: 		
0x045A	0xB2D1    UXTB	R1, R2
0x045C	0x1C49    ADDS	R1, R1, #1
0x045E	0xB209    SXTH	R1, R1
0x0460	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x0462	0x460F    MOV	R7, R1
;__Lib_System.c, 993 :: 		
0x0464	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 994 :: 		
0x0466	0x1D22    ADDS	R2, R4, #4
0x0468	0x1C41    ADDS	R1, R0, #1
0x046A	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x046C	0xFBB7F1F1  UDIV	R1, R7, R1
0x0470	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 995 :: 		
0x0472	0xF2040208  ADDW	R2, R4, #8
0x0476	0x1C69    ADDS	R1, R5, #1
0x0478	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x047A	0xFBB7F1F1  UDIV	R1, R7, R1
0x047E	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 996 :: 		
0x0480	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x0484	0x1C71    ADDS	R1, R6, #1
0x0486	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x0488	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x048C	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 997 :: 		
L_end_SIM_GetClocksFrequency:
0x048E	0xF8DDE000  LDR	LR, [SP, #0]
0x0492	0xB001    ADD	SP, SP, #4
0x0494	0x4770    BX	LR
0x0496	0xBF00    NOP
0x0498	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0410	0x4801    LDR	R0, [PC, #4]
0x0412	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0414	0x4770    BX	LR
0x0416	0xBF00    NOP
0x0418	0x00A41FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x05A8	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x05AA	0x1C84    ADDS	R4, R0, #2
0x05AC	0x7823    LDRB	R3, [R4, #0]
0x05AE	0xF64F72EF  MOVW	R2, #65519
0x05B2	0xB212    SXTH	R2, R2
0x05B4	0xEA030202  AND	R2, R3, R2, LSL #0
0x05B8	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x05BA	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x05BC	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x05BE	0x7822    LDRB	R2, [R4, #0]
0x05C0	0x431A    ORRS	R2, R3
0x05C2	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x05C4	0xB001    ADD	SP, SP, #4
0x05C6	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0524	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x0526	0xF0010202  AND	R2, R1, #2
0x052A	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x052C	0x1C84    ADDS	R4, R0, #2
0x052E	0xF0010302  AND	R3, R1, #2
0x0532	0x7822    LDRB	R2, [R4, #0]
0x0534	0x431A    ORRS	R2, R3
0x0536	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x0538	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x053A	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x053E	0x7822    LDRB	R2, [R4, #0]
0x0540	0x431A    ORRS	R2, R3
0x0542	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x0544	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x0546	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0548	0x7823    LDRB	R3, [R4, #0]
0x054A	0xF64F72FD  MOVW	R2, #65533
0x054E	0xB212    SXTH	R2, R2
0x0550	0xEA030202  AND	R2, R3, R2, LSL #0
0x0554	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x0556	0xB001    ADD	SP, SP, #4
0x0558	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x07E4	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x07E6	0x7802    LDRB	R2, [R0, #0]
0x07E8	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x07EA	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x07EC	0xB001    ADD	SP, SP, #4
0x07EE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x07F0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x07F2	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x07F4	0x7811    LDRB	R1, [R2, #0]
0x07F6	0xF0410104  ORR	R1, R1, #4
0x07FA	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x07FC	0xB001    ADD	SP, SP, #4
0x07FE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x06D0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x06D2	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x06D4	0x7811    LDRB	R1, [R2, #0]
0x06D6	0xF0410108  ORR	R1, R1, #8
0x06DA	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x06DC	0xB001    ADD	SP, SP, #4
0x06DE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
docking_station_HEXIWEAR__log_init2:
;__ds_hexi_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x157C	0xB081    SUB	SP, SP, #4
0x157E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 32 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x1582	0xF7FFFC33  BL	_UART3_Init+0
;__ds_hexi_log.c, 33 :: 		logger = UART3_Write;
0x1586	0x4A04    LDR	R2, [PC, #16]
0x1588	0x4904    LDR	R1, [PC, #16]
0x158A	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 34 :: 		return 0;
0x158C	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 35 :: 		}
L_end__log_init2:
0x158E	0xF8DDE000  LDR	LR, [SP, #0]
0x1592	0xB001    ADD	SP, SP, #4
0x1594	0x4770    BX	LR
0x1596	0xBF00    NOP
0x1598	0x0C790000  	_UART3_Write+0
0x159C	0x00941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init2
_UART3_Init:
;__Lib_UART_012345.c, 238 :: 		
; baudRate start address is: 0 (R0)
0x0DEC	0xB081    SUB	SP, SP, #4
0x0DEE	0xF8CDE000  STR	LR, [SP, #0]
0x0DF2	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 239 :: 		
0x0DF4	0x480A    LDR	R0, [PC, #40]
0x0DF6	0xF7FFFD8F  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 240 :: 		
0x0DFA	0x4A0A    LDR	R2, [PC, #40]
0x0DFC	0xF2400100  MOVW	R1, #0
0x0E00	0xB404    PUSH	(R2)
0x0E02	0xB402    PUSH	(R1)
0x0E04	0xF2400200  MOVW	R2, #0
0x0E08	0x4619    MOV	R1, R3
0x0E0A	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0E0E	0x4804    LDR	R0, [PC, #16]
0x0E10	0xF7FFFEB2  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0E14	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 241 :: 		
L_end_UART3_Init:
0x0E16	0xF8DDE000  LDR	LR, [SP, #0]
0x0E1A	0xB001    ADD	SP, SP, #4
0x0E1C	0x4770    BX	LR
0x0E1E	0xBF00    NOP
0x0E20	0xD0004006  	UART3_BDH+0
0x0E24	0x215C0000  	__GPIO_Module_UART3_PC16_17+0
; end of _UART3_Init
docking_station_HEXIWEAR__log_init3:
;__ds_hexi_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x1558	0xB081    SUB	SP, SP, #4
0x155A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 39 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x155E	0xF7FFFC45  BL	_UART3_Init+0
;__ds_hexi_log.c, 40 :: 		logger = UART3_Write;
0x1562	0x4A04    LDR	R2, [PC, #16]
0x1564	0x4904    LDR	R1, [PC, #16]
0x1566	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 41 :: 		return 0;
0x1568	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 42 :: 		}
L_end__log_init3:
0x156A	0xF8DDE000  LDR	LR, [SP, #0]
0x156E	0xB001    ADD	SP, SP, #4
0x1570	0x4770    BX	LR
0x1572	0xBF00    NOP
0x1574	0x0C790000  	_UART3_Write+0
0x1578	0x00941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init3
docking_station_HEXIWEAR__log_initUart:
;__ds_hexi_log.c, 44 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x0FB8	0xB081    SUB	SP, SP, #4
0x0FBA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 46 :: 		UART0_Init(baud);
; baud end address is: 0 (R0)
0x0FBE	0xF7FFFE85  BL	_UART0_Init+0
;__ds_hexi_log.c, 47 :: 		logger = UART0_Write;
0x0FC2	0x4A04    LDR	R2, [PC, #16]
0x0FC4	0x4904    LDR	R1, [PC, #16]
0x0FC6	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 48 :: 		return 0;
0x0FC8	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 49 :: 		}
L_end__log_initUart:
0x0FCA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FCE	0xB001    ADD	SP, SP, #4
0x0FD0	0x4770    BX	LR
0x0FD2	0xBF00    NOP
0x0FD4	0x0BD90000  	_UART0_Write+0
0x0FD8	0x00941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_initUart
_UART0_Init:
;__Lib_UART_012345.c, 208 :: 		
; baudRate start address is: 0 (R0)
0x0CCC	0xB081    SUB	SP, SP, #4
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
0x0CD2	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 209 :: 		
0x0CD4	0x480A    LDR	R0, [PC, #40]
0x0CD6	0xF7FFFE1F  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 210 :: 		
0x0CDA	0x4A0A    LDR	R2, [PC, #40]
0x0CDC	0xF2400100  MOVW	R1, #0
0x0CE0	0xB404    PUSH	(R2)
0x0CE2	0xB402    PUSH	(R1)
0x0CE4	0xF2400200  MOVW	R2, #0
0x0CE8	0x4619    MOV	R1, R3
0x0CEA	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0CEE	0x4804    LDR	R0, [PC, #16]
0x0CF0	0xF7FFFF42  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0CF4	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 211 :: 		
L_end_UART0_Init:
0x0CF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CFA	0xB001    ADD	SP, SP, #4
0x0CFC	0x4770    BX	LR
0x0CFE	0xBF00    NOP
0x0D00	0xA0004006  	UART0_BDH+0
0x0D04	0x20840000  	__GPIO_Module_UART0_PB16_17+0
; end of _UART0_Init
_mikrobus_logWrite:
;docking_station_HEXIWEAR.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1954	0xB083    SUB	SP, SP, #12
0x1956	0xF8CDE000  STR	LR, [SP, #0]
0x195A	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x195C	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;docking_station_HEXIWEAR.c, 321 :: 		uint8_t row = 13;
0x195E	0x220D    MOVS	R2, #13
0x1960	0xF88D2008  STRB	R2, [SP, #8]
0x1964	0x220A    MOVS	R2, #10
0x1966	0xF88D2009  STRB	R2, [SP, #9]
;docking_station_HEXIWEAR.c, 322 :: 		uint8_t line = 10;
;docking_station_HEXIWEAR.c, 323 :: 		switch( format )
0x196A	0xE01F    B	L_mikrobus_logWrite130
; format end address is: 4 (R1)
;docking_station_HEXIWEAR.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite132:
;docking_station_HEXIWEAR.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x196C	0xF7FFFB14  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 327 :: 		break;
0x1970	0xE023    B	L_mikrobus_logWrite131
;docking_station_HEXIWEAR.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite133:
;docking_station_HEXIWEAR.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite134:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1972	0x7802    LDRB	R2, [R0, #0]
0x1974	0xB12A    CBZ	R2, L_mikrobus_logWrite135
;docking_station_HEXIWEAR.c, 331 :: 		_log_write( ptr );
0x1976	0x9001    STR	R0, [SP, #4]
0x1978	0xF7FFFB0E  BL	docking_station_HEXIWEAR__log_write+0
0x197C	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 332 :: 		ptr++;
0x197E	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x1980	0xE7F7    B	L_mikrobus_logWrite134
L_mikrobus_logWrite135:
;docking_station_HEXIWEAR.c, 334 :: 		break;
0x1982	0xE01A    B	L_mikrobus_logWrite131
;docking_station_HEXIWEAR.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite136:
;docking_station_HEXIWEAR.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite137:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1984	0x7802    LDRB	R2, [R0, #0]
0x1986	0xB12A    CBZ	R2, L_mikrobus_logWrite138
;docking_station_HEXIWEAR.c, 338 :: 		_log_write( ptr );
0x1988	0x9001    STR	R0, [SP, #4]
0x198A	0xF7FFFB05  BL	docking_station_HEXIWEAR__log_write+0
0x198E	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 339 :: 		ptr++;
0x1990	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x1992	0xE7F7    B	L_mikrobus_logWrite137
L_mikrobus_logWrite138:
;docking_station_HEXIWEAR.c, 341 :: 		_log_write( &row );
0x1994	0xAA02    ADD	R2, SP, #8
0x1996	0x4610    MOV	R0, R2
0x1998	0xF7FFFAFE  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 342 :: 		_log_write( &line );
0x199C	0xF10D0209  ADD	R2, SP, #9
0x19A0	0x4610    MOV	R0, R2
0x19A2	0xF7FFFAF9  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 343 :: 		break;
0x19A6	0xE008    B	L_mikrobus_logWrite131
;docking_station_HEXIWEAR.c, 344 :: 		default :
L_mikrobus_logWrite139:
;docking_station_HEXIWEAR.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x19A8	0x2006    MOVS	R0, #6
0x19AA	0xE007    B	L_end_mikrobus_logWrite
;docking_station_HEXIWEAR.c, 346 :: 		}
L_mikrobus_logWrite130:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x19AC	0x2900    CMP	R1, #0
0x19AE	0xD0DD    BEQ	L_mikrobus_logWrite132
0x19B0	0x2901    CMP	R1, #1
0x19B2	0xD0DE    BEQ	L_mikrobus_logWrite133
0x19B4	0x2902    CMP	R1, #2
0x19B6	0xD0E5    BEQ	L_mikrobus_logWrite136
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x19B8	0xE7F6    B	L_mikrobus_logWrite139
L_mikrobus_logWrite131:
;docking_station_HEXIWEAR.c, 347 :: 		return 0;
0x19BA	0x2000    MOVS	R0, #0
;docking_station_HEXIWEAR.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x19BC	0xF8DDE000  LDR	LR, [SP, #0]
0x19C0	0xB003    ADD	SP, SP, #12
0x19C2	0x4770    BX	LR
; end of _mikrobus_logWrite
docking_station_HEXIWEAR__log_write:
;__ds_hexi_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x0F98	0xB081    SUB	SP, SP, #4
0x0F9A	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ds_hexi_log.c, 19 :: 		logger( *data_ );
0x0F9E	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x0FA0	0xB2CC    UXTB	R4, R1
0x0FA2	0xB2A0    UXTH	R0, R4
0x0FA4	0x4C03    LDR	R4, [PC, #12]
0x0FA6	0x6824    LDR	R4, [R4, #0]
0x0FA8	0x47A0    BLX	R4
;__ds_hexi_log.c, 20 :: 		return 0;
0x0FAA	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 21 :: 		}
L_end__log_write:
0x0FAC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FB0	0xB001    ADD	SP, SP, #4
0x0FB2	0x4770    BX	LR
0x0FB4	0x00941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x0BD8	0xB081    SUB	SP, SP, #4
0x0BDA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x0BDE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0BE0	0x4803    LDR	R0, [PC, #12]
0x0BE2	0xF7FFFE0D  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x0BE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BEA	0xB001    ADD	SP, SP, #4
0x0BEC	0x4770    BX	LR
0x0BEE	0xBF00    NOP
0x0BF0	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0800	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0802	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0806	0x4601    MOV	R1, R0
0x0808	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x080C	0x1D0A    ADDS	R2, R1, #4
0x080E	0x7813    LDRB	R3, [R2, #0]
0x0810	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0814	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x0816	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x0818	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x081A	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x081C	0xB001    ADD	SP, SP, #4
0x081E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x0C94	0xB081    SUB	SP, SP, #4
0x0C96	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x0C9A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C9C	0x4803    LDR	R0, [PC, #12]
0x0C9E	0xF7FFFDAF  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x0CA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA6	0xB001    ADD	SP, SP, #4
0x0CA8	0x4770    BX	LR
0x0CAA	0xBF00    NOP
0x0CAC	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x0CB0	0xB081    SUB	SP, SP, #4
0x0CB2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x0CB6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0CB8	0x4803    LDR	R0, [PC, #12]
0x0CBA	0xF7FFFDA1  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x0CBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC2	0xB001    ADD	SP, SP, #4
0x0CC4	0x4770    BX	LR
0x0CC6	0xBF00    NOP
0x0CC8	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x0C78	0xB081    SUB	SP, SP, #4
0x0C7A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x0C7E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C80	0x4803    LDR	R0, [PC, #12]
0x0C82	0xF7FFFDBD  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x0C86	0xF8DDE000  LDR	LR, [SP, #0]
0x0C8A	0xB001    ADD	SP, SP, #4
0x0C8C	0x4770    BX	LR
0x0C8E	0xBF00    NOP
0x0C90	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x0C40	0xB081    SUB	SP, SP, #4
0x0C42	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x0C46	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C48	0x4803    LDR	R0, [PC, #12]
0x0C4A	0xF7FFFDD9  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x0C4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C52	0xB001    ADD	SP, SP, #4
0x0C54	0x4770    BX	LR
0x0C56	0xBF00    NOP
0x0C58	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x0C5C	0xB081    SUB	SP, SP, #4
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x0C62	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C64	0x4803    LDR	R0, [PC, #12]
0x0C66	0xF7FFFDCB  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x0C6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C6E	0xB001    ADD	SP, SP, #4
0x0C70	0x4770    BX	LR
0x0C72	0xBF00    NOP
0x0C74	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
_applicationInit:
;Click_Slider2_KINETIS.c, 42 :: 		void applicationInit()
0x1A68	0xB081    SUB	SP, SP, #4
0x1A6A	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_KINETIS.c, 44 :: 		slider2_gpioDriverInit( (T_SLIDER2_P)&_MIKROBUS1_GPIO );
0x1A6E	0x480A    LDR	R0, [PC, #40]
0x1A70	0xF7FFFEB6  BL	_slider2_gpioDriverInit+0
;Click_Slider2_KINETIS.c, 45 :: 		slider2_enable(_SLIDER2_DEVICE_ENABLE);
0x1A74	0x2001    MOVS	R0, __SLIDER2_DEVICE_ENABLE
0x1A76	0xF7FFFF61  BL	_slider2_enable+0
;Click_Slider2_KINETIS.c, 46 :: 		slider2_setReference(_SLIDER2_MAX_VOLTAGE_2_048V);
0x1A7A	0x2001    MOVS	R0, __SLIDER2_MAX_VOLTAGE_2_048V
0x1A7C	0xF7FFFEA4  BL	_slider2_setReference+0
;Click_Slider2_KINETIS.c, 49 :: 		ADC0_Init();
0x1A80	0xF7FFFE8E  BL	_ADC0_Init+0
;Click_Slider2_KINETIS.c, 50 :: 		ADC0_Set_Input_Channel(_ADC_CHANNEL_12);
0x1A84	0xF44F5080  MOV	R0, #4096
0x1A88	0xF7FFFEB4  BL	_ADC0_Set_Input_Channel+0
;Click_Slider2_KINETIS.c, 52 :: 		Delay_100ms();
0x1A8C	0xF7FFFDE8  BL	_Delay_100ms+0
;Click_Slider2_KINETIS.c, 53 :: 		}
L_end_applicationInit:
0x1A90	0xF8DDE000  LDR	LR, [SP, #0]
0x1A94	0xB001    ADD	SP, SP, #4
0x1A96	0x4770    BX	LR
0x1A98	0x21C80000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_slider2_gpioDriverInit:
;__slider2_driver.c, 70 :: 		void slider2_gpioDriverInit(T_SLIDER2_P gpioObj)
; gpioObj start address is: 0 (R0)
0x17E0	0xB081    SUB	SP, SP, #4
0x17E2	0xF8CDE000  STR	LR, [SP, #0]
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_driver.c, 72 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
; gpioObj end address is: 0 (R0)
0x17E6	0xF7FFFBC7  BL	__slider2_driver_hal_gpioMap+0
;__slider2_driver.c, 73 :: 		}
L_end_slider2_gpioDriverInit:
0x17EA	0xF8DDE000  LDR	LR, [SP, #0]
0x17EE	0xB001    ADD	SP, SP, #4
0x17F0	0x4770    BX	LR
; end of _slider2_gpioDriverInit
__slider2_driver_hal_gpioMap:
;__slider2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x0F78	0xF2000108  ADDW	R1, R0, #8
0x0F7C	0x680A    LDR	R2, [R1, #0]
0x0F7E	0x4904    LDR	R1, [PC, #16]
0x0F80	0x600A    STR	R2, [R1, #0]
;__slider2_hal.c, 380 :: 		hal_gpio_pwmSet = tmp->gpioSet[ __PWM_PIN_OUTPUT__ ];
0x0F82	0xF2000118  ADDW	R1, R0, #24
; gpioObj end address is: 0 (R0)
0x0F86	0x680A    LDR	R2, [R1, #0]
0x0F88	0x4902    LDR	R1, [PC, #8]
0x0F8A	0x600A    STR	R2, [R1, #0]
;__slider2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x0F8C	0x4770    BX	LR
0x0F8E	0xBF00    NOP
0x0F90	0x00BC1FFF  	__slider2_driver_hal_gpio_csSet+0
0x0F94	0x00B81FFF  	__slider2_driver_hal_gpio_pwmSet+0
; end of __slider2_driver_hal_gpioMap
_slider2_enable:
;__slider2_driver.c, 77 :: 		void slider2_enable(uint8_t state)
; state start address is: 0 (R0)
0x193C	0xB081    SUB	SP, SP, #4
0x193E	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;__slider2_driver.c, 79 :: 		hal_gpio_csSet(state);
; state end address is: 0 (R0)
0x1942	0x4C03    LDR	R4, [PC, #12]
0x1944	0x6824    LDR	R4, [R4, #0]
0x1946	0x47A0    BLX	R4
;__slider2_driver.c, 80 :: 		}
L_end_slider2_enable:
0x1948	0xF8DDE000  LDR	LR, [SP, #0]
0x194C	0xB001    ADD	SP, SP, #4
0x194E	0x4770    BX	LR
0x1950	0x00BC1FFF  	__slider2_driver_hal_gpio_csSet+0
; end of _slider2_enable
docking_station_HEXIWEAR__setAN_1:
;__ds_hexi_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ PTB_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FF4	0x4901    LDR	R1, [PC, #4]
0x0FF6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0FF8	0x4770    BX	LR
0x0FFA	0xBF00    NOP
0x0FFC	0x080843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_1
docking_station_HEXIWEAR__setRST_1:
;__ds_hexi_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ PTB_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FE8	0x4901    LDR	R1, [PC, #4]
0x0FEA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0FEC	0x4770    BX	LR
0x0FEE	0xBF00    NOP
0x0FF0	0x082C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_1
docking_station_HEXIWEAR__setCS_1:
;__ds_hexi_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ PTC_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FDC	0x4901    LDR	R1, [PC, #4]
0x0FDE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0FE0	0x4770    BX	LR
0x0FE2	0xBF00    NOP
0x0FE4	0x101043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_1
docking_station_HEXIWEAR__setSCK_1:
;__ds_hexi_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x15C4	0x4901    LDR	R1, [PC, #4]
0x15C6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x15C8	0x4770    BX	LR
0x15CA	0xBF00    NOP
0x15CC	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_1
docking_station_HEXIWEAR__setMISO_1:
;__ds_hexi_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1624	0x4901    LDR	R1, [PC, #4]
0x1626	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1628	0x4770    BX	LR
0x162A	0xBF00    NOP
0x162C	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_1
docking_station_HEXIWEAR__setMOSI_1:
;__ds_hexi_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1630	0x4901    LDR	R1, [PC, #4]
0x1632	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1634	0x4770    BX	LR
0x1636	0xBF00    NOP
0x1638	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_1
docking_station_HEXIWEAR__setPWM_1:
;__ds_hexi_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ PTA_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x163C	0x4901    LDR	R1, [PC, #4]
0x163E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1640	0x4770    BX	LR
0x1642	0xBF00    NOP
0x1644	0x002843FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_1
docking_station_HEXIWEAR__setINT_1:
;__ds_hexi_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ PTB_PDOR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1654	0x4901    LDR	R1, [PC, #4]
0x1656	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1658	0x4770    BX	LR
0x165A	0xBF00    NOP
0x165C	0x083443FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_1
docking_station_HEXIWEAR__setRX_1:
;__ds_hexi_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ PTD_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x15D0	0x4901    LDR	R1, [PC, #4]
0x15D2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x15D4	0x4770    BX	LR
0x15D6	0xBF00    NOP
0x15D8	0x180843FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setRX_1
docking_station_HEXIWEAR__setTX_1:
;__ds_hexi_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ PTD_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x15F4	0x4901    LDR	R1, [PC, #4]
0x15F6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x15F8	0x4770    BX	LR
0x15FA	0xBF00    NOP
0x15FC	0x180C43FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setTX_1
docking_station_HEXIWEAR__setSCL_1:
;__ds_hexi_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1618	0x4901    LDR	R1, [PC, #4]
0x161A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x161C	0x4770    BX	LR
0x161E	0xBF00    NOP
0x1620	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_1
docking_station_HEXIWEAR__setSDA_1:
;__ds_hexi_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x160C	0x4901    LDR	R1, [PC, #4]
0x160E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1610	0x4770    BX	LR
0x1612	0xBF00    NOP
0x1614	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_1
docking_station_HEXIWEAR__setAN_2:
;__ds_hexi_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value) 	{ PTB_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1600	0x4901    LDR	R1, [PC, #4]
0x1602	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x1604	0x4770    BX	LR
0x1606	0xBF00    NOP
0x1608	0x080C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_2
docking_station_HEXIWEAR__setRST_2:
;__ds_hexi_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value) 	{ PTB_PDOR.B19 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x15DC	0x4901    LDR	R1, [PC, #4]
0x15DE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x15E0	0x4770    BX	LR
0x15E2	0xBF00    NOP
0x15E4	0x084C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_2
docking_station_HEXIWEAR__setCS_2:
;__ds_hexi_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value) 	{ PTC_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x15E8	0x4901    LDR	R1, [PC, #4]
0x15EA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x15EC	0x4770    BX	LR
0x15EE	0xBF00    NOP
0x15F0	0x100C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_2
docking_station_HEXIWEAR__setSCK_2:
;__ds_hexi_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1648	0x4901    LDR	R1, [PC, #4]
0x164A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x164C	0x4770    BX	LR
0x164E	0xBF00    NOP
0x1650	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_2
docking_station_HEXIWEAR__setMISO_2:
;__ds_hexi_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E7C	0x4901    LDR	R1, [PC, #4]
0x0E7E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0E80	0x4770    BX	LR
0x0E82	0xBF00    NOP
0x0E84	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_2
docking_station_HEXIWEAR__setMOSI_2:
;__ds_hexi_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E70	0x4901    LDR	R1, [PC, #4]
0x0E72	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x0E74	0x4770    BX	LR
0x0E76	0xBF00    NOP
0x0E78	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_2
docking_station_HEXIWEAR__setPWM_2:
;__ds_hexi_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value) 	{ PTA_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E88	0x4901    LDR	R1, [PC, #4]
0x0E8A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x0E8C	0x4770    BX	LR
0x0E8E	0xBF00    NOP
0x0E90	0x002C43FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_2
docking_station_HEXIWEAR__setINT_2:
;__ds_hexi_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value) 	{ PTB_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EA0	0x4901    LDR	R1, [PC, #4]
0x0EA2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x0EA4	0x4770    BX	LR
0x0EA6	0xBF00    NOP
0x0EA8	0x082043FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_2
docking_station_HEXIWEAR__setRX_2:
;__ds_hexi_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value) 	{ PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E94	0x4901    LDR	R1, [PC, #4]
0x0E96	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0E98	0x4770    BX	LR
0x0E9A	0xBF00    NOP
0x0E9C	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_2
docking_station_HEXIWEAR__setTX_2:
;__ds_hexi_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value) 	{ PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E64	0x4901    LDR	R1, [PC, #4]
0x0E66	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0E68	0x4770    BX	LR
0x0E6A	0xBF00    NOP
0x0E6C	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_2
docking_station_HEXIWEAR__setSCL_2:
;__ds_hexi_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E34	0x4901    LDR	R1, [PC, #4]
0x0E36	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0E38	0x4770    BX	LR
0x0E3A	0xBF00    NOP
0x0E3C	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_2
docking_station_HEXIWEAR__setSDA_2:
;__ds_hexi_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E28	0x4901    LDR	R1, [PC, #4]
0x0E2A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0E2C	0x4770    BX	LR
0x0E2E	0xBF00    NOP
0x0E30	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_2
docking_station_HEXIWEAR__setAN_3:
;__ds_hexi_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)   { PTB_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E58	0x4901    LDR	R1, [PC, #4]
0x0E5A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x0E5C	0x4770    BX	LR
0x0E5E	0xBF00    NOP
0x0E60	0x081843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_3
docking_station_HEXIWEAR__setRST_3:
;__ds_hexi_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)   { PTB_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E4C	0x4901    LDR	R1, [PC, #4]
0x0E4E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x0E50	0x4770    BX	LR
0x0E52	0xBF00    NOP
0x0E54	0x082843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_3
docking_station_HEXIWEAR__setCS_3:
;__ds_hexi_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)   { PTC_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E40	0x4901    LDR	R1, [PC, #4]
0x0E42	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x0E44	0x4770    BX	LR
0x0E46	0xBF00    NOP
0x0E48	0x100843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_3
docking_station_HEXIWEAR__setSCK_3:
;__ds_hexi_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)   { PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EAC	0x4901    LDR	R1, [PC, #4]
0x0EAE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x0EB0	0x4770    BX	LR
0x0EB2	0xBF00    NOP
0x0EB4	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_3
docking_station_HEXIWEAR__setMISO_3:
;__ds_hexi_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)   { PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F48	0x4901    LDR	R1, [PC, #4]
0x0F4A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x0F4C	0x4770    BX	LR
0x0F4E	0xBF00    NOP
0x0F50	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_3
docking_station_HEXIWEAR__setMOSI_3:
;__ds_hexi_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)   { PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F3C	0x4901    LDR	R1, [PC, #4]
0x0F3E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x0F40	0x4770    BX	LR
0x0F42	0xBF00    NOP
0x0F44	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_3
docking_station_HEXIWEAR__setPWM_3:
;__ds_hexi_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)   { PTA_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F54	0x4901    LDR	R1, [PC, #4]
0x0F56	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x0F58	0x4770    BX	LR
0x0F5A	0xBF00    NOP
0x0F5C	0x001043FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_3
docking_station_HEXIWEAR__setINT_3:
;__ds_hexi_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)   { PTB_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F6C	0x4901    LDR	R1, [PC, #4]
0x0F6E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x0F70	0x4770    BX	LR
0x0F72	0xBF00    NOP
0x0F74	0x081C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_3
docking_station_HEXIWEAR__setRX_3:
;__ds_hexi_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)   { PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F60	0x4901    LDR	R1, [PC, #4]
0x0F62	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x0F64	0x4770    BX	LR
0x0F66	0xBF00    NOP
0x0F68	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_3
docking_station_HEXIWEAR__setTX_3:
;__ds_hexi_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)   { PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F30	0x4901    LDR	R1, [PC, #4]
0x0F32	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x0F34	0x4770    BX	LR
0x0F36	0xBF00    NOP
0x0F38	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_3
docking_station_HEXIWEAR__setSCL_3:
;__ds_hexi_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)   { PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EC4	0x4901    LDR	R1, [PC, #4]
0x0EC6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x0EC8	0x4770    BX	LR
0x0ECA	0xBF00    NOP
0x0ECC	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_3
docking_station_HEXIWEAR__setSDA_3:
;__ds_hexi_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)   { PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EB8	0x4901    LDR	R1, [PC, #4]
0x0EBA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x0EBC	0x4770    BX	LR
0x0EBE	0xBF00    NOP
0x0EC0	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_3
_slider2_setReference:
;__slider2_driver.c, 82 :: 		void slider2_setReference(uint8_t ref)
; ref start address is: 0 (R0)
0x17C8	0xB081    SUB	SP, SP, #4
0x17CA	0xF8CDE000  STR	LR, [SP, #0]
; ref end address is: 0 (R0)
; ref start address is: 0 (R0)
;__slider2_driver.c, 84 :: 		hal_gpio_pwmSet(ref);
; ref end address is: 0 (R0)
0x17CE	0x4C03    LDR	R4, [PC, #12]
0x17D0	0x6824    LDR	R4, [R4, #0]
0x17D2	0x47A0    BLX	R4
;__slider2_driver.c, 85 :: 		}
L_end_slider2_setReference:
0x17D4	0xF8DDE000  LDR	LR, [SP, #0]
0x17D8	0xB001    ADD	SP, SP, #4
0x17DA	0x4770    BX	LR
0x17DC	0x00B81FFF  	__slider2_driver_hal_gpio_pwmSet+0
; end of _slider2_setReference
_ADC0_Init:
;__Lib_ADC_01_K64.c, 624 :: 		
0x17A0	0xB081    SUB	SP, SP, #4
0x17A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_01_K64.c, 625 :: 		
0x17A6	0x2100    MOVS	R1, #0
0x17A8	0x4804    LDR	R0, [PC, #16]
0x17AA	0xF7FFFB9D  BL	__Lib_ADC_01_K64_ADCx_Init+0
;__Lib_ADC_01_K64.c, 626 :: 		
0x17AE	0x4904    LDR	R1, [PC, #16]
0x17B0	0x4804    LDR	R0, [PC, #16]
0x17B2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_01_K64.c, 627 :: 		
L_end_ADC0_Init:
0x17B4	0xF8DDE000  LDR	LR, [SP, #0]
0x17B8	0xB001    ADD	SP, SP, #4
0x17BA	0x4770    BX	LR
0x17BC	0xB0004003  	ADC0_SC1A+0
0x17C0	0x0F150000  	_ADC0_Get_Sample+0
0x17C4	0x00281FFF  	_ADC_Get_Sample_Ptr+0
; end of _ADC0_Init
__Lib_ADC_01_K64_ADCx_Init:
;__Lib_ADC_01_K64.c, 446 :: 		
; reference start address is: 4 (R1)
; base start address is: 0 (R0)
0x0EE8	0xB081    SUB	SP, SP, #4
0x0EEA	0xF8CDE000  STR	LR, [SP, #0]
0x0EEE	0x4603    MOV	R3, R0
0x0EF0	0xB2CC    UXTB	R4, R1
; reference end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 12 (R3)
; reference start address is: 16 (R4)
;__Lib_ADC_01_K64.c, 447 :: 		
0x0EF2	0x4806    LDR	R0, [PC, #24]
0x0EF4	0xF7FFFE7E  BL	__Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault+0
;__Lib_ADC_01_K64.c, 448 :: 		
0x0EF8	0x4A05    LDR	R2, [PC, #20]
0x0EFA	0x7014    STRB	R4, [R2, #0]
; reference end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 449 :: 		
0x0EFC	0x4903    LDR	R1, [PC, #12]
0x0EFE	0x4618    MOV	R0, R3
; base end address is: 12 (R3)
0x0F00	0xF7FFFF5C  BL	__Lib_ADC_01_K64_ADC16_DRV_Init+0
;__Lib_ADC_01_K64.c, 450 :: 		
L_end_ADCx_Init:
0x0F04	0xF8DDE000  LDR	LR, [SP, #0]
0x0F08	0xB001    ADD	SP, SP, #4
0x0F0A	0x4770    BX	LR
0x0F0C	0x00981FFF  	__Lib_ADC_01_K64_adcUserConfig+0
0x0F10	0x00A11FFF  	__Lib_ADC_01_K64_adcUserConfig+9
; end of __Lib_ADC_01_K64_ADCx_Init
__Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault:
;__Lib_ADC_01_K64.c, 121 :: 		
; userConfigPtr start address is: 0 (R0)
0x0BF4	0xB081    SUB	SP, SP, #4
; userConfigPtr end address is: 0 (R0)
; userConfigPtr start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 123 :: 		
0x0BF6	0xB908    CBNZ	R0, L___Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault0
; userConfigPtr end address is: 0 (R0)
;__Lib_ADC_01_K64.c, 125 :: 		
0x0BF8	0x2001    MOVS	R0, #1
0x0BFA	0xE01F    B	L_end_ADC16_DRV_StructInitUserConfigDefault
;__Lib_ADC_01_K64.c, 126 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault0:
;__Lib_ADC_01_K64.c, 129 :: 		
; userConfigPtr start address is: 0 (R0)
0x0BFC	0x2101    MOVS	R1, #1
0x0BFE	0x7001    STRB	R1, [R0, #0]
;__Lib_ADC_01_K64.c, 130 :: 		
0x0C00	0x1C42    ADDS	R2, R0, #1
0x0C02	0x2103    MOVS	R1, #3
0x0C04	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 131 :: 		
0x0C06	0x1C82    ADDS	R2, R0, #2
0x0C08	0x2101    MOVS	R1, #1
0x0C0A	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 132 :: 		
0x0C0C	0x1CC2    ADDS	R2, R0, #3
0x0C0E	0x2101    MOVS	R1, #1
0x0C10	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 133 :: 		
0x0C12	0x1D02    ADDS	R2, R0, #4
0x0C14	0x2103    MOVS	R1, #3
0x0C16	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 134 :: 		
0x0C18	0x1D42    ADDS	R2, R0, #5
0x0C1A	0x2101    MOVS	R1, #1
0x0C1C	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 135 :: 		
0x0C1E	0x1D82    ADDS	R2, R0, #6
0x0C20	0x2100    MOVS	R1, #0
0x0C22	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 136 :: 		
0x0C24	0x1DC2    ADDS	R2, R0, #7
0x0C26	0x2100    MOVS	R1, #0
0x0C28	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 137 :: 		
0x0C2A	0xF2000208  ADDW	R2, R0, #8
0x0C2E	0x2100    MOVS	R1, #0
0x0C30	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 139 :: 		
0x0C32	0xF200020A  ADDW	R2, R0, #10
; userConfigPtr end address is: 0 (R0)
0x0C36	0x2100    MOVS	R1, #0
0x0C38	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 141 :: 		
0x0C3A	0x2000    MOVS	R0, #0
;__Lib_ADC_01_K64.c, 142 :: 		
L_end_ADC16_DRV_StructInitUserConfigDefault:
0x0C3C	0xB001    ADD	SP, SP, #4
0x0C3E	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault
__Lib_ADC_01_K64_ADC16_DRV_Init:
;__Lib_ADC_01_K64.c, 270 :: 		
; userConfigPtr start address is: 4 (R1)
; base start address is: 0 (R0)
0x0DBC	0xB081    SUB	SP, SP, #4
0x0DBE	0xF8CDE000  STR	LR, [SP, #0]
0x0DC2	0x4603    MOV	R3, R0
0x0DC4	0x460C    MOV	R4, R1
; userConfigPtr end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 12 (R3)
; userConfigPtr start address is: 16 (R4)
;__Lib_ADC_01_K64.c, 272 :: 		
0x0DC6	0xB90C    CBNZ	R4, L___Lib_ADC_01_K64_ADC16_DRV_Init10
; base end address is: 12 (R3)
; userConfigPtr end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 274 :: 		
0x0DC8	0x2001    MOVS	R0, #1
0x0DCA	0xE00A    B	L_end_ADC16_DRV_Init
;__Lib_ADC_01_K64.c, 275 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_Init10:
;__Lib_ADC_01_K64.c, 277 :: 		
; userConfigPtr start address is: 16 (R4)
; base start address is: 12 (R3)
0x0DCC	0x4618    MOV	R0, R3
0x0DCE	0xF7FFFD43  BL	__Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock+0
;__Lib_ADC_01_K64.c, 280 :: 		
0x0DD2	0x4618    MOV	R0, R3
0x0DD4	0xF7FFFD24  BL	__Lib_ADC_01_K64_ADC16_HAL_Init+0
;__Lib_ADC_01_K64.c, 281 :: 		
0x0DD8	0x4621    MOV	R1, R4
; userConfigPtr end address is: 16 (R4)
0x0DDA	0x4618    MOV	R0, R3
; base end address is: 12 (R3)
0x0DDC	0xF7FFFE42  BL	__Lib_ADC_01_K64_ADC16_HAL_ConfigConverter+0
;__Lib_ADC_01_K64.c, 283 :: 		
0x0DE0	0x2000    MOVS	R0, #0
;__Lib_ADC_01_K64.c, 284 :: 		
L_end_ADC16_DRV_Init:
0x0DE2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE6	0xB001    ADD	SP, SP, #4
0x0DE8	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_Init
__Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock:
;__Lib_ADC_01_K64.c, 151 :: 		
; base start address is: 0 (R0)
0x0858	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 153 :: 		
0x085A	0x4908    LDR	R1, [PC, #32]
0x085C	0x4288    CMP	R0, R1
0x085E	0xD104    BNE	L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock1
; base end address is: 0 (R0)
;__Lib_ADC_01_K64.c, 154 :: 		
0x0860	0x2201    MOVS	R2, #1
0x0862	0xB252    SXTB	R2, R2
0x0864	0x4906    LDR	R1, [PC, #24]
0x0866	0x600A    STR	R2, [R1, #0]
0x0868	0xE006    B	L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock2
L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock1:
;__Lib_ADC_01_K64.c, 155 :: 		
; base start address is: 0 (R0)
0x086A	0x4906    LDR	R1, [PC, #24]
0x086C	0x4288    CMP	R0, R1
0x086E	0xD103    BNE	L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock3
; base end address is: 0 (R0)
;__Lib_ADC_01_K64.c, 156 :: 		
0x0870	0x2201    MOVS	R2, #1
0x0872	0xB252    SXTB	R2, R2
0x0874	0x4904    LDR	R1, [PC, #16]
0x0876	0x600A    STR	R2, [R1, #0]
L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock3:
L___Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock2:
;__Lib_ADC_01_K64.c, 157 :: 		
L_end_CLOCK_SYS_EnableAdcClock:
0x0878	0xB001    ADD	SP, SP, #4
0x087A	0x4770    BX	LR
0x087C	0xB0004003  	ADC0_SC1A+0
0x0880	0x07EC4290  	SIM_SCGC6+0
0x0884	0xB000400B  	ADC1_SC1A+0
0x0888	0x066C4290  	SIM_SCGC3+0
; end of __Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock
__Lib_ADC_01_K64_ADC16_HAL_Init:
;__Lib_ADC_01_K64.c, 169 :: 		
; base start address is: 0 (R0)
0x0820	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 171 :: 		
0x0822	0xF2000208  ADDW	R2, R0, #8
0x0826	0x2100    MOVS	R1, #0
0x0828	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 172 :: 		
0x082A	0xF200020C  ADDW	R2, R0, #12
0x082E	0x2100    MOVS	R1, #0
0x0830	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 173 :: 		
0x0832	0xF2000218  ADDW	R2, R0, #24
0x0836	0x2100    MOVS	R1, #0
0x0838	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 174 :: 		
0x083A	0xF200021C  ADDW	R2, R0, #28
0x083E	0x2100    MOVS	R1, #0
0x0840	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 175 :: 		
0x0842	0xF2000220  ADDW	R2, R0, #32
0x0846	0x2100    MOVS	R1, #0
0x0848	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 176 :: 		
0x084A	0xF2000224  ADDW	R2, R0, #36
; base end address is: 0 (R0)
0x084E	0x2100    MOVS	R1, #0
0x0850	0x6011    STR	R1, [R2, #0]
;__Lib_ADC_01_K64.c, 177 :: 		
L_end_ADC16_HAL_Init:
0x0852	0xB001    ADD	SP, SP, #4
0x0854	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_HAL_Init
__Lib_ADC_01_K64_ADC16_HAL_ConfigConverter:
;__Lib_ADC_01_K64.c, 188 :: 		
; configPtr start address is: 4 (R1)
; base start address is: 0 (R0)
0x0A64	0xB081    SUB	SP, SP, #4
; configPtr end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; configPtr start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 192 :: 		
0x0A66	0xF2000208  ADDW	R2, R0, #8
0x0A6A	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 197 :: 		
0x0A6C	0xB293    UXTH	R3, R2
0x0A6E	0xF64F7200  MOVW	R2, #65280
0x0A72	0x4013    ANDS	R3, R2
0x0A74	0xB29B    UXTH	R3, R3
; cfg1 start address is: 12 (R3)
;__Lib_ADC_01_K64.c, 200 :: 		
0x0A76	0x780A    LDRB	R2, [R1, #0]
0x0A78	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter57
;__Lib_ADC_01_K64.c, 202 :: 		
0x0A7A	0xF0430380  ORR	R3, R3, #128
0x0A7E	0xB29B    UXTH	R3, R3
; cfg1 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 203 :: 		
0x0A80	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter4
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter57:
;__Lib_ADC_01_K64.c, 200 :: 		
;__Lib_ADC_01_K64.c, 203 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter4:
;__Lib_ADC_01_K64.c, 205 :: 		
; cfg1 start address is: 12 (R3)
0x0A82	0x1C4A    ADDS	R2, R1, #1
0x0A84	0x7812    LDRB	R2, [R2, #0]
0x0A86	0x0152    LSLS	R2, R2, #5
0x0A88	0xB292    UXTH	R2, R2
0x0A8A	0xF0020260  AND	R2, R2, #96
0x0A8E	0xB292    UXTH	R2, R2
0x0A90	0xEA430402  ORR	R4, R3, R2, LSL #0
0x0A94	0xB2A4    UXTH	R4, R4
; cfg1 end address is: 12 (R3)
; cfg1 start address is: 16 (R4)
;__Lib_ADC_01_K64.c, 207 :: 		
0x0A96	0x1C8A    ADDS	R2, R1, #2
0x0A98	0x7812    LDRB	R2, [R2, #0]
0x0A9A	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter58
;__Lib_ADC_01_K64.c, 209 :: 		
0x0A9C	0xF0440410  ORR	R4, R4, #16
0x0AA0	0xB2A4    UXTH	R4, R4
; cfg1 end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 210 :: 		
0x0AA2	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter5
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter58:
;__Lib_ADC_01_K64.c, 207 :: 		
;__Lib_ADC_01_K64.c, 210 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter5:
;__Lib_ADC_01_K64.c, 212 :: 		
; cfg1 start address is: 16 (R4)
0x0AA4	0x1CCA    ADDS	R2, R1, #3
0x0AA6	0x7812    LDRB	R2, [R2, #0]
0x0AA8	0x0092    LSLS	R2, R2, #2
0x0AAA	0xB292    UXTH	R2, R2
0x0AAC	0xF002020C  AND	R2, R2, #12
0x0AB0	0xB292    UXTH	R2, R2
0x0AB2	0xEA440302  ORR	R3, R4, R2, LSL #0
0x0AB6	0xB29B    UXTH	R3, R3
; cfg1 end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 214 :: 		
0x0AB8	0x1D0A    ADDS	R2, R1, #4
0x0ABA	0x7812    LDRB	R2, [R2, #0]
0x0ABC	0xF0020203  AND	R2, R2, #3
0x0AC0	0xB2D2    UXTB	R2, R2
0x0AC2	0xEA430202  ORR	R2, R3, R2, LSL #0
; cfg1 start address is: 16 (R4)
0x0AC6	0xB294    UXTH	R4, R2
;__Lib_ADC_01_K64.c, 216 :: 		
0x0AC8	0xF200020C  ADDW	R2, R0, #12
0x0ACC	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 219 :: 		
0x0ACE	0xB293    UXTH	R3, R2
0x0AD0	0xF64F72F0  MOVW	R2, #65520
0x0AD4	0x4013    ANDS	R3, R2
0x0AD6	0xB29B    UXTH	R3, R3
; cfg2 start address is: 12 (R3)
;__Lib_ADC_01_K64.c, 221 :: 		
0x0AD8	0x1D4A    ADDS	R2, R1, #5
0x0ADA	0x7812    LDRB	R2, [R2, #0]
0x0ADC	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter59
;__Lib_ADC_01_K64.c, 223 :: 		
0x0ADE	0xF0430308  ORR	R3, R3, #8
0x0AE2	0xB29B    UXTH	R3, R3
; cfg2 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 224 :: 		
0x0AE4	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter6
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter59:
;__Lib_ADC_01_K64.c, 221 :: 		
;__Lib_ADC_01_K64.c, 224 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter6:
;__Lib_ADC_01_K64.c, 226 :: 		
; cfg2 start address is: 12 (R3)
0x0AE6	0x1D8A    ADDS	R2, R1, #6
0x0AE8	0x7812    LDRB	R2, [R2, #0]
0x0AEA	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter60
;__Lib_ADC_01_K64.c, 228 :: 		
0x0AEC	0xF0430304  ORR	R3, R3, #4
0x0AF0	0xB29B    UXTH	R3, R3
; cfg2 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 229 :: 		
0x0AF2	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter7
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter60:
;__Lib_ADC_01_K64.c, 226 :: 		
;__Lib_ADC_01_K64.c, 229 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter7:
;__Lib_ADC_01_K64.c, 231 :: 		
; cfg2 start address is: 12 (R3)
0x0AF4	0x1DCA    ADDS	R2, R1, #7
0x0AF6	0x7812    LDRB	R2, [R2, #0]
0x0AF8	0xF0020203  AND	R2, R2, #3
0x0AFC	0xB2D2    UXTB	R2, R2
0x0AFE	0xEA430202  ORR	R2, R3, R2, LSL #0
; cfg2 end address is: 12 (R3)
; cfg2 start address is: 20 (R5)
0x0B02	0xB295    UXTH	R5, R2
;__Lib_ADC_01_K64.c, 233 :: 		
0x0B04	0xF2000220  ADDW	R2, R0, #32
0x0B08	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 236 :: 		
0x0B0A	0xB293    UXTH	R3, R2
0x0B0C	0xF64F72BC  MOVW	R2, #65468
0x0B10	0x4013    ANDS	R3, R2
0x0B12	0xB29B    UXTH	R3, R3
; sc2 start address is: 12 (R3)
;__Lib_ADC_01_K64.c, 238 :: 		
0x0B14	0xF2010208  ADDW	R2, R1, #8
0x0B18	0x7812    LDRB	R2, [R2, #0]
0x0B1A	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter61
;__Lib_ADC_01_K64.c, 240 :: 		
0x0B1C	0xF0430340  ORR	R3, R3, #64
0x0B20	0xB29B    UXTH	R3, R3
; sc2 end address is: 12 (R3)
;__Lib_ADC_01_K64.c, 241 :: 		
0x0B22	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter8
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter61:
;__Lib_ADC_01_K64.c, 238 :: 		
;__Lib_ADC_01_K64.c, 241 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter8:
;__Lib_ADC_01_K64.c, 243 :: 		
; sc2 start address is: 12 (R3)
0x0B24	0xF2010209  ADDW	R2, R1, #9
0x0B28	0x7812    LDRB	R2, [R2, #0]
0x0B2A	0xF0020203  AND	R2, R2, #3
0x0B2E	0xB2D2    UXTB	R2, R2
0x0B30	0xEA430202  ORR	R2, R3, R2, LSL #0
; sc2 end address is: 12 (R3)
; sc2 start address is: 24 (R6)
0x0B34	0xB296    UXTH	R6, R2
;__Lib_ADC_01_K64.c, 245 :: 		
0x0B36	0xF2000224  ADDW	R2, R0, #36
0x0B3A	0x6812    LDR	R2, [R2, #0]
;__Lib_ADC_01_K64.c, 247 :: 		
0x0B3C	0xB293    UXTH	R3, R2
0x0B3E	0xF64F72B7  MOVW	R2, #65463
0x0B42	0xEA030202  AND	R2, R3, R2, LSL #0
; sc3 start address is: 12 (R3)
0x0B46	0xB293    UXTH	R3, R2
;__Lib_ADC_01_K64.c, 249 :: 		
0x0B48	0xF201020A  ADDW	R2, R1, #10
; configPtr end address is: 4 (R1)
0x0B4C	0x7812    LDRB	R2, [R2, #0]
0x0B4E	0xB11A    CBZ	R2, L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter62
;__Lib_ADC_01_K64.c, 251 :: 		
0x0B50	0xF0430108  ORR	R1, R3, #8
0x0B54	0xB289    UXTH	R1, R1
; sc3 end address is: 12 (R3)
; sc3 start address is: 4 (R1)
; sc3 end address is: 4 (R1)
;__Lib_ADC_01_K64.c, 252 :: 		
0x0B56	0xE000    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter9
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter62:
;__Lib_ADC_01_K64.c, 249 :: 		
0x0B58	0xB299    UXTH	R1, R3
;__Lib_ADC_01_K64.c, 252 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigConverter9:
;__Lib_ADC_01_K64.c, 254 :: 		
; sc3 start address is: 4 (R1)
0x0B5A	0xF2000208  ADDW	R2, R0, #8
0x0B5E	0x6014    STR	R4, [R2, #0]
; cfg1 end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 255 :: 		
0x0B60	0xF200020C  ADDW	R2, R0, #12
0x0B64	0x6015    STR	R5, [R2, #0]
; cfg2 end address is: 20 (R5)
;__Lib_ADC_01_K64.c, 256 :: 		
0x0B66	0xF2000220  ADDW	R2, R0, #32
0x0B6A	0x6016    STR	R6, [R2, #0]
; sc2 end address is: 24 (R6)
;__Lib_ADC_01_K64.c, 257 :: 		
0x0B6C	0xF2000224  ADDW	R2, R0, #36
; base end address is: 0 (R0)
0x0B70	0x6011    STR	R1, [R2, #0]
; sc3 end address is: 4 (R1)
;__Lib_ADC_01_K64.c, 258 :: 		
L_end_ADC16_HAL_ConfigConverter:
0x0B72	0xB001    ADD	SP, SP, #4
0x0B74	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_HAL_ConfigConverter
_ADC0_Set_Input_Channel:
;__Lib_ADC_01_K64.c, 482 :: 		
; input_mask start address is: 0 (R0)
0x17F4	0xB081    SUB	SP, SP, #4
0x17F6	0xF8CDE000  STR	LR, [SP, #0]
0x17FA	0x4680    MOV	R8, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 32 (R8)
;__Lib_ADC_01_K64.c, 483 :: 		
0x17FC	0x4948    LDR	R1, [PC, #288]
0x17FE	0x6809    LDR	R1, [R1, #0]
0x1800	0xB169    CBZ	R1, L_ADC0_Set_Input_Channel16
;__Lib_ADC_01_K64.c, 487 :: 		
0x1802	0xF3C80180  UBFX	R1, R8, #2, #1
; input_mask end address is: 32 (R8)
0x1806	0xB149    CBZ	R1, L_ADC0_Set_Input_Channel17
;__Lib_ADC_01_K64.c, 488 :: 		
0x1808	0xF04F0104  MOV	R1, #4
0x180C	0x4845    LDR	R0, [PC, #276]
0x180E	0xF7FFFB5F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_01_K64.c, 489 :: 		
0x1812	0xF04F0108  MOV	R1, #8
0x1816	0x4843    LDR	R0, [PC, #268]
0x1818	0xF7FFFB5A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_01_K64.c, 490 :: 		
L_ADC0_Set_Input_Channel17:
;__Lib_ADC_01_K64.c, 527 :: 		
0x181C	0xE07B    B	L_ADC0_Set_Input_Channel18
L_ADC0_Set_Input_Channel16:
;__Lib_ADC_01_K64.c, 533 :: 		
; input_mask start address is: 32 (R8)
0x181E	0xF3C80180  UBFX	R1, R8, #2, #1
0x1822	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel19
;__Lib_ADC_01_K64.c, 534 :: 		
0x1824	0xF04F0104  MOV	R1, #4
0x1828	0x483E    LDR	R0, [PC, #248]
0x182A	0xF7FFFB51  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel19:
;__Lib_ADC_01_K64.c, 538 :: 		
0x182E	0x493E    LDR	R1, [PC, #248]
0x1830	0x6809    LDR	R1, [R1, #0]
0x1832	0xB101    CBZ	R1, L_ADC0_Set_Input_Channel20
;__Lib_ADC_01_K64.c, 543 :: 		
0x1834	0xE01F    B	L_ADC0_Set_Input_Channel21
L_ADC0_Set_Input_Channel20:
;__Lib_ADC_01_K64.c, 546 :: 		
0x1836	0xF3C81100  UBFX	R1, R8, #4, #1
0x183A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel22
;__Lib_ADC_01_K64.c, 547 :: 		
0x183C	0xF04F0104  MOV	R1, #4
0x1840	0x483A    LDR	R0, [PC, #232]
0x1842	0xF7FFFB45  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel22:
;__Lib_ADC_01_K64.c, 549 :: 		
0x1846	0xF3C81140  UBFX	R1, R8, #5, #1
0x184A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel23
;__Lib_ADC_01_K64.c, 550 :: 		
0x184C	0xF04F0102  MOV	R1, #2
0x1850	0x4837    LDR	R0, [PC, #220]
0x1852	0xF7FFFB3D  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel23:
;__Lib_ADC_01_K64.c, 552 :: 		
0x1856	0xF3C81180  UBFX	R1, R8, #6, #1
0x185A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel24
;__Lib_ADC_01_K64.c, 553 :: 		
0x185C	0xF04F0120  MOV	R1, #32
0x1860	0x4833    LDR	R0, [PC, #204]
0x1862	0xF7FFFB35  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel24:
;__Lib_ADC_01_K64.c, 555 :: 		
0x1866	0xF3C811C0  UBFX	R1, R8, #7, #1
0x186A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel25
;__Lib_ADC_01_K64.c, 556 :: 		
0x186C	0xF04F0140  MOV	R1, #64
0x1870	0x482F    LDR	R0, [PC, #188]
0x1872	0xF7FFFB2D  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel25:
;__Lib_ADC_01_K64.c, 557 :: 		
L_ADC0_Set_Input_Channel21:
;__Lib_ADC_01_K64.c, 558 :: 		
0x1876	0xF3C82100  UBFX	R1, R8, #8, #1
0x187A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel26
;__Lib_ADC_01_K64.c, 559 :: 		
0x187C	0xF04F0101  MOV	R1, #1
0x1880	0x482C    LDR	R0, [PC, #176]
0x1882	0xF7FFFB25  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel26:
;__Lib_ADC_01_K64.c, 561 :: 		
0x1886	0xF3C82140  UBFX	R1, R8, #9, #1
0x188A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel27
;__Lib_ADC_01_K64.c, 562 :: 		
0x188C	0xF04F0102  MOV	R1, #2
0x1890	0x4828    LDR	R0, [PC, #160]
0x1892	0xF7FFFB1D  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel27:
;__Lib_ADC_01_K64.c, 564 :: 		
0x1896	0xF3C82180  UBFX	R1, R8, #10, #1
0x189A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel28
;__Lib_ADC_01_K64.c, 565 :: 		
0x189C	0xF04F0180  MOV	R1, #128
0x18A0	0x4825    LDR	R0, [PC, #148]
0x18A2	0xF7FFFB15  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel28:
;__Lib_ADC_01_K64.c, 567 :: 		
0x18A6	0xF3C821C0  UBFX	R1, R8, #11, #1
0x18AA	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel29
;__Lib_ADC_01_K64.c, 568 :: 		
0x18AC	0xF44F7180  MOV	R1, #256
0x18B0	0x4821    LDR	R0, [PC, #132]
0x18B2	0xF7FFFB0D  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel29:
;__Lib_ADC_01_K64.c, 570 :: 		
0x18B6	0xF3C83100  UBFX	R1, R8, #12, #1
0x18BA	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel30
;__Lib_ADC_01_K64.c, 571 :: 		
0x18BC	0xF04F0104  MOV	R1, #4
0x18C0	0x481C    LDR	R0, [PC, #112]
0x18C2	0xF7FFFB05  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel30:
;__Lib_ADC_01_K64.c, 573 :: 		
0x18C6	0xF3C83140  UBFX	R1, R8, #13, #1
0x18CA	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel31
;__Lib_ADC_01_K64.c, 574 :: 		
0x18CC	0xF04F0108  MOV	R1, #8
0x18D0	0x4818    LDR	R0, [PC, #96]
0x18D2	0xF7FFFAFD  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel31:
;__Lib_ADC_01_K64.c, 576 :: 		
0x18D6	0xF3C83180  UBFX	R1, R8, #14, #1
0x18DA	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel32
;__Lib_ADC_01_K64.c, 577 :: 		
0x18DC	0xF04F0101  MOV	R1, #1
0x18E0	0x4812    LDR	R0, [PC, #72]
0x18E2	0xF7FFFAF5  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel32:
;__Lib_ADC_01_K64.c, 579 :: 		
0x18E6	0xF3C831C0  UBFX	R1, R8, #15, #1
0x18EA	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel33
;__Lib_ADC_01_K64.c, 580 :: 		
0x18EC	0xF04F0102  MOV	R1, #2
0x18F0	0x480E    LDR	R0, [PC, #56]
0x18F2	0xF7FFFAED  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel33:
;__Lib_ADC_01_K64.c, 584 :: 		
0x18F6	0xF3C84140  UBFX	R1, R8, #17, #1
0x18FA	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel34
;__Lib_ADC_01_K64.c, 585 :: 		
0x18FC	0xF04F7180  MOV	R1, #16777216
0x1900	0x4808    LDR	R0, [PC, #32]
0x1902	0xF7FFFAE5  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel34:
;__Lib_ADC_01_K64.c, 587 :: 		
0x1906	0xF3C84180  UBFX	R1, R8, #18, #1
; input_mask end address is: 32 (R8)
0x190A	0xB121    CBZ	R1, L_ADC0_Set_Input_Channel35
;__Lib_ADC_01_K64.c, 588 :: 		
0x190C	0xF04F7100  MOV	R1, #33554432
0x1910	0x4804    LDR	R0, [PC, #16]
0x1912	0xF7FFFADD  BL	_GPIO_Analog_Input+0
L_ADC0_Set_Input_Channel35:
;__Lib_ADC_01_K64.c, 607 :: 		
L_ADC0_Set_Input_Channel18:
;__Lib_ADC_01_K64.c, 608 :: 		
L_end_ADC0_Set_Input_Channel:
0x1916	0xF8DDE000  LDR	LR, [SP, #0]
0x191A	0xB001    ADD	SP, SP, #4
0x191C	0x4770    BX	LR
0x191E	0xBF00    NOP
0x1920	0x00144276  	ADC0_SC1A+0
0x1924	0xF110400F  	PTE_PDIR+0
0x1928	0x01904276  	ADC0_CFG2+0
0x192C	0xF090400F  	PTC_PDIR+0
0x1930	0xF0D0400F  	PTD_PDIR+0
0x1934	0xF050400F  	PTB_PDIR+0
0x1938	0xF010400F  	PTA_PDIR+0
; end of _ADC0_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO.c, 290 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0ED0	0xB081    SUB	SP, SP, #4
0x0ED2	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 291 :: 		
0x0ED6	0xF44F3280  MOV	R2, #65536
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0EDA	0xF7FFFD09  BL	_GPIO_Config+0
;__Lib_GPIO.c, 292 :: 		
L_end_GPIO_Analog_Input:
0x0EDE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EE2	0xB001    ADD	SP, SP, #4
0x0EE4	0x4770    BX	LR
; end of _GPIO_Analog_Input
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1660	0xF64007FE  MOVW	R7, #2302
0x1664	0xF2C0073D  MOVT	R7, #61
0x1668	0xBF00    NOP
0x166A	0xBF00    NOP
L_Delay_100ms20:
0x166C	0x1E7F    SUBS	R7, R7, #1
0x166E	0xD1FD    BNE	L_Delay_100ms20
0x1670	0xBF00    NOP
0x1672	0xBF00    NOP
0x1674	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x1676	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_Slider2_KINETIS.c, 55 :: 		void applicationTask()
0x1A14	0xB081    SUB	SP, SP, #4
0x1A16	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_KINETIS.c, 57 :: 		sliderValue = ADC0_Read(12);
0x1A1A	0x200C    MOVS	R0, #12
0x1A1C	0xF7FFFE56  BL	_ADC0_Read+0
0x1A20	0x490E    LDR	R1, [PC, #56]
0x1A22	0x6008    STR	R0, [R1, #0]
;Click_Slider2_KINETIS.c, 59 :: 		WordToHex(sliderValue, demoText);
0x1A24	0xB280    UXTH	R0, R0
0x1A26	0x490E    LDR	R1, [PC, #56]
0x1A28	0xF7FFFE68  BL	_WordToHex+0
;Click_Slider2_KINETIS.c, 60 :: 		mikrobus_logWrite(" Slider value : 0x", _LOG_TEXT);
0x1A2C	0x480D    LDR	R0, [PC, #52]
0x1A2E	0x2101    MOVS	R1, #1
0x1A30	0xF7FFFF90  BL	_mikrobus_logWrite+0
;Click_Slider2_KINETIS.c, 61 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x1A34	0x2102    MOVS	R1, #2
0x1A36	0x480A    LDR	R0, [PC, #40]
0x1A38	0xF7FFFF8C  BL	_mikrobus_logWrite+0
;Click_Slider2_KINETIS.c, 62 :: 		Delay_ms( 500 );
0x1A3C	0xF64247FE  MOVW	R7, #11518
0x1A40	0xF2C01731  MOVT	R7, #305
0x1A44	0xBF00    NOP
0x1A46	0xBF00    NOP
L_applicationTask2:
0x1A48	0x1E7F    SUBS	R7, R7, #1
0x1A4A	0xD1FD    BNE	L_applicationTask2
0x1A4C	0xBF00    NOP
0x1A4E	0xBF00    NOP
0x1A50	0xBF00    NOP
;Click_Slider2_KINETIS.c, 63 :: 		}
L_end_applicationTask:
0x1A52	0xF8DDE000  LDR	LR, [SP, #0]
0x1A56	0xB001    ADD	SP, SP, #4
0x1A58	0x4770    BX	LR
0x1A5A	0xBF00    NOP
0x1A5C	0x002C1FFF  	_sliderValue+0
0x1A60	0x00301FFF  	_demoText+0
0x1A64	0x00141FFF  	?lstr2_Click_Slider2_KINETIS+0
; end of _applicationTask
_ADC0_Read:
;__Lib_ADC_01_K64.c, 640 :: 		
; channel start address is: 0 (R0)
0x16CC	0xB081    SUB	SP, SP, #4
0x16CE	0xF8CDE000  STR	LR, [SP, #0]
0x16D2	0xFA1FF980  UXTH	R9, R0
; channel end address is: 0 (R0)
; channel start address is: 36 (R9)
;__Lib_ADC_01_K64.c, 643 :: 		
0x16D6	0xF000F863  BL	_ADC0_Init+0
;__Lib_ADC_01_K64.c, 644 :: 		
0x16DA	0x2101    MOVS	R1, #1
0x16DC	0xB209    SXTH	R1, R1
0x16DE	0xFA01F109  LSL	R1, R1, R9
0x16E2	0xB209    SXTH	R1, R1
; mask start address is: 0 (R0)
0x16E4	0xB208    SXTH	R0, R1
;__Lib_ADC_01_K64.c, 645 :: 		
; mask end address is: 0 (R0)
0x16E6	0xF000F885  BL	_ADC0_Set_Input_Channel+0
;__Lib_ADC_01_K64.c, 646 :: 		
0x16EA	0xFA1FF089  UXTH	R0, R9
; channel end address is: 36 (R9)
0x16EE	0xF7FFFC11  BL	_ADC0_Get_Sample+0
;__Lib_ADC_01_K64.c, 647 :: 		
L_end_ADC0_Read:
0x16F2	0xF8DDE000  LDR	LR, [SP, #0]
0x16F6	0xB001    ADD	SP, SP, #4
0x16F8	0x4770    BX	LR
; end of _ADC0_Read
_ADC0_Get_Sample:
;__Lib_ADC_01_K64.c, 615 :: 		
; adc_chn start address is: 0 (R0)
0x0F14	0xB081    SUB	SP, SP, #4
0x0F16	0xF8CDE000  STR	LR, [SP, #0]
; adc_chn end address is: 0 (R0)
; adc_chn start address is: 0 (R0)
;__Lib_ADC_01_K64.c, 616 :: 		
0x0F1A	0xB2C1    UXTB	R1, R0
; adc_chn end address is: 0 (R0)
0x0F1C	0x4803    LDR	R0, [PC, #12]
0x0F1E	0xF7FFFEFF  BL	__Lib_ADC_01_K64_ADCx_Get_Sample+0
;__Lib_ADC_01_K64.c, 617 :: 		
L_end_ADC0_Get_Sample:
0x0F22	0xF8DDE000  LDR	LR, [SP, #0]
0x0F26	0xB001    ADD	SP, SP, #4
0x0F28	0x4770    BX	LR
0x0F2A	0xBF00    NOP
0x0F2C	0xB0004003  	ADC0_SC1A+0
; end of _ADC0_Get_Sample
__Lib_ADC_01_K64_ADCx_Get_Sample:
;__Lib_ADC_01_K64.c, 452 :: 		
; adc_chn start address is: 4 (R1)
; base start address is: 0 (R0)
0x0D20	0xB082    SUB	SP, SP, #8
0x0D22	0xF8CDE000  STR	LR, [SP, #0]
0x0D26	0x4606    MOV	R6, R0
; adc_chn end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 24 (R6)
; adc_chn start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 454 :: 		
;__Lib_ADC_01_K64.c, 458 :: 		
0x0D28	0xF88D1004  STRB	R1, [SP, #4]
; adc_chn end address is: 4 (R1)
;__Lib_ADC_01_K64.c, 459 :: 		
0x0D2C	0x2200    MOVS	R2, #0
0x0D2E	0xF88D2006  STRB	R2, [SP, #6]
;__Lib_ADC_01_K64.c, 460 :: 		
0x0D32	0x2200    MOVS	R2, #0
0x0D34	0xF88D2005  STRB	R2, [SP, #5]
;__Lib_ADC_01_K64.c, 463 :: 		
0x0D38	0xAA01    ADD	R2, SP, #4
0x0D3A	0x2100    MOVS	R1, #0
0x0D3C	0x4630    MOV	R0, R6
0x0D3E	0xF7FFFDA5  BL	__Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn+0
;__Lib_ADC_01_K64.c, 466 :: 		
0x0D42	0x2100    MOVS	R1, #0
0x0D44	0x4630    MOV	R0, R6
0x0D46	0xF7FFFDAF  BL	__Lib_ADC_01_K64_ADC16_DRV_WaitConvDone+0
;__Lib_ADC_01_K64.c, 469 :: 		
0x0D4A	0x2100    MOVS	R1, #0
0x0D4C	0x4630    MOV	R0, R6
0x0D4E	0xF7FFFDD9  BL	__Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned+0
; adcValue start address is: 28 (R7)
0x0D52	0xB287    UXTH	R7, R0
;__Lib_ADC_01_K64.c, 472 :: 		
0x0D54	0x2100    MOVS	R1, #0
0x0D56	0x4630    MOV	R0, R6
; base end address is: 24 (R6)
0x0D58	0xF7FFFDB6  BL	__Lib_ADC_01_K64_ADC16_DRV_PauseConv+0
;__Lib_ADC_01_K64.c, 473 :: 		
0x0D5C	0xB2B8    UXTH	R0, R7
; adcValue end address is: 28 (R7)
;__Lib_ADC_01_K64.c, 474 :: 		
L_end_ADCx_Get_Sample:
0x0D5E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D62	0xB002    ADD	SP, SP, #8
0x0D64	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADCx_Get_Sample
__Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn:
;__Lib_ADC_01_K64.c, 366 :: 		
; configPtr start address is: 8 (R2)
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x088C	0xB081    SUB	SP, SP, #4
0x088E	0xF8CDE000  STR	LR, [SP, #0]
; configPtr end address is: 8 (R2)
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
; configPtr start address is: 8 (R2)
;__Lib_ADC_01_K64.c, 368 :: 		
0x0892	0xB90A    CBNZ	R2, L___Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn13
; base end address is: 0 (R0)
; chnGroup end address is: 4 (R1)
; configPtr end address is: 8 (R2)
;__Lib_ADC_01_K64.c, 370 :: 		
0x0894	0x2001    MOVS	R0, #1
0x0896	0xE002    B	L_end_ADC16_DRV_ConfigConvChn
;__Lib_ADC_01_K64.c, 371 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn13:
;__Lib_ADC_01_K64.c, 373 :: 		
; configPtr start address is: 8 (R2)
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
; configPtr end address is: 8 (R2)
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
0x0898	0xF7FFFF22  BL	__Lib_ADC_01_K64_ADC16_HAL_ConfigChn+0
;__Lib_ADC_01_K64.c, 375 :: 		
0x089C	0x2000    MOVS	R0, #0
;__Lib_ADC_01_K64.c, 376 :: 		
L_end_ADC16_DRV_ConfigConvChn:
0x089E	0xF8DDE000  LDR	LR, [SP, #0]
0x08A2	0xB001    ADD	SP, SP, #4
0x08A4	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn
__Lib_ADC_01_K64_ADC16_HAL_ConfigChn:
;__Lib_ADC_01_K64.c, 331 :: 		
; configPtr start address is: 8 (R2)
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x06E0	0xB081    SUB	SP, SP, #4
; configPtr end address is: 8 (R2)
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
; configPtr start address is: 8 (R2)
;__Lib_ADC_01_K64.c, 333 :: 		
; tmp start address is: 16 (R4)
0x06E2	0xF2400400  MOVW	R4, #0
;__Lib_ADC_01_K64.c, 336 :: 		
0x06E6	0x1C53    ADDS	R3, R2, #1
0x06E8	0x781B    LDRB	R3, [R3, #0]
0x06EA	0xB11B    CBZ	R3, L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn63
;__Lib_ADC_01_K64.c, 338 :: 		
0x06EC	0xF0440440  ORR	R4, R4, #64
0x06F0	0xB2A4    UXTH	R4, R4
; tmp end address is: 16 (R4)
;__Lib_ADC_01_K64.c, 339 :: 		
0x06F2	0xE7FF    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn11
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn63:
;__Lib_ADC_01_K64.c, 336 :: 		
;__Lib_ADC_01_K64.c, 339 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn11:
;__Lib_ADC_01_K64.c, 342 :: 		
; tmp start address is: 16 (R4)
0x06F4	0x1C93    ADDS	R3, R2, #2
0x06F6	0x781B    LDRB	R3, [R3, #0]
0x06F8	0xB11B    CBZ	R3, L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn64
;__Lib_ADC_01_K64.c, 344 :: 		
0x06FA	0xF0440520  ORR	R5, R4, #32
0x06FE	0xB2AD    UXTH	R5, R5
; tmp end address is: 16 (R4)
; tmp start address is: 20 (R5)
; tmp end address is: 20 (R5)
;__Lib_ADC_01_K64.c, 345 :: 		
0x0700	0xE000    B	L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn12
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn64:
;__Lib_ADC_01_K64.c, 342 :: 		
0x0702	0xB2A5    UXTH	R5, R4
;__Lib_ADC_01_K64.c, 345 :: 		
L___Lib_ADC_01_K64_ADC16_HAL_ConfigChn12:
;__Lib_ADC_01_K64.c, 348 :: 		
; tmp start address is: 20 (R5)
0x0704	0x7813    LDRB	R3, [R2, #0]
; configPtr end address is: 8 (R2)
0x0706	0xF003031F  AND	R3, R3, #31
0x070A	0xB2DB    UXTB	R3, R3
0x070C	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0710	0xB2A4    UXTH	R4, R4
; tmp end address is: 20 (R5)
;__Lib_ADC_01_K64.c, 351 :: 		
0x0712	0x008B    LSLS	R3, R1, #2
; chnGroup end address is: 4 (R1)
0x0714	0x18C3    ADDS	R3, R0, R3
; base end address is: 0 (R0)
0x0716	0x601C    STR	R4, [R3, #0]
;__Lib_ADC_01_K64.c, 355 :: 		
L_end_ADC16_HAL_ConfigChn:
0x0718	0xB001    ADD	SP, SP, #4
0x071A	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_HAL_ConfigChn
__Lib_ADC_01_K64_ADC16_DRV_WaitConvDone:
;__Lib_ADC_01_K64.c, 389 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x08A8	0xB081    SUB	SP, SP, #4
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
0x08AA	0xF8AD1000  STRH	R1, [SP, #0]
; base end address is: 0 (R0)
; chnGroup end address is: 4 (R1)
0x08AE	0x4601    MOV	R1, R0
0x08B0	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_ADC_01_K64.c, 391 :: 		
L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone14:
; chnGroup start address is: 0 (R0)
; base start address is: 4 (R1)
0x08B4	0x0082    LSLS	R2, R0, #2
0x08B6	0x188A    ADDS	R2, R1, R2
0x08B8	0x6813    LDR	R3, [R2, #0]
0x08BA	0xF3C312C0  UBFX	R2, R3, #7, #1
0x08BE	0xB902    CBNZ	R2, L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone15
;__Lib_ADC_01_K64.c, 392 :: 		
; chnGroup end address is: 0 (R0)
; base end address is: 4 (R1)
0x08C0	0xE7F8    B	L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone14
L___Lib_ADC_01_K64_ADC16_DRV_WaitConvDone15:
;__Lib_ADC_01_K64.c, 393 :: 		
L_end_ADC16_DRV_WaitConvDone:
0x08C2	0xB001    ADD	SP, SP, #4
0x08C4	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_WaitConvDone
__Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned:
;__Lib_ADC_01_K64.c, 433 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x0904	0xB081    SUB	SP, SP, #4
0x0906	0xF8CDE000  STR	LR, [SP, #0]
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 435 :: 		
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
0x090A	0xF7FFFF07  BL	__Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW+0
0x090E	0xB200    SXTH	R0, R0
;__Lib_ADC_01_K64.c, 436 :: 		
L_end_ADC16_DRV_GetConvValueSigned:
0x0910	0xF8DDE000  LDR	LR, [SP, #0]
0x0914	0xB001    ADD	SP, SP, #4
0x0916	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned
__Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW:
;__Lib_ADC_01_K64.c, 401 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x071C	0xB081    SUB	SP, SP, #4
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 403 :: 		
0x071E	0xF2000310  ADDW	R3, R0, #16
; base end address is: 0 (R0)
0x0722	0x008A    LSLS	R2, R1, #2
; chnGroup end address is: 4 (R1)
0x0724	0x189A    ADDS	R2, R3, R2
0x0726	0x6812    LDR	R2, [R2, #0]
0x0728	0xB290    UXTH	R0, R2
;__Lib_ADC_01_K64.c, 404 :: 		
L_end_ADC16_DRV_GetConvValueRAW:
0x072A	0xB001    ADD	SP, SP, #4
0x072C	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW
__Lib_ADC_01_K64_ADC16_DRV_PauseConv:
;__Lib_ADC_01_K64.c, 412 :: 		
; chnGroup start address is: 4 (R1)
; base start address is: 0 (R0)
0x08C8	0xB082    SUB	SP, SP, #8
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; chnGroup start address is: 4 (R1)
;__Lib_ADC_01_K64.c, 416 :: 		
0x08CE	0x221F    MOVS	R2, #31
0x08D0	0xF88D2004  STRB	R2, [SP, #4]
;__Lib_ADC_01_K64.c, 417 :: 		
0x08D4	0x2200    MOVS	R2, #0
0x08D6	0xF88D2005  STRB	R2, [SP, #5]
;__Lib_ADC_01_K64.c, 418 :: 		
0x08DA	0x2200    MOVS	R2, #0
0x08DC	0xF88D2006  STRB	R2, [SP, #6]
;__Lib_ADC_01_K64.c, 419 :: 		
0x08E0	0xAA01    ADD	R2, SP, #4
; chnGroup end address is: 4 (R1)
; base end address is: 0 (R0)
0x08E2	0xF7FFFFD3  BL	__Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn+0
;__Lib_ADC_01_K64.c, 420 :: 		
L_end_ADC16_DRV_PauseConv:
0x08E6	0xF8DDE000  LDR	LR, [SP, #0]
0x08EA	0xB002    ADD	SP, SP, #8
0x08EC	0x4770    BX	LR
; end of __Lib_ADC_01_K64_ADC16_DRV_PauseConv
_WordToHex:
;__Lib_Conversions.c, 17 :: 		
; output start address is: 4 (R1)
0x16FC	0xB082    SUB	SP, SP, #8
0x16FE	0xF8AD0004  STRH	R0, [SP, #4]
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 18 :: 		
0x1702	0xAD01    ADD	R5, SP, #4
0x1704	0x1C6A    ADDS	R2, R5, #1
0x1706	0x7812    LDRB	R2, [R2, #0]
0x1708	0x0913    LSRS	R3, R2, #4
0x170A	0xB2DB    UXTB	R3, R3
0x170C	0x4A11    LDR	R2, [PC, #68]
0x170E	0x18D2    ADDS	R2, R2, R3
0x1710	0x7812    LDRB	R2, [R2, #0]
0x1712	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 19 :: 		
0x1714	0x1C4C    ADDS	R4, R1, #1
0x1716	0x1C6A    ADDS	R2, R5, #1
0x1718	0x7812    LDRB	R2, [R2, #0]
0x171A	0xF002030F  AND	R3, R2, #15
0x171E	0xB2DB    UXTB	R3, R3
0x1720	0x4A0C    LDR	R2, [PC, #48]
0x1722	0x18D2    ADDS	R2, R2, R3
0x1724	0x7812    LDRB	R2, [R2, #0]
0x1726	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 20 :: 		
0x1728	0x1C8C    ADDS	R4, R1, #2
0x172A	0x782A    LDRB	R2, [R5, #0]
0x172C	0x0913    LSRS	R3, R2, #4
0x172E	0xB2DB    UXTB	R3, R3
0x1730	0x4A08    LDR	R2, [PC, #32]
0x1732	0x18D2    ADDS	R2, R2, R3
0x1734	0x7812    LDRB	R2, [R2, #0]
0x1736	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 21 :: 		
0x1738	0x1CCC    ADDS	R4, R1, #3
0x173A	0x782A    LDRB	R2, [R5, #0]
0x173C	0xF002030F  AND	R3, R2, #15
0x1740	0xB2DB    UXTB	R3, R3
0x1742	0x4A04    LDR	R2, [PC, #16]
0x1744	0x18D2    ADDS	R2, R2, R3
0x1746	0x7812    LDRB	R2, [R2, #0]
0x1748	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 22 :: 		
0x174A	0x1D0B    ADDS	R3, R1, #4
; output end address is: 4 (R1)
0x174C	0x2200    MOVS	R2, #0
0x174E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 23 :: 		
L_end_WordToHex:
0x1750	0xB002    ADD	SP, SP, #8
0x1752	0x4770    BX	LR
0x1754	0x224F0000  	__Lib_Conversions_Digits+0
; end of _WordToHex
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1013 :: 		
0x1B58	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1020 :: 		
0x1B5A	0xB672    CPSID	i
;__Lib_System.c, 1022 :: 		
0x1B5C	0x4897    LDR	R0, [PC, #604]
0x1B5E	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1023 :: 		
0x1B60	0x4897    LDR	R0, [PC, #604]
0x1B62	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1024 :: 		
0x1B64	0x4897    LDR	R0, [PC, #604]
0x1B66	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1025 :: 		
0x1B68	0x4897    LDR	R0, [PC, #604]
0x1B6A	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1026 :: 		
0x1B6C	0x4897    LDR	R0, [PC, #604]
0x1B6E	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1027 :: 		
0x1B70	0x4897    LDR	R0, [PC, #604]
0x1B72	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1028 :: 		
0x1B74	0x4897    LDR	R0, [PC, #604]
0x1B76	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1029 :: 		
0x1B78	0x4897    LDR	R0, [PC, #604]
0x1B7A	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1030 :: 		
0x1B7C	0x4897    LDR	R0, [PC, #604]
0x1B7E	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1031 :: 		
0x1B80	0x4897    LDR	R0, [PC, #604]
0x1B82	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1032 :: 		
0x1B84	0x4897    LDR	R0, [PC, #604]
0x1B86	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1033 :: 		
0x1B88	0x4897    LDR	R0, [PC, #604]
0x1B8A	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1034 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x1B8C	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1035 :: 		
0x1B8E	0x4898    LDR	R0, [PC, #608]
0x1B90	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1037 :: 		
0x1B92	0x4898    LDR	R0, [PC, #608]
0x1B94	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1039 :: 		
0x1B96	0x980D    LDR	R0, [SP, #52]
0x1B98	0xF0000007  AND	R0, R0, #7
0x1B9C	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1042 :: 		
0x1B9E	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x1BA2	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1045 :: 		
0x1BA4	0xF24C5020  MOVW	R0, #50464
0x1BA8	0x4993    LDR	R1, [PC, #588]
0x1BAA	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1047 :: 		
0x1BAC	0xF64D1028  MOVW	R0, #55592
0x1BB0	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1054 :: 		
0x1BB2	0xF24011D2  MOVW	R1, #466
0x1BB6	0x4891    LDR	R0, [PC, #580]
0x1BB8	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1055 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1059 :: 		
0x1BBA	0x4891    LDR	R0, [PC, #580]
0x1BBC	0x7800    LDRB	R0, [R0, #0]
0x1BBE	0xF0000001  AND	R0, R0, #1
0x1BC2	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1061 :: 		
0x1BC4	0x488F    LDR	R0, [PC, #572]
0x1BC6	0x7800    LDRB	R0, [R0, #0]
0x1BC8	0xF0000008  AND	R0, R0, #8
0x1BCC	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1063 :: 		
0x1BCE	0x498D    LDR	R1, [PC, #564]
0x1BD0	0x7808    LDRB	R0, [R1, #0]
0x1BD2	0xF0400008  ORR	R0, R0, #8
0x1BD6	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1064 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1065 :: 		
0x1BD8	0xE021    B	L___Lib_System_InitialSetUpRCCRCC235
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1068 :: 		
0x1BDA	0x488B    LDR	R0, [PC, #556]
0x1BDC	0x6800    LDR	R0, [R0, #0]
0x1BDE	0xF0405100  ORR	R1, R0, #536870912
0x1BE2	0x4889    LDR	R0, [PC, #548]
0x1BE4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
0x1BE6	0x4889    LDR	R0, [PC, #548]
0x1BE8	0x6800    LDR	R0, [R0, #0]
0x1BEA	0xF4007080  AND	R0, R0, #256
0x1BEE	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1071 :: 		
0x1BF0	0x4886    LDR	R0, [PC, #536]
0x1BF2	0x6801    LDR	R1, [R0, #0]
0x1BF4	0xF46F5070  MVN	R0, #15360
0x1BF8	0xEA010000  AND	R0, R1, R0, LSL #0
0x1BFC	0xF4407140  ORR	R1, R0, #768
0x1C00	0x4882    LDR	R0, [PC, #520]
0x1C02	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
0x1C04	0x4881    LDR	R0, [PC, #516]
0x1C06	0x6800    LDR	R0, [R0, #0]
0x1C08	0xF4407180  ORR	R1, R0, #256
0x1C0C	0x487F    LDR	R0, [PC, #508]
0x1C0E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x1C10	0x487E    LDR	R0, [PC, #504]
0x1C12	0x6801    LDR	R1, [R0, #0]
0x1C14	0xF46F7000  MVN	R0, #512
0x1C18	0x4001    ANDS	R1, R0
0x1C1A	0x487C    LDR	R0, [PC, #496]
0x1C1C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1075 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1078 :: 		
0x1C1E	0x21AA    MOVS	R1, #170
0x1C20	0x487B    LDR	R0, [PC, #492]
0x1C22	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x1C24	0x980D    LDR	R0, [SP, #52]
0x1C26	0xF0000010  AND	R0, R0, #16
0x1C2A	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC237
;__Lib_System.c, 1082 :: 		
0x1C2C	0x4879    LDR	R0, [PC, #484]
0x1C2E	0x7801    LDRB	R1, [R0, #0]
0x1C30	0xF06F0060  MVN	R0, #96
0x1C34	0x4001    ANDS	R1, R0
0x1C36	0x4877    LDR	R0, [PC, #476]
0x1C38	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
0x1C3A	0x4877    LDR	R0, [PC, #476]
0x1C3C	0x7800    LDRB	R0, [R0, #0]
0x1C3E	0x2801    CMP	R0, #1
0x1C40	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC239
0x1C42	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC238
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1085 :: 		
0x1C44	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC240
L___Lib_System_InitialSetUpRCCRCC237:
0x1C46	0x980D    LDR	R0, [SP, #52]
0x1C48	0xF0000010  AND	R0, R0, #16
0x1C4C	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1087 :: 		
0x1C4E	0x990E    LDR	R1, [SP, #56]
0x1C50	0x4872    LDR	R0, [PC, #456]
0x1C52	0x4281    CMP	R1, R0
0x1C54	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC242
;__Lib_System.c, 1089 :: 		
0x1C56	0x2160    MOVS	R1, #96
0x1C58	0x486E    LDR	R0, [PC, #440]
0x1C5A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1091 :: 		
L___Lib_System_InitialSetUpRCCRCC243:
0x1C5C	0x486E    LDR	R0, [PC, #440]
0x1C5E	0x7800    LDRB	R0, [R0, #0]
0x1C60	0x2880    CMP	R0, #128
0x1C62	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC244
0x1C64	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1092 :: 		
0x1C66	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1093 :: 		
0x1C68	0x486A    LDR	R0, [PC, #424]
0x1C6A	0x7801    LDRB	R1, [R0, #0]
0x1C6C	0xF06F0060  MVN	R0, #96
0x1C70	0x4001    ANDS	R1, R0
0x1C72	0x4868    LDR	R0, [PC, #416]
0x1C74	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1094 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x1C76	0x4868    LDR	R0, [PC, #416]
0x1C78	0x7800    LDRB	R0, [R0, #0]
0x1C7A	0x2801    CMP	R0, #1
0x1C7C	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x1C7E	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1096 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
L___Lib_System_InitialSetUpRCCRCC240:
;__Lib_System.c, 1098 :: 		
0x1C80	0x9904    LDR	R1, [SP, #16]
0x1C82	0x4867    LDR	R0, [PC, #412]
0x1C84	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1100 :: 		
0x1C86	0x4867    LDR	R0, [PC, #412]
0x1C88	0x6801    LDR	R1, [R0, #0]
0x1C8A	0xF46F2040  MVN	R0, #786432
0x1C8E	0x4001    ANDS	R1, R0
0x1C90	0x9802    LDR	R0, [SP, #8]
0x1C92	0xF4002040  AND	R0, R0, #786432
0x1C96	0x4301    ORRS	R1, R0
0x1C98	0x4862    LDR	R0, [PC, #392]
0x1C9A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1102 :: 		
0x1C9C	0x4862    LDR	R0, [PC, #392]
0x1C9E	0x6801    LDR	R1, [R0, #0]
0x1CA0	0xF46F3040  MVN	R0, #196608
0x1CA4	0x4001    ANDS	R1, R0
0x1CA6	0x9803    LDR	R0, [SP, #12]
0x1CA8	0xF4003040  AND	R0, R0, #196608
0x1CAC	0x4301    ORRS	R1, R0
0x1CAE	0x485E    LDR	R0, [PC, #376]
0x1CB0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x1CB2	0x980F    LDR	R0, [SP, #60]
0x1CB4	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2125
0x1CB6	0x980F    LDR	R0, [SP, #60]
0x1CB8	0x2801    CMP	R0, #1
0x1CBA	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2124
0x1CBC	0x980F    LDR	R0, [SP, #60]
0x1CBE	0x2802    CMP	R0, #2
0x1CC0	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x1CC2	0xE061    B	L___Lib_System_InitialSetUpRCCRCC250
L___Lib_System_InitialSetUpRCCRCC2125:
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
;__Lib_System.c, 1106 :: 		
0x1CC4	0x9801    LDR	R0, [SP, #4]
0x1CC6	0xF0000080  AND	R0, R0, #128
0x1CCA	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x1CCC	0x9808    LDR	R0, [SP, #32]
0x1CCE	0xF0000040  AND	R0, R0, #64
0x1CD2	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x1CD4	0x980B    LDR	R0, [SP, #44]
0x1CD6	0xF0000003  AND	R0, R0, #3
0x1CDA	0x2800    CMP	R0, #0
0x1CDC	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2126
0x1CDE	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2120
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
0x1CE0	0xE015    B	L___Lib_System_InitialSetUpRCCRCC255
L___Lib_System_InitialSetUpRCCRCC2120:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1108 :: 		
0x1CE2	0x4852    LDR	R0, [PC, #328]
0x1CE4	0x6800    LDR	R0, [R0, #0]
0x1CE6	0xF4407100  ORR	R1, R0, #512
0x1CEA	0x4850    LDR	R0, [PC, #320]
0x1CEC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1110 :: 		
0x1CEE	0x4850    LDR	R0, [PC, #320]
0x1CF0	0x6801    LDR	R1, [R0, #0]
0x1CF2	0x4850    LDR	R0, [PC, #320]
0x1CF4	0x4001    ANDS	R1, R0
0x1CF6	0x484E    LDR	R0, [PC, #312]
0x1CF8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
0x1CFA	0x9806    LDR	R0, [SP, #24]
0x1CFC	0xF0000004  AND	R0, R0, #4
0x1D00	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1114 :: 		
0x1D02	0x484D    LDR	R0, [PC, #308]
0x1D04	0x6801    LDR	R1, [R0, #0]
0x1D06	0x484B    LDR	R0, [PC, #300]
0x1D08	0x4001    ANDS	R1, R0
0x1D0A	0x484B    LDR	R0, [PC, #300]
0x1D0C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1116 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1117 :: 		
0x1D0E	0x990A    LDR	R1, [SP, #40]
0x1D10	0x484A    LDR	R0, [PC, #296]
0x1D12	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x1D14	0x9905    LDR	R1, [SP, #20]
0x1D16	0x484A    LDR	R0, [PC, #296]
0x1D18	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1120 :: 		
0x1D1A	0x9805    LDR	R0, [SP, #20]
0x1D1C	0xF0000004  AND	R0, R0, #4
0x1D20	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC257
;__Lib_System.c, 1121 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
0x1D22	0x4848    LDR	R0, [PC, #288]
0x1D24	0x7800    LDRB	R0, [R0, #0]
0x1D26	0xF0000010  AND	R0, R0, #16
0x1D2A	0x2800    CMP	R0, #0
0x1D2C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1122 :: 		
0x1D2E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1123 :: 		
0x1D30	0xE005    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC257:
;__Lib_System.c, 1124 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x1D32	0x4844    LDR	R0, [PC, #272]
0x1D34	0x7800    LDRB	R0, [R0, #0]
0x1D36	0xF0000010  AND	R0, R0, #16
0x1D3A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1125 :: 		
0x1D3C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1126 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1127 :: 		
0x1D3E	0x4842    LDR	R0, [PC, #264]
0x1D40	0x7800    LDRB	R0, [R0, #0]
0x1D42	0xF00001BF  AND	R1, R0, #191
0x1D46	0xB2C9    UXTB	R1, R1
0x1D48	0x9806    LDR	R0, [SP, #24]
0x1D4A	0xF00000FD  AND	R0, R0, #253
0x1D4E	0x4301    ORRS	R1, R0
0x1D50	0x483D    LDR	R0, [PC, #244]
0x1D52	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x1D54	0x9807    LDR	R0, [SP, #28]
0x1D56	0xF00001E0  AND	R1, R0, #224
0x1D5A	0x483C    LDR	R0, [PC, #240]
0x1D5C	0x7800    LDRB	R0, [R0, #0]
0x1D5E	0xF000001F  AND	R0, R0, #31
0x1D62	0x4301    ORRS	R1, R0
0x1D64	0x4839    LDR	R0, [PC, #228]
0x1D66	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1129 :: 		
0x1D68	0x9901    LDR	R1, [SP, #4]
0x1D6A	0x4839    LDR	R0, [PC, #228]
0x1D6C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1130 :: 		
0x1D6E	0x990B    LDR	R1, [SP, #44]
0x1D70	0x4838    LDR	R0, [PC, #224]
0x1D72	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1131 :: 		
0x1D74	0x980F    LDR	R0, [SP, #60]
0x1D76	0x2802    CMP	R0, #2
0x1D78	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC263
;__Lib_System.c, 1133 :: 		
0x1D7A	0x4833    LDR	R0, [PC, #204]
0x1D7C	0x7800    LDRB	R0, [R0, #0]
0x1D7E	0xF0400102  ORR	R1, R0, #2
0x1D82	0x4831    LDR	R0, [PC, #196]
0x1D84	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1135 :: 		
0x1D86	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1137 :: 		
0x1D88	0x9801    LDR	R0, [SP, #4]
0x1D8A	0xF0000080  AND	R0, R0, #128
0x1D8E	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x1D90	0x980B    LDR	R0, [SP, #44]
0x1D92	0xF0000003  AND	R0, R0, #3
0x1D96	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x1D98	0xE065    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
;__Lib_System.c, 1139 :: 		
0x1D9A	0x4824    LDR	R0, [PC, #144]
0x1D9C	0x6800    LDR	R0, [R0, #0]
0x1D9E	0xF4407100  ORR	R1, R0, #512
0x1DA2	0x4822    LDR	R0, [PC, #136]
0x1DA4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1141 :: 		
0x1DA6	0x4822    LDR	R0, [PC, #136]
0x1DA8	0x6801    LDR	R1, [R0, #0]
0x1DAA	0x4822    LDR	R0, [PC, #136]
0x1DAC	0x4001    ANDS	R1, R0
0x1DAE	0x4820    LDR	R0, [PC, #128]
0x1DB0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1142 :: 		
0x1DB2	0x9806    LDR	R0, [SP, #24]
0x1DB4	0xF0000004  AND	R0, R0, #4
0x1DB8	0xF000B84E  B	#156
0x1DBC	0x00000000  	#0
0x1DC0	0x0000000C  	#786432
0x1DC4	0x00000001  	#65536
0x1DC8	0x00000114  	#18087936
0x1DCC	0x00220000  	#34
0x1DD0	0x00240000  	#36
0x1DD4	0x00000000  	#0
0x1DD8	0x00020000  	#2
0x1DDC	0x00460000  	#70
0x1DE0	0x00000000  	#0
0x1DE4	0x00000000  	#0
0x1DE8	0x00000000  	#0
0x1DEC	0x00000000  	#0
0x1DF0	0x00070000  	#7
0x1DF4	0xD4C00001  	#120000
0x1DF8	0x200E4005  	#1074077710
0x1DFC	0x20004005  	#1074077696
0x1E00	0xF0004007  	#1074262016
0x1E04	0xD0024007  	#1074253826
0x1E08	0x803C4004  	SIM_SCGC6+0
0x1E0C	0xD0104003  	RTC_CR+0
0x1E10	0xE0004007  	SMC_PMPROT+0
0x1E14	0xE0014007  	SMC_PMCTRL+0
0x1E18	0xE0034007  	SMC_PMSTAT+0
0x1E1C	0x38800001  	#80000
0x1E20	0x80444004  	SIM_CLKDIV1+0
0x1E24	0x70004004  	SIM_SOPT1+0
0x1E28	0x80044004  	SIM_SOPT2+0
0x1E2C	0x80384004  	SIM_SCGC5+0
0x1E30	0x90484004  	PORTA_PCR18+0
0x1E34	0xF8FFFEFF  	#-16779009
0x1E38	0x904C4004  	PORTA_PCR19+0
0x1E3C	0x40084006  	MCG_SC+0
0x1E40	0x40004006  	MCG_C1+0
0x1E44	0x40064006  	MCG_S+0
0x1E48	0x40014006  	MCG_C2+0
0x1E4C	0x40034006  	MCG_C4+0
0x1E50	0x50004006  	OSC_CR+0
0x1E54	0x400C4006  	MCG_C7+0
0x1E58	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1145 :: 		
0x1E5A	0x487A    LDR	R0, [PC, #488]
0x1E5C	0x6801    LDR	R1, [R0, #0]
0x1E5E	0x487A    LDR	R0, [PC, #488]
0x1E60	0x4001    ANDS	R1, R0
0x1E62	0x4878    LDR	R0, [PC, #480]
0x1E64	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1147 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1148 :: 		
0x1E66	0x990A    LDR	R1, [SP, #40]
0x1E68	0x4878    LDR	R0, [PC, #480]
0x1E6A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1149 :: 		
0x1E6C	0x4878    LDR	R0, [PC, #480]
0x1E6E	0x7800    LDRB	R0, [R0, #0]
0x1E70	0xF00001BF  AND	R1, R0, #191
0x1E74	0xB2C9    UXTB	R1, R1
0x1E76	0x9806    LDR	R0, [SP, #24]
0x1E78	0xF00000FD  AND	R0, R0, #253
0x1E7C	0x4301    ORRS	R1, R0
0x1E7E	0x4874    LDR	R0, [PC, #464]
0x1E80	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
0x1E82	0x9901    LDR	R1, [SP, #4]
0x1E84	0x4873    LDR	R0, [PC, #460]
0x1E86	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x1E88	0x990B    LDR	R1, [SP, #44]
0x1E8A	0x4873    LDR	R0, [PC, #460]
0x1E8C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x1E8E	0x980F    LDR	R0, [SP, #60]
0x1E90	0x2807    CMP	R0, #7
0x1E92	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC269
;__Lib_System.c, 1153 :: 		
0x1E94	0x9805    LDR	R0, [SP, #20]
0x1E96	0xF0400180  ORR	R1, R0, #128
0x1E9A	0x4870    LDR	R0, [PC, #448]
0x1E9C	0x7001    STRB	R1, [R0, #0]
0x1E9E	0xE002    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1155 :: 		
0x1EA0	0x9905    LDR	R1, [SP, #20]
0x1EA2	0x486E    LDR	R0, [PC, #440]
0x1EA4	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1157 :: 		
0x1EA6	0x9806    LDR	R0, [SP, #24]
0x1EA8	0xF0000004  AND	R0, R0, #4
0x1EAC	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x1EAE	0x980B    LDR	R0, [SP, #44]
0x1EB0	0xF0000003  AND	R0, R0, #3
0x1EB4	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
L___Lib_System_InitialSetUpRCCRCC2118:
;__Lib_System.c, 1158 :: 		
L___Lib_System_InitialSetUpRCCRCC274:
0x1EB6	0x486A    LDR	R0, [PC, #424]
0x1EB8	0x7800    LDRB	R0, [R0, #0]
0x1EBA	0xF0000002  AND	R0, R0, #2
0x1EBE	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1159 :: 		
0x1EC0	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC274
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1157 :: 		
L___Lib_System_InitialSetUpRCCRCC2132:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1162 :: 		
0x1EC2	0x9805    LDR	R0, [SP, #20]
0x1EC4	0xF0000004  AND	R0, R0, #4
0x1EC8	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC276
;__Lib_System.c, 1163 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x1ECA	0x4865    LDR	R0, [PC, #404]
0x1ECC	0x7800    LDRB	R0, [R0, #0]
0x1ECE	0xF0000010  AND	R0, R0, #16
0x1ED2	0x2800    CMP	R0, #0
0x1ED4	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1164 :: 		
0x1ED6	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1165 :: 		
0x1ED8	0xE005    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC276:
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x1EDA	0x4861    LDR	R0, [PC, #388]
0x1EDC	0x7800    LDRB	R0, [R0, #0]
0x1EDE	0xF0000010  AND	R0, R0, #16
0x1EE2	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1167 :: 		
0x1EE4	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1168 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1169 :: 		
0x1EE6	0x9807    LDR	R0, [SP, #28]
0x1EE8	0xF00001E0  AND	R1, R0, #224
0x1EEC	0x485D    LDR	R0, [PC, #372]
0x1EEE	0x7800    LDRB	R0, [R0, #0]
0x1EF0	0xF000001F  AND	R0, R0, #31
0x1EF4	0x4301    ORRS	R1, R0
0x1EF6	0x485B    LDR	R0, [PC, #364]
0x1EF8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
;__Lib_System.c, 1174 :: 		
0x1EFA	0x9808    LDR	R0, [SP, #32]
0x1EFC	0xF00001BF  AND	R1, R0, #191
0x1F00	0x4859    LDR	R0, [PC, #356]
0x1F02	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x1F04	0x9809    LDR	R0, [SP, #36]
0x1F06	0xF00001BF  AND	R1, R0, #191
0x1F0A	0x4858    LDR	R0, [PC, #352]
0x1F0C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x1F0E	0x9808    LDR	R0, [SP, #32]
0x1F10	0xF0000040  AND	R0, R0, #64
0x1F14	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1178 :: 		
0x1F16	0x4854    LDR	R0, [PC, #336]
0x1F18	0x7800    LDRB	R0, [R0, #0]
0x1F1A	0xF0400140  ORR	R1, R0, #64
0x1F1E	0x4852    LDR	R0, [PC, #328]
0x1F20	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1182 :: 		
0x1F22	0x980F    LDR	R0, [SP, #60]
0x1F24	0x2805    CMP	R0, #5
0x1F26	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC283
;__Lib_System.c, 1183 :: 		
0x1F28	0x4849    LDR	R0, [PC, #292]
0x1F2A	0x7800    LDRB	R0, [R0, #0]
0x1F2C	0xF0400102  ORR	R1, R0, #2
0x1F30	0x4847    LDR	R0, [PC, #284]
0x1F32	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1184 :: 		
0x1F34	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC284
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1185 :: 		
0x1F36	0x980F    LDR	R0, [SP, #60]
0x1F38	0x2806    CMP	R0, #6
0x1F3A	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x1F3C	0x980F    LDR	R0, [SP, #60]
0x1F3E	0x2807    CMP	R0, #7
0x1F40	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x1F42	0xE014    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC2134:
L___Lib_System_InitialSetUpRCCRCC2133:
;__Lib_System.c, 1186 :: 		
0x1F44	0x4849    LDR	R0, [PC, #292]
0x1F46	0x7800    LDRB	R0, [R0, #0]
0x1F48	0xF0400140  ORR	R1, R0, #64
0x1F4C	0x4847    LDR	R0, [PC, #284]
0x1F4E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1187 :: 		
L___Lib_System_InitialSetUpRCCRCC288:
0x1F50	0x4843    LDR	R0, [PC, #268]
0x1F52	0x7800    LDRB	R0, [R0, #0]
0x1F54	0xF0000040  AND	R0, R0, #64
0x1F58	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1188 :: 		
0x1F5A	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC288
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1189 :: 		
0x1F5C	0x980F    LDR	R0, [SP, #60]
0x1F5E	0x2807    CMP	R0, #7
0x1F60	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC290
;__Lib_System.c, 1191 :: 		
0x1F62	0x483E    LDR	R0, [PC, #248]
0x1F64	0x7800    LDRB	R0, [R0, #0]
0x1F66	0xF000013F  AND	R1, R0, #63
0x1F6A	0x483C    LDR	R0, [PC, #240]
0x1F6C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
;__Lib_System.c, 1193 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1195 :: 		
0x1F6E	0x980F    LDR	R0, [SP, #60]
0x1F70	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2136
0x1F72	0x980F    LDR	R0, [SP, #60]
0x1F74	0x2803    CMP	R0, #3
0x1F76	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2135
0x1F78	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC2136:
L___Lib_System_InitialSetUpRCCRCC2135:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC294:
0x1F7A	0x4839    LDR	R0, [PC, #228]
0x1F7C	0x7800    LDRB	R0, [R0, #0]
0x1F7E	0xF000000C  AND	R0, R0, #12
0x1F82	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC295
;__Lib_System.c, 1198 :: 		
0x1F84	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC294
L___Lib_System_InitialSetUpRCCRCC295:
;__Lib_System.c, 1200 :: 		
0x1F86	0x483A    LDR	R0, [PC, #232]
0x1F88	0x6800    LDR	R0, [R0, #0]
0x1F8A	0xF0400101  ORR	R1, R0, #1
0x1F8E	0x4838    LDR	R0, [PC, #224]
0x1F90	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1201 :: 		
0x1F92	0xF04F0100  MOV	R1, #0
0x1F96	0x4837    LDR	R0, [PC, #220]
0x1F98	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1202 :: 		
0x1F9A	0xF04F0180  MOV	R1, #128
0x1F9E	0x4836    LDR	R0, [PC, #216]
0x1FA0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1203 :: 		
0x1FA2	0xF04F0105  MOV	R1, #5
0x1FA6	0x4835    LDR	R0, [PC, #212]
0x1FA8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1204 :: 		
0x1FAA	0xF04F0101  MOV	R1, #1
0x1FAE	0x4832    LDR	R0, [PC, #200]
0x1FB0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L___Lib_System_InitialSetUpRCCRCC296:
0x1FB2	0x4831    LDR	R0, [PC, #196]
0x1FB4	0x6800    LDR	R0, [R0, #0]
0x1FB6	0xF0000080  AND	R0, R0, #128
0x1FBA	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC297
;__Lib_System.c, 1206 :: 		
0x1FBC	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1207 :: 		
0x1FBE	0x2100    MOVS	R1, #0
0x1FC0	0x482D    LDR	R0, [PC, #180]
0x1FC2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x1FC4	0x482A    LDR	R0, [PC, #168]
0x1FC6	0x6801    LDR	R1, [R0, #0]
0x1FC8	0xF06F0001  MVN	R0, #1
0x1FCC	0x4001    ANDS	R1, R0
0x1FCE	0x4828    LDR	R0, [PC, #160]
0x1FD0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
0x1FD2	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC298
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1210 :: 		
0x1FD4	0x980F    LDR	R0, [SP, #60]
0x1FD6	0x2801    CMP	R0, #1
0x1FD8	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x1FDA	0x980F    LDR	R0, [SP, #60]
0x1FDC	0x2802    CMP	R0, #2
0x1FDE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x1FE0	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2138:
L___Lib_System_InitialSetUpRCCRCC2137:
;__Lib_System.c, 1211 :: 		
L___Lib_System_InitialSetUpRCCRCC2102:
0x1FE2	0x481F    LDR	R0, [PC, #124]
0x1FE4	0x7800    LDRB	R0, [R0, #0]
0x1FE6	0xF000000C  AND	R0, R0, #12
0x1FEA	0x2804    CMP	R0, #4
0x1FEC	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2103
;__Lib_System.c, 1212 :: 		
0x1FEE	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2102
L___Lib_System_InitialSetUpRCCRCC2103:
;__Lib_System.c, 1213 :: 		
0x1FF0	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1214 :: 		
0x1FF2	0x980F    LDR	R0, [SP, #60]
0x1FF4	0x2804    CMP	R0, #4
0x1FF6	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x1FF8	0x980F    LDR	R0, [SP, #60]
0x1FFA	0x2806    CMP	R0, #6
0x1FFC	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x1FFE	0x980F    LDR	R0, [SP, #60]
0x2000	0x2805    CMP	R0, #5
0x2002	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x2004	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2108:
0x2006	0x4816    LDR	R0, [PC, #88]
0x2008	0x7800    LDRB	R0, [R0, #0]
0x200A	0xF000000C  AND	R0, R0, #12
0x200E	0x2808    CMP	R0, #8
0x2010	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2109
;__Lib_System.c, 1216 :: 		
0x2012	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2108
L___Lib_System_InitialSetUpRCCRCC2109:
;__Lib_System.c, 1217 :: 		
0x2014	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2107:
;__Lib_System.c, 1218 :: 		
0x2016	0x980F    LDR	R0, [SP, #60]
0x2018	0x2807    CMP	R0, #7
0x201A	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2111
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2112:
0x201C	0x4810    LDR	R0, [PC, #64]
0x201E	0x7800    LDRB	R0, [R0, #0]
0x2020	0xF000000C  AND	R0, R0, #12
0x2024	0x280C    CMP	R0, #12
0x2026	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2113
;__Lib_System.c, 1220 :: 		
0x2028	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2112
L___Lib_System_InitialSetUpRCCRCC2113:
;__Lib_System.c, 1221 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2104:
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1231 :: 		
0x202A	0x4815    LDR	R0, [PC, #84]
0x202C	0x6801    LDR	R1, [R0, #0]
0x202E	0xF06F000F  MVN	R0, #15
0x2032	0x4001    ANDS	R1, R0
0x2034	0x980C    LDR	R0, [SP, #48]
0x2036	0xF000000F  AND	R0, R0, #15
0x203A	0x4301    ORRS	R1, R0
0x203C	0x4810    LDR	R0, [PC, #64]
0x203E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1232 :: 		
L_end_InitialSetUpRCCRCC2:
0x2040	0xB010    ADD	SP, SP, #64
0x2042	0x4770    BX	LR
0x2044	0x904C4004  	PORTA_PCR19+0
0x2048	0xF8FFFEFF  	#-16779009
0x204C	0x40084006  	MCG_SC+0
0x2050	0x40014006  	MCG_C2+0
0x2054	0x50004006  	OSC_CR+0
0x2058	0x400C4006  	MCG_C7+0
0x205C	0x40004006  	MCG_C1+0
0x2060	0x40064006  	MCG_S+0
0x2064	0x40034006  	MCG_C4+0
0x2068	0x40044006  	MCG_C5+0
0x206C	0x40054006  	MCG_C6+0
0x2070	0x80384004  	SIM_SCGC5+0
0x2074	0x00084004  	LPTMR0_CMR+0
0x2078	0x00004004  	LPTMR0_CSR+0
0x207C	0x00044004  	LPTMR0_PSR+0
0x2080	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 973 :: 		
0x1B20	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 974 :: 		
0x1B22	0x4902    LDR	R1, [PC, #8]
0x1B24	0x4802    LDR	R0, [PC, #8]
0x1B26	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 975 :: 		
L_end_InitialSetUpFosc:
0x1B28	0xB001    ADD	SP, SP, #4
0x1B2A	0x4770    BX	LR
0x1B2C	0xD4C00001  	#120000
0x1B30	0x00A41FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 553 :: 		
0x1AEC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 554 :: 		
L___GenExcept28:
0x1AEE	0xE7FE    B	L___GenExcept28
;__Lib_System.c, 555 :: 		
L_end___GenExcept:
0x1AF0	0xB001    ADD	SP, SP, #4
0x1AF2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 586 :: 		
0x1AF4	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 587 :: 		
0x1AF6	0xB672    CPSID	i
;__Lib_System.c, 588 :: 		
0x1AF8	0x4908    LDR	R1, [PC, #32]
0x1AFA	0x6808    LDR	R0, [R1, #0]
0x1AFC	0xF4400070  ORR	R0, R0, #15728640
0x1B00	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 589 :: 		
0x1B02	0xBF00    NOP
;__Lib_System.c, 590 :: 		
0x1B04	0xBF00    NOP
;__Lib_System.c, 591 :: 		
0x1B06	0xBF00    NOP
;__Lib_System.c, 592 :: 		
0x1B08	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x1B0A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 595 :: 		
0x1B0E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 596 :: 		
0x1B12	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 597 :: 		
0x1B16	0xB662    CPSIE	i
;__Lib_System.c, 598 :: 		
L_end___EnableFPU:
0x1B18	0xB001    ADD	SP, SP, #4
0x1B1A	0x4770    BX	LR
0x1B1C	0xED88E000  	#3758157192
; end of ___EnableFPU
0x2264	0xB500    PUSH	(R14)
0x2266	0xF8DFB024  LDR	R11, [PC, #36]
0x226A	0xF8DFA024  LDR	R10, [PC, #36]
0x226E	0xF8DFC024  LDR	R12, [PC, #36]
0x2272	0xF7FFFBC5  BL	6656
0x2276	0xF8DFB020  LDR	R11, [PC, #32]
0x227A	0xF8DFA020  LDR	R10, [PC, #32]
0x227E	0xF8DFC020  LDR	R12, [PC, #32]
0x2282	0xF7FFFBBD  BL	6656
0x2286	0xBD00    POP	(R15)
0x2288	0x4770    BX	LR
0x228A	0xBF00    NOP
0x228C	0x00001FFF  	#536805376
0x2290	0x00271FFF  	#536805415
0x2294	0x22280000  	#8744
0x2298	0x00281FFF  	#536805416
0x229C	0x002C1FFF  	#536805420
0x22A0	0x22600000  	#8800
0x2300	0xB500    PUSH	(R14)
0x2302	0xF8DFB010  LDR	R11, [PC, #16]
0x2306	0xF8DFA010  LDR	R10, [PC, #16]
0x230A	0xF7FFFB5B  BL	6596
0x230E	0xBD00    POP	(R15)
0x2310	0x4770    BX	LR
0x2312	0xBF00    NOP
0x2314	0x00001FFF  	#536805376
0x2318	0x00C01FFF  	#536805568
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_GPIO_MK64_Defs.c,423 :: __GPIO_Module_UART0_PB16_17 [108]
0x2084	0x00000331 ;__GPIO_Module_UART0_PB16_17+0
0x2088	0x00000330 ;__GPIO_Module_UART0_PB16_17+4
0x208C	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+8
0x2090	0x00000000 ;__GPIO_Module_UART0_PB16_17+12
0x2094	0x00000000 ;__GPIO_Module_UART0_PB16_17+16
0x2098	0x00000000 ;__GPIO_Module_UART0_PB16_17+20
0x209C	0x00000000 ;__GPIO_Module_UART0_PB16_17+24
0x20A0	0x00000000 ;__GPIO_Module_UART0_PB16_17+28
0x20A4	0x00000000 ;__GPIO_Module_UART0_PB16_17+32
0x20A8	0x00000000 ;__GPIO_Module_UART0_PB16_17+36
0x20AC	0x00000000 ;__GPIO_Module_UART0_PB16_17+40
0x20B0	0x00000000 ;__GPIO_Module_UART0_PB16_17+44
0x20B4	0x00000000 ;__GPIO_Module_UART0_PB16_17+48
0x20B8	0x00080000 ;__GPIO_Module_UART0_PB16_17+52
0x20BC	0x00080000 ;__GPIO_Module_UART0_PB16_17+56
0x20C0	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+60
0x20C4	0x00000000 ;__GPIO_Module_UART0_PB16_17+64
0x20C8	0x00000000 ;__GPIO_Module_UART0_PB16_17+68
0x20CC	0x00000000 ;__GPIO_Module_UART0_PB16_17+72
0x20D0	0x00000000 ;__GPIO_Module_UART0_PB16_17+76
0x20D4	0x00000000 ;__GPIO_Module_UART0_PB16_17+80
0x20D8	0x00000000 ;__GPIO_Module_UART0_PB16_17+84
0x20DC	0x00000000 ;__GPIO_Module_UART0_PB16_17+88
0x20E0	0x00000000 ;__GPIO_Module_UART0_PB16_17+92
0x20E4	0x00000000 ;__GPIO_Module_UART0_PB16_17+96
0x20E8	0x00000000 ;__GPIO_Module_UART0_PB16_17+100
0x20EC	0x00000000 ;__GPIO_Module_UART0_PB16_17+104
; end of __GPIO_Module_UART0_PB16_17
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x20F0	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x20F4	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x20F8	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x20FC	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x2100	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x2104	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x2108	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x210C	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x2110	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x2114	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x2118	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x211C	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x2120	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x2124	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x2128	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x212C	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x2130	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x2134	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x2138	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x213C	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x2140	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x2144	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x2148	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x214C	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x2150	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x2154	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x2158	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x215C	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x2160	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x2164	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x2168	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x216C	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x2170	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x2174	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x2178	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x217C	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x2180	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x2184	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x2188	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x218C	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x2190	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x2194	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x2198	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x219C	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x21A0	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x21A4	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x21A8	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x21AC	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x21B0	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x21B4	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x21B8	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x21BC	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x21C0	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x21C4	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;docking_station_HEXIWEAR.c,47 :: __MIKROBUS1_GPIO [96]
0x21C8	0x00000FF5 ;__MIKROBUS1_GPIO+0
0x21CC	0x00000FE9 ;__MIKROBUS1_GPIO+4
0x21D0	0x00000FDD ;__MIKROBUS1_GPIO+8
0x21D4	0x000015C5 ;__MIKROBUS1_GPIO+12
0x21D8	0x00001625 ;__MIKROBUS1_GPIO+16
0x21DC	0x00001631 ;__MIKROBUS1_GPIO+20
0x21E0	0x0000163D ;__MIKROBUS1_GPIO+24
0x21E4	0x00001655 ;__MIKROBUS1_GPIO+28
0x21E8	0x000015D1 ;__MIKROBUS1_GPIO+32
0x21EC	0x000015F5 ;__MIKROBUS1_GPIO+36
0x21F0	0x00001619 ;__MIKROBUS1_GPIO+40
0x21F4	0x0000160D ;__MIKROBUS1_GPIO+44
0x21F8	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x21FC	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x2200	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x2204	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x2208	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x220C	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x2210	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x2214	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x2218	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x221C	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x2220	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x2224	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_Slider2_KINETIS.c,0 :: ?ICS?lstr1_Click_Slider2_KINETIS [20]
0x2228	0x202D2D2D ;?ICS?lstr1_Click_Slider2_KINETIS+0
0x222C	0x74737953 ;?ICS?lstr1_Click_Slider2_KINETIS+4
0x2230	0x49206D65 ;?ICS?lstr1_Click_Slider2_KINETIS+8
0x2234	0x2074696E ;?ICS?lstr1_Click_Slider2_KINETIS+12
0x2238	0x002D2D2D ;?ICS?lstr1_Click_Slider2_KINETIS+16
; end of ?ICS?lstr1_Click_Slider2_KINETIS
;,0 :: _initBlock_6 [35]
; Containing: ?ICS?lstr2_Click_Slider2_KINETIS [19]
;             Digits [16]
0x223C	0x696C5320 ;_initBlock_6+0 : ?ICS?lstr2_Click_Slider2_KINETIS at 0x223C
0x2240	0x20726564 ;_initBlock_6+4
0x2244	0x756C6176 ;_initBlock_6+8
0x2248	0x203A2065 ;_initBlock_6+12
0x224C	0x30007830 ;_initBlock_6+16 : Digits at 0x224F
0x2250	0x34333231 ;_initBlock_6+20
0x2254	0x38373635 ;_initBlock_6+24
0x2258	0x43424139 ;_initBlock_6+28
0x225C	0x464544 ;_initBlock_6+32
; end of _initBlock_6
;__Lib_ADC_01_K64.c,0 :: ?ICS_ADC_Get_Sample_Ptr [4]
0x2260	0x00000F15 ;?ICS_ADC_Get_Sample_Ptr+0
; end of ?ICS_ADC_Get_Sample_Ptr
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [12]    _Get_Fosc_kHz
0x041C     [128]    _SIM_GetClocksFrequency
0x049C      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x04CC      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x0524      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x055C      [74]    _GPIO_Alternate_Function_Enable
0x05A8      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x05C8     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x065C     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x06D0      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x06E0      [60]    __Lib_ADC_01_K64_ADC16_HAL_ConfigChn
0x071C      [18]    __Lib_ADC_01_K64_ADC16_DRV_GetConvValueRAW
0x0730     [180]    __Lib_GPIO_GPIO_HAL_Config
0x07E4      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x07F0      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x0800      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x0820      [54]    __Lib_ADC_01_K64_ADC16_HAL_Init
0x0858      [52]    __Lib_ADC_01_K64_CLOCK_SYS_EnableAdcClock
0x088C      [26]    __Lib_ADC_01_K64_ADC16_DRV_ConfigConvChn
0x08A8      [30]    __Lib_ADC_01_K64_ADC16_DRV_WaitConvDone
0x08C8      [38]    __Lib_ADC_01_K64_ADC16_DRV_PauseConv
0x08F0      [18]    _GPIO_Config
0x0904      [20]    __Lib_ADC_01_K64_ADC16_DRV_GetConvValueSigned
0x0918     [332]    __Lib_UART_012345_UART_AssignPtr
0x0A64     [274]    __Lib_ADC_01_K64_ADC16_HAL_ConfigConverter
0x0B78      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x0BD8      [28]    _UART0_Write
0x0BF4      [76]    __Lib_ADC_01_K64_ADC16_DRV_StructInitUserConfigDefault
0x0C40      [28]    _UART4_Write
0x0C5C      [28]    _UART5_Write
0x0C78      [28]    _UART3_Write
0x0C94      [28]    _UART1_Write
0x0CB0      [28]    _UART2_Write
0x0CCC      [60]    _UART0_Init
0x0D08      [24]    _GPIO_Digital_Output
0x0D20      [70]    __Lib_ADC_01_K64_ADCx_Get_Sample
0x0D68      [60]    _UART2_Init
0x0DA4      [24]    _GPIO_Digital_Input
0x0DBC      [46]    __Lib_ADC_01_K64_ADC16_DRV_Init
0x0DEC      [60]    _UART3_Init
0x0E28      [12]    docking_station_HEXIWEAR__setSDA_2
0x0E34      [12]    docking_station_HEXIWEAR__setSCL_2
0x0E40      [12]    docking_station_HEXIWEAR__setCS_3
0x0E4C      [12]    docking_station_HEXIWEAR__setRST_3
0x0E58      [12]    docking_station_HEXIWEAR__setAN_3
0x0E64      [12]    docking_station_HEXIWEAR__setTX_2
0x0E70      [12]    docking_station_HEXIWEAR__setMOSI_2
0x0E7C      [12]    docking_station_HEXIWEAR__setMISO_2
0x0E88      [12]    docking_station_HEXIWEAR__setPWM_2
0x0E94      [12]    docking_station_HEXIWEAR__setRX_2
0x0EA0      [12]    docking_station_HEXIWEAR__setINT_2
0x0EAC      [12]    docking_station_HEXIWEAR__setSCK_3
0x0EB8      [12]    docking_station_HEXIWEAR__setSDA_3
0x0EC4      [12]    docking_station_HEXIWEAR__setSCL_3
0x0ED0      [22]    _GPIO_Analog_Input
0x0EE8      [44]    __Lib_ADC_01_K64_ADCx_Init
0x0F14      [28]    _ADC0_Get_Sample
0x0F30      [12]    docking_station_HEXIWEAR__setTX_3
0x0F3C      [12]    docking_station_HEXIWEAR__setMOSI_3
0x0F48      [12]    docking_station_HEXIWEAR__setMISO_3
0x0F54      [12]    docking_station_HEXIWEAR__setPWM_3
0x0F60      [12]    docking_station_HEXIWEAR__setRX_3
0x0F6C      [12]    docking_station_HEXIWEAR__setINT_3
0x0F78      [32]    __slider2_driver_hal_gpioMap
0x0F98      [32]    docking_station_HEXIWEAR__log_write
0x0FB8      [36]    docking_station_HEXIWEAR__log_initUart
0x0FDC      [12]    docking_station_HEXIWEAR__setCS_1
0x0FE8      [12]    docking_station_HEXIWEAR__setRST_1
0x0FF4      [12]    docking_station_HEXIWEAR__setAN_1
0x1000     [456]    docking_station_HEXIWEAR__gpioInit_3
0x11C8     [456]    docking_station_HEXIWEAR__gpioInit_2
0x1390     [456]    docking_station_HEXIWEAR__gpioInit_1
0x1558      [36]    docking_station_HEXIWEAR__log_init3
0x157C      [36]    docking_station_HEXIWEAR__log_init2
0x15A0      [36]    docking_station_HEXIWEAR__log_init1
0x15C4      [12]    docking_station_HEXIWEAR__setSCK_1
0x15D0      [12]    docking_station_HEXIWEAR__setRX_1
0x15DC      [12]    docking_station_HEXIWEAR__setRST_2
0x15E8      [12]    docking_station_HEXIWEAR__setCS_2
0x15F4      [12]    docking_station_HEXIWEAR__setTX_1
0x1600      [12]    docking_station_HEXIWEAR__setAN_2
0x160C      [12]    docking_station_HEXIWEAR__setSDA_1
0x1618      [12]    docking_station_HEXIWEAR__setSCL_1
0x1624      [12]    docking_station_HEXIWEAR__setMISO_1
0x1630      [12]    docking_station_HEXIWEAR__setMOSI_1
0x163C      [12]    docking_station_HEXIWEAR__setPWM_1
0x1648      [12]    docking_station_HEXIWEAR__setSCK_2
0x1654      [12]    docking_station_HEXIWEAR__setINT_1
0x1660      [24]    _Delay_100ms
0x1678      [84]    _mikrobus_gpioInit
0x16CC      [46]    _ADC0_Read
0x16FC      [92]    _WordToHex
0x1758      [70]    _mikrobus_logInit
0x17A0      [40]    _ADC0_Init
0x17C8      [24]    _slider2_setReference
0x17E0      [18]    _slider2_gpioDriverInit
0x17F4     [328]    _ADC0_Set_Input_Channel
0x193C      [24]    _slider2_enable
0x1954     [112]    _mikrobus_logWrite
0x19C4      [58]    ___FillZeros
0x1A00      [20]    ___CC2DW
0x1A14      [84]    _applicationTask
0x1A68      [52]    _applicationInit
0x1A9C      [80]    _systemInit
0x1AEC       [8]    ___GenExcept
0x1AF4      [44]    ___EnableFPU
0x1B20      [20]    __Lib_System_InitialSetUpFosc
0x1B34      [36]    _main
0x1B58    [1324]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x1FFF0000      [20]    ?lstr1_Click_Slider2_KINETIS
0x1FFF0014      [19]    ?lstr2_Click_Slider2_KINETIS
0x1FFF0028       [4]    _ADC_Get_Sample_Ptr
0x1FFF002C       [4]    _sliderValue
0x1FFF0030     [100]    _demoText
0x1FFF0094       [4]    _logger
0x1FFF0098      [11]    __Lib_ADC_01_K64_adcUserConfig
0x1FFF00A4       [4]    ___System_CLOCK_IN_KHZ
0x1FFF00A8       [4]    _UART_Wr_Ptr
0x1FFF00AC       [4]    _UART_Rd_Ptr
0x1FFF00B0       [4]    _UART_Rdy_Ptr
0x1FFF00B4       [4]    _UART_Tx_Idle_Ptr
0x1FFF00B8       [4]    __slider2_driver_hal_gpio_pwmSet
0x1FFF00BC       [4]    __slider2_driver_hal_gpio_csSet
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2084     [108]    __GPIO_Module_UART0_PB16_17
0x20F0     [108]    __GPIO_Module_UART2_PD3_2
0x215C     [108]    __GPIO_Module_UART3_PC16_17
0x21C8      [96]    __MIKROBUS1_GPIO
0x2228      [20]    ?ICS?lstr1_Click_Slider2_KINETIS
0x223C      [19]    ?ICS?lstr2_Click_Slider2_KINETIS
0x224F      [16]    __Lib_Conversions_Digits
0x2260       [4]    ?ICS_ADC_Get_Sample_Ptr
