# Generated by Yosys 0.7+ (git sha1 189b538, clang 3.8.0-2ubuntu4 -fPIC -Os)

.model sqcc
.inputs in[0] in[1] in[2] in[3] in[4] in[5] clk rst start
.outputs q_sqcc
.names $false
.names $true
1
.names $undef
.names valid_orig_reg valid_cut_reg $logic_and$sqcc_test_seq.v:64$6_Y
11 1
.names orig.tmp_valid $eq$sqcc_test_seq.v:67$10_Y $logic_and$sqcc_test_seq.v:67$11_Y
11 1
.names cut.tmp_valid $eq$sqcc_test_seq.v:74$14_Y $logic_and$sqcc_test_seq.v:74$15_Y
11 1
.names $false q_qec $logic_and$sqcc_test_seq.v:64$6_Y q_sqcc
1-0 1
-11 1
.names out_cut_reg[0] cut.tmp_out[0] $logic_and$sqcc_test_seq.v:74$15_Y $0\out_cut_reg[1:0][0]
1-0 1
-11 1
.names out_cut_reg[1] cut.tmp_out[1] $logic_and$sqcc_test_seq.v:74$15_Y $0\out_cut_reg[1:0][1]
1-0 1
-11 1
.names valid_cut_reg $true $logic_and$sqcc_test_seq.v:74$15_Y $0\valid_cut_reg[0:0]
1-0 1
-11 1
.names out_orig_reg[0] orig.tmp_out[0] $logic_and$sqcc_test_seq.v:67$11_Y $0\out_orig_reg[1:0][0]
1-0 1
-11 1
.names out_orig_reg[1] orig.tmp_out[1] $logic_and$sqcc_test_seq.v:67$11_Y $0\out_orig_reg[1:0][1]
1-0 1
-11 1
.names valid_orig_reg $true $logic_and$sqcc_test_seq.v:67$11_Y $0\valid_orig_reg[0:0]
1-0 1
-11 1
.names rst_set $0\rst_reg[0:0]
0 1
.names valid_orig_reg $eq$sqcc_test_seq.v:67$10_Y
0 1
.names valid_cut_reg $eq$sqcc_test_seq.v:74$14_Y
0 1
.latch $0\out_cut_reg[1:0][0] out_cut_reg[0] re clk 0
.latch $0\out_cut_reg[1:0][1] out_cut_reg[1] re clk 0
.latch $0\valid_cut_reg[0:0] valid_cut_reg re clk 0
.latch $0\out_orig_reg[1:0][0] out_orig_reg[0] re clk 0
.latch $0\out_orig_reg[1:0][1] out_orig_reg[1] re clk 0
.latch $0\valid_orig_reg[0:0] valid_orig_reg re clk 0
.latch $0\rst_reg[0:0] rst_reg re clk 1
.latch $true rst_set re clk 0
.names cut.state[0] cut.state[1] $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$423
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$423 $techmap\cut.$auto$simplemap.cc:250:simplemap_eqne$416[2] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$421
1- 1
-1 1
.names cut.state[0] $techmap\cut.$auto$simplemap.cc:250:simplemap_eqne$431[1] $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$438
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$438 cut.state[2] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$436
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:250:simplemap_eqne$446[0] cut.state[1] $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$453
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$453 cut.state[2] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$451
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$481 $techmap\cut.$procmux$68.B_AND_S[7] $techmap\cut.$procmux$68.Y_B[1]
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$485 $techmap\cut.$procmux$68.B_AND_S[8] $techmap\cut.$procmux$68.Y_B[2]
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$485 $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$481 $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$505
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$505 $techmap\cut.$procmux$62_CMP $techmap\cut.$techmap$procmux$68.$reduce_or$?techmap.v?:445$290_Y
1- 1
-1 1
.names $techmap\cut.$procmux$76.B_AND_S[0] $techmap\cut.$procmux$62_CMP $techmap\cut.$techmap$procmux$76.$reduce_or$?techmap.v?:445$298_Y
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$423 cut.state[2] $techmap\cut.$auto$simplemap.cc:168:logic_reduce$413
1- 1
-1 1
.names $techmap\cut.$auto$simplemap.cc:168:logic_reduce$413 $techmap\cut.$procmux$62_CMP
0 1
.names $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$421 $techmap\cut.$procmux$76.B_AND_S[0]
0 1
.names $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$436 $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$485
0 1
.names $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$451 $techmap\cut.$auto$simplemap.cc:127:simplemap_reduce$481
0 1
.names cut.state[0] $true start $techmap\cut.$3\state[2:0][0]
1-0 1
-11 1
.names cut.state[1] $false start $techmap\cut.$3\state[2:0][1]
1-0 1
-11 1
.names cut.state[2] $false start $techmap\cut.$3\state[2:0][2]
1-0 1
-11 1
.names cut.tmp_add[0] cut.tmp_out[0] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$421 $techmap\cut.$2\tmp_out[1:0][0]
1-0 1
-11 1
.names cut.tmp_add[1] cut.tmp_out[1] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$421 $techmap\cut.$2\tmp_out[1:0][1]
1-0 1
-11 1
.names cut.a0.cout[0] cut.tmp_add[0] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$436 $techmap\cut.$2\tmp_add[1:0][0]
1-0 1
-11 1
.names cut.a0.cout[1] cut.tmp_add[1] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$436 $techmap\cut.$2\tmp_add[1:0][1]
1-0 1
-11 1
.names cut.m0.cout[0] cut.tmp_mult[0] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$451 $techmap\cut.$2\tmp_mult[1:0][0]
1-0 1
-11 1
.names cut.m0.cout[1] cut.tmp_mult[1] $techmap\cut.$auto$simplemap.cc:256:simplemap_eqne$451 $techmap\cut.$2\tmp_mult[1:0][1]
1-0 1
-11 1
.names $techmap\cut.$2\state[2:0][0] $false rst_reg $techmap\cut.$0\state[2:0][0]
1-0 1
-11 1
.names $techmap\cut.$2\state[2:0][1] $false rst_reg $techmap\cut.$0\state[2:0][1]
1-0 1
-11 1
.names $techmap\cut.$2\state[2:0][2] $false rst_reg $techmap\cut.$0\state[2:0][2]
1-0 1
-11 1
.names $techmap\cut.$2\tmp_valid[0:0] $false rst_reg $techmap\cut.$0\tmp_valid[0:0]
1-0 1
-11 1
.names $techmap\cut.$2\tmp_out[1:0][0] $false rst_reg $techmap\cut.$0\tmp_out[1:0][0]
1-0 1
-11 1
.names $techmap\cut.$2\tmp_out[1:0][1] $false rst_reg $techmap\cut.$0\tmp_out[1:0][1]
1-0 1
-11 1
.names $techmap\cut.$2\tmp_add[1:0][0] cut.tmp_add[0] rst_reg $techmap\cut.$0\tmp_add[1:0][0]
1-0 1
-11 1
.names $techmap\cut.$2\tmp_add[1:0][1] cut.tmp_add[1] rst_reg $techmap\cut.$0\tmp_add[1:0][1]
1-0 1
-11 1
.names $techmap\cut.$2\tmp_mult[1:0][0] cut.tmp_mult[0] rst_reg $techmap\cut.$0\tmp_mult[1:0][0]
1-0 1
-11 1
.names $techmap\cut.$2\tmp_mult[1:0][1] cut.tmp_mult[1] rst_reg $techmap\cut.$0\tmp_mult[1:0][1]
1-0 1
-11 1
.names $false $techmap\cut.$procmux$68.B_AND_S[6] $techmap\cut.$techmap$procmux$68.$reduce_or$?techmap.v?:445$290_Y $techmap\cut.$2\state[2:0][0]
1-0 1
-11 1
.names $false $techmap\cut.$procmux$68.Y_B[1] $techmap\cut.$techmap$procmux$68.$reduce_or$?techmap.v?:445$290_Y $techmap\cut.$2\state[2:0][1]
1-0 1
-11 1
.names $false $techmap\cut.$procmux$68.Y_B[2] $techmap\cut.$techmap$procmux$68.$reduce_or$?techmap.v?:445$290_Y $techmap\cut.$2\state[2:0][2]
1-0 1
-11 1
.names cut.tmp_valid $techmap\cut.$procmux$76.B_AND_S[0] $techmap\cut.$techmap$procmux$76.$reduce_or$?techmap.v?:445$298_Y $techmap\cut.$2\tmp_valid[0:0]
1-0 1
-11 1
.latch $techmap\cut.$0\state[2:0][0] cut.state[0] re clk 0
.latch $techmap\cut.$0\state[2:0][1] cut.state[1] re clk 0
.latch $techmap\cut.$0\state[2:0][2] cut.state[2] re clk 0
.latch $techmap\cut.$0\tmp_mult[1:0][0] cut.tmp_mult[0] re clk 0
.latch $techmap\cut.$0\tmp_mult[1:0][1] cut.tmp_mult[1] re clk 0
.latch $techmap\cut.$0\tmp_add[1:0][0] cut.tmp_add[0] re clk 0
.latch $techmap\cut.$0\tmp_add[1:0][1] cut.tmp_add[1] re clk 0
.latch $techmap\cut.$0\tmp_out[1:0][0] cut.tmp_out[0] re clk 0
.latch $techmap\cut.$0\tmp_out[1:0][1] cut.tmp_out[1] re clk 0
.latch $techmap\cut.$0\tmp_valid[0:0] cut.tmp_valid re clk 0
.names cut.state[2] $true $techmap\cut.$auto$simplemap.cc:250:simplemap_eqne$416[2]
10 1
01 1
.names cut.state[1] $true $techmap\cut.$auto$simplemap.cc:250:simplemap_eqne$431[1]
10 1
01 1
.names cut.state[0] $true $techmap\cut.$auto$simplemap.cc:250:simplemap_eqne$446[0]
10 1
01 1
.names $techmap\cut.$3\state[2:0][0] $techmap\cut.$procmux$62_CMP $techmap\cut.$procmux$68.B_AND_S[6]
11 1
.names $techmap\cut.$3\state[2:0][1] $techmap\cut.$procmux$62_CMP $techmap\cut.$procmux$68.B_AND_S[7]
11 1
.names $techmap\cut.$3\state[2:0][2] $techmap\cut.$procmux$62_CMP $techmap\cut.$procmux$68.B_AND_S[8]
11 1
.names in[4] cut.tmp_mult[0] cut.a0.cout[0]
10 1
01 1
.names in[5] cut.tmp_mult[1] cut.a0.cout[1]
10 1
01 1
.names $techmap\cut.m0.$techmap$add$sqcc_test_seq.v:317$53.$auto$alumacc.cc:490:replace_alu$1720[1] orig.m0.cout[0] cut.m0.cout[1]
10 1
01 1
.names in[2] in[0] cut.m0.cout[0]
10 1
01 1
.names in[3] in[1] $techmap\cut.m0.$techmap$add$sqcc_test_seq.v:317$53.$auto$alumacc.cc:490:replace_alu$1720[1]
10 1
01 1
.names orig.state[0] orig.state[1] $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$315
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$315 $techmap\orig.$auto$simplemap.cc:250:simplemap_eqne$308[2] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$313
1- 1
-1 1
.names orig.state[0] $techmap\orig.$auto$simplemap.cc:250:simplemap_eqne$323[1] $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$330
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$330 orig.state[2] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$328
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:250:simplemap_eqne$338[0] orig.state[1] $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$345
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$345 orig.state[2] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$343
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$373 $techmap\orig.$procmux$132.B_AND_S[7] $techmap\orig.$procmux$132.Y_B[1]
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$377 $techmap\orig.$procmux$132.B_AND_S[8] $techmap\orig.$procmux$132.Y_B[2]
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$377 $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$373 $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$397
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$397 $techmap\orig.$procmux$126_CMP $techmap\orig.$techmap$procmux$132.$reduce_or$?techmap.v?:445$290_Y
1- 1
-1 1
.names $techmap\orig.$procmux$140.B_AND_S[0] $techmap\orig.$procmux$126_CMP $techmap\orig.$techmap$procmux$140.$reduce_or$?techmap.v?:445$298_Y
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$315 orig.state[2] $techmap\orig.$auto$simplemap.cc:168:logic_reduce$305
1- 1
-1 1
.names $techmap\orig.$auto$simplemap.cc:168:logic_reduce$305 $techmap\orig.$procmux$126_CMP
0 1
.names $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$313 $techmap\orig.$procmux$140.B_AND_S[0]
0 1
.names $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$328 $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$377
0 1
.names $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$343 $techmap\orig.$auto$simplemap.cc:127:simplemap_reduce$373
0 1
.names orig.state[0] $true start $techmap\orig.$3\state[2:0][0]
1-0 1
-11 1
.names orig.state[1] $false start $techmap\orig.$3\state[2:0][1]
1-0 1
-11 1
.names orig.state[2] $false start $techmap\orig.$3\state[2:0][2]
1-0 1
-11 1
.names orig.tmp_add[0] orig.tmp_out[0] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$313 $techmap\orig.$2\tmp_out[1:0][0]
1-0 1
-11 1
.names orig.tmp_add[1] orig.tmp_out[1] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$313 $techmap\orig.$2\tmp_out[1:0][1]
1-0 1
-11 1
.names orig.a0.cout[0] orig.tmp_add[0] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$328 $techmap\orig.$2\tmp_add[1:0][0]
1-0 1
-11 1
.names orig.a0.cout[1] orig.tmp_add[1] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$328 $techmap\orig.$2\tmp_add[1:0][1]
1-0 1
-11 1
.names orig.m0.cout[0] orig.tmp_mult[0] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$343 $techmap\orig.$2\tmp_mult[1:0][0]
1-0 1
-11 1
.names orig.m0.cout[1] orig.tmp_mult[1] $techmap\orig.$auto$simplemap.cc:256:simplemap_eqne$343 $techmap\orig.$2\tmp_mult[1:0][1]
1-0 1
-11 1
.names $techmap\orig.$2\state[2:0][0] $false rst_reg $techmap\orig.$0\state[2:0][0]
1-0 1
-11 1
.names $techmap\orig.$2\state[2:0][1] $false rst_reg $techmap\orig.$0\state[2:0][1]
1-0 1
-11 1
.names $techmap\orig.$2\state[2:0][2] $false rst_reg $techmap\orig.$0\state[2:0][2]
1-0 1
-11 1
.names $techmap\orig.$2\tmp_valid[0:0] $false rst_reg $techmap\orig.$0\tmp_valid[0:0]
1-0 1
-11 1
.names $techmap\orig.$2\tmp_out[1:0][0] $false rst_reg $techmap\orig.$0\tmp_out[1:0][0]
1-0 1
-11 1
.names $techmap\orig.$2\tmp_out[1:0][1] $false rst_reg $techmap\orig.$0\tmp_out[1:0][1]
1-0 1
-11 1
.names $techmap\orig.$2\tmp_add[1:0][0] orig.tmp_add[0] rst_reg $techmap\orig.$0\tmp_add[1:0][0]
1-0 1
-11 1
.names $techmap\orig.$2\tmp_add[1:0][1] orig.tmp_add[1] rst_reg $techmap\orig.$0\tmp_add[1:0][1]
1-0 1
-11 1
.names $techmap\orig.$2\tmp_mult[1:0][0] orig.tmp_mult[0] rst_reg $techmap\orig.$0\tmp_mult[1:0][0]
1-0 1
-11 1
.names $techmap\orig.$2\tmp_mult[1:0][1] orig.tmp_mult[1] rst_reg $techmap\orig.$0\tmp_mult[1:0][1]
1-0 1
-11 1
.names $false $techmap\orig.$procmux$132.B_AND_S[6] $techmap\orig.$techmap$procmux$132.$reduce_or$?techmap.v?:445$290_Y $techmap\orig.$2\state[2:0][0]
1-0 1
-11 1
.names $false $techmap\orig.$procmux$132.Y_B[1] $techmap\orig.$techmap$procmux$132.$reduce_or$?techmap.v?:445$290_Y $techmap\orig.$2\state[2:0][1]
1-0 1
-11 1
.names $false $techmap\orig.$procmux$132.Y_B[2] $techmap\orig.$techmap$procmux$132.$reduce_or$?techmap.v?:445$290_Y $techmap\orig.$2\state[2:0][2]
1-0 1
-11 1
.names orig.tmp_valid $techmap\orig.$procmux$140.B_AND_S[0] $techmap\orig.$techmap$procmux$140.$reduce_or$?techmap.v?:445$298_Y $techmap\orig.$2\tmp_valid[0:0]
1-0 1
-11 1
.latch $techmap\orig.$0\state[2:0][0] orig.state[0] re clk 0
.latch $techmap\orig.$0\state[2:0][1] orig.state[1] re clk 0
.latch $techmap\orig.$0\state[2:0][2] orig.state[2] re clk 0
.latch $techmap\orig.$0\tmp_mult[1:0][0] orig.tmp_mult[0] re clk 0
.latch $techmap\orig.$0\tmp_mult[1:0][1] orig.tmp_mult[1] re clk 0
.latch $techmap\orig.$0\tmp_add[1:0][0] orig.tmp_add[0] re clk 0
.latch $techmap\orig.$0\tmp_add[1:0][1] orig.tmp_add[1] re clk 0
.latch $techmap\orig.$0\tmp_out[1:0][0] orig.tmp_out[0] re clk 0
.latch $techmap\orig.$0\tmp_out[1:0][1] orig.tmp_out[1] re clk 0
.latch $techmap\orig.$0\tmp_valid[0:0] orig.tmp_valid re clk 0
.names orig.state[2] $true $techmap\orig.$auto$simplemap.cc:250:simplemap_eqne$308[2]
10 1
01 1
.names orig.state[1] $true $techmap\orig.$auto$simplemap.cc:250:simplemap_eqne$323[1]
10 1
01 1
.names orig.state[0] $true $techmap\orig.$auto$simplemap.cc:250:simplemap_eqne$338[0]
10 1
01 1
.names $techmap\orig.$3\state[2:0][0] $techmap\orig.$procmux$126_CMP $techmap\orig.$procmux$132.B_AND_S[6]
11 1
.names $techmap\orig.$3\state[2:0][1] $techmap\orig.$procmux$126_CMP $techmap\orig.$procmux$132.B_AND_S[7]
11 1
.names $techmap\orig.$3\state[2:0][2] $techmap\orig.$procmux$126_CMP $techmap\orig.$procmux$132.B_AND_S[8]
11 1
.names $techmap\orig.a0.$techmap$add$sqcc_test_seq.v:208$42.$auto$alumacc.cc:490:replace_alu$1720[1] $techmap\orig.a0.$techmap$add$sqcc_test_seq.v:208$42.$auto$alumacc.cc:474:replace_alu$1719.lcu.g[0] orig.a0.cout[1]
10 1
01 1
.names in[4] orig.tmp_mult[0] orig.a0.cout[0]
10 1
01 1
.names in[5] orig.tmp_mult[1] $techmap\orig.a0.$techmap$add$sqcc_test_seq.v:208$42.$auto$alumacc.cc:490:replace_alu$1720[1]
10 1
01 1
.names in[4] orig.tmp_mult[0] $techmap\orig.a0.$techmap$add$sqcc_test_seq.v:208$42.$auto$alumacc.cc:474:replace_alu$1719.lcu.g[0]
11 1
.names in[2] in[0] orig.m0.cout[0]
11 1
.names in[3] in[0] $techmap\orig.m0.$auto$maccmap.cc:240:synth$1682.AA[1]
11 1
.names in[2] in[1] $techmap\orig.m0.$auto$maccmap.cc:240:synth$1682.BB[1]
11 1
.names $techmap\orig.m0.$auto$maccmap.cc:240:synth$1682.AA[1] $techmap\orig.m0.$auto$maccmap.cc:240:synth$1682.BB[1] orig.m0.cout[1]
10 1
01 1
.names qec.wc_0.diff_two[0] qec.wc_0.diff_two[1] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[0]
11 1
.names $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:490:replace_alu$524[2] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[2] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[1]
11 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[0] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[1] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$657[0]
11 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$657[0] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[2] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$666[0]
11 1
.names qec.wc_0.diff[0] qec.wc_0.diff[1] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$684[0]
11 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$701[0] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$684[2] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$710[0]
11 1
.names $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$rtlil.cc:1698:Or$532 $techmap\qec.wc_0.$gt$sqcc_test_seq.v:120$29_Y
0 1
.names $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$rtlil.cc:1698:Or$532 $techmap\qec.wc_0.$gt$sqcc_test_seq.v:121$31_Y
0 1
.names $techmap\qec.wc_0.$gt$sqcc_test_seq.v:121$31_Y $techmap\qec.wc_0.$gt$sqcc_test_seq.v:120$29_Y qec.wc_0.isNeg q_qec
1-0 1
-11 1
.names $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.g[31] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$rtlil.cc:1667:Not$529
0 1
.names $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.g[31] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$rtlil.cc:1667:Not$529
0 1
.names out_orig_reg[0] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.BB[0]
0 1
.names out_orig_reg[1] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.BB[1]
0 1
.names qec.wc_0.diff[0] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[0]
0 1
.names qec.wc_0.diff[1] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[1]
0 1
.names qec.wc_0.isNeg $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[4]
0 1
.names qec.wc_0.isNeg $true $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$684[2]
10 1
01 1
.names $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[4] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.lcu.g[1] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.lcu.g[3]
11 1
.names $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[1] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[0] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.lcu.g[1]
11 1
.names $techmap\qec.wc_0.$techmap$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.$and$?techmap.v?:260$632_Y[1] $techmap\qec.wc_0.$techmap$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.$and$?techmap.v?:221$753_Y $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.g[4]
1- 1
-1 1
.names $techmap\qec.wc_0.$techmap$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.$and$?techmap.v?:260$632_Y[0] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.p[0] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.g[0]
1- 1
-1 1
.names $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:490:replace_alu$517[1] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.g[0] $techmap\qec.wc_0.$techmap$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.$and$?techmap.v?:221$753_Y
11 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[2] qec.wc_0.diff_two[2] $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$974_Y
11 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[2] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.g[3] $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$1043_Y
11 1
.names $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.$or$?techmap.v?:221$975_Y $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$657[0] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.g[3]
1- 1
-1 1
.names qec.wc_0.diff_two[4] $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$974_Y $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.$or$?techmap.v?:221$975_Y
1- 1
-1 1
.names qec.wc_0.diff_two[4] $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$1043_Y $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:474:replace_alu$523.lcu.g[31]
1- 1
-1 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$684[2] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$684[0] $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$701[0]
11 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$684[2] qec.wc_0.isNeg $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$974_Y
11 1
.names $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$684[2] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.g[3] $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$1043_Y
11 1
.names $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.$or$?techmap.v?:221$975_Y $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$701[0] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.g[3]
1- 1
-1 1
.names qec.wc_0.isNeg $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$974_Y $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.$or$?techmap.v?:221$975_Y
1- 1
-1 1
.names qec.wc_0.isNeg $techmap\qec.wc_0.$techmap$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.$and$?techmap.v?:221$1043_Y $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$alumacc.cc:474:replace_alu$523.lcu.g[31]
1- 1
-1 1
.names $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$rtlil.cc:1667:Not$529 $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$666[0] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$rtlil.cc:1698:Or$532
1- 1
-1 1
.names $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$rtlil.cc:1667:Not$529 $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$710[0] $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:121$31.$auto$rtlil.cc:1698:Or$532
1- 1
-1 1
.names out_cut_reg[0] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.BB[0] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.p[0]
10 1
01 1
.names out_cut_reg[1] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.BB[1] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:490:replace_alu$517[1]
10 1
01 1
.names $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.p[0] $true qec.wc_0.diff[0]
10 1
01 1
.names $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:490:replace_alu$517[1] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.g[0] qec.wc_0.diff[1]
10 1
01 1
.names $true $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.lcu.g[4] qec.wc_0.isNeg
10 1
01 1
.names out_cut_reg[0] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.BB[0] $techmap\qec.wc_0.$techmap$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.$and$?techmap.v?:260$632_Y[0]
11 1
.names out_cut_reg[1] $techmap\qec.wc_0.$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.BB[1] $techmap\qec.wc_0.$techmap$techmap$sub$sqcc_test_seq.v:114$27.$auto$alumacc.cc:474:replace_alu$516.$and$?techmap.v?:260$632_Y[1]
11 1
.names $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[0] $true qec.wc_0.diff_two[0]
10 1
01 1
.names $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[1] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[0] qec.wc_0.diff_two[1]
10 1
01 1
.names $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[4] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.lcu.g[1] qec.wc_0.diff_two[2]
10 1
01 1
.names $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.BB[4] $techmap\qec.wc_0.$techmap$neg$sqcc_test_seq.v:115$28.$auto$alumacc.cc:474:replace_alu$519.lcu.g[3] qec.wc_0.diff_two[4]
10 1
01 1
.names qec.wc_0.diff_two[2] $true $techmap\qec.wc_0.$techmap$gt$sqcc_test_seq.v:120$29.$auto$alumacc.cc:490:replace_alu$524[2]
10 1
01 1
.names qec.wc_0.diff_two[4] $true $techmap\qec.wc_0.$auto$simplemap.cc:127:simplemap_reduce$640[2]
10 1
01 1
.names in[4] orig.a0.in[0]
1 1
.names in[5] orig.a0.in[1]
1 1
.names orig.tmp_mult[0] orig.a0.in[2]
1 1
.names orig.tmp_mult[1] orig.a0.in[3]
1 1
.names orig.tmp_mult[0] orig.a0.b[0]
1 1
.names orig.tmp_mult[1] orig.a0.b[1]
1 1
.names in[4] orig.a0.a[0]
1 1
.names in[5] orig.a0.a[1]
1 1
.names in[2] orig.m0.in[0]
1 1
.names in[3] orig.m0.in[1]
1 1
.names in[0] orig.m0.in[2]
1 1
.names in[1] orig.m0.in[3]
1 1
.names in[0] orig.m0.d1[0]
1 1
.names in[1] orig.m0.d1[1]
1 1
.names in[2] orig.m0.c0[0]
1 1
.names in[3] orig.m0.c0[1]
1 1
.names out_cut_reg[0] qec.wc_0.in[0]
1 1
.names out_cut_reg[1] qec.wc_0.in[1]
1 1
.names out_orig_reg[0] qec.wc_0.in[2]
1 1
.names out_orig_reg[1] qec.wc_0.in[3]
1 1
.names q_qec qec.wc_0.failed
1 1
.names qec.wc_0.diff_two[4] qec.wc_0.diff_two[3]
1 1
.names qec.wc_0.isNeg qec.wc_0.diff[2]
1 1
.names qec.wc_0.isNeg qec.wc_0.diff[3]
1 1
.names qec.wc_0.isNeg qec.wc_0.diff[4]
1 1
.names out_orig_reg[0] qec.wc_0.b[0]
1 1
.names out_orig_reg[1] qec.wc_0.b[1]
1 1
.names $false qec.wc_0.b[2]
1 1
.names $false qec.wc_0.b[3]
1 1
.names $false qec.wc_0.b[4]
1 1
.names out_cut_reg[0] qec.wc_0.a[0]
1 1
.names out_cut_reg[1] qec.wc_0.a[1]
1 1
.names $false qec.wc_0.a[2]
1 1
.names $false qec.wc_0.a[3]
1 1
.names $false qec.wc_0.a[4]
1 1
.names in[2] cut.m0.in[0]
1 1
.names in[3] cut.m0.in[1]
1 1
.names in[0] cut.m0.in[2]
1 1
.names in[1] cut.m0.in[3]
1 1
.names in[0] cut.m0.d1[0]
1 1
.names in[1] cut.m0.d1[1]
1 1
.names in[2] cut.m0.c0[0]
1 1
.names in[3] cut.m0.c0[1]
1 1
.names in[4] cut.a0.in[0]
1 1
.names in[5] cut.a0.in[1]
1 1
.names cut.tmp_mult[0] cut.a0.in[2]
1 1
.names cut.tmp_mult[1] cut.a0.in[3]
1 1
.names cut.tmp_mult[0] cut.a0.b[0]
1 1
.names cut.tmp_mult[1] cut.a0.b[1]
1 1
.names in[4] cut.a0.a[0]
1 1
.names in[5] cut.a0.a[1]
1 1
.names out_cut_reg[0] qec.in[0]
1 1
.names out_cut_reg[1] qec.in[1]
1 1
.names out_orig_reg[0] qec.in[2]
1 1
.names out_orig_reg[1] qec.in[3]
1 1
.names q_qec qec.failed_wc
1 1
.names q_qec qec.failed
1 1
.names cut.tmp_valid cut.valid
1 1
.names cut.m0.cout[0] cut.tmp_mult_app[0]
1 1
.names cut.m0.cout[1] cut.tmp_mult_app[1]
1 1
.names cut.a0.cout[0] cut.tmp_add_app[0]
1 1
.names cut.a0.cout[1] cut.tmp_add_app[1]
1 1
.names start cut.start
1 1
.names rst_reg cut.rst
1 1
.names cut.tmp_out[0] cut.out[0]
1 1
.names cut.tmp_out[1] cut.out[1]
1 1
.names in[0] cut.in[0]
1 1
.names in[1] cut.in[1]
1 1
.names in[2] cut.in[2]
1 1
.names in[3] cut.in[3]
1 1
.names in[4] cut.in[4]
1 1
.names in[5] cut.in[5]
1 1
.names clk cut.clk
1 1
.names in[4] cut.c[0]
1 1
.names in[5] cut.c[1]
1 1
.names in[2] cut.b[0]
1 1
.names in[3] cut.b[1]
1 1
.names in[0] cut.a[0]
1 1
.names in[1] cut.a[1]
1 1
.names orig.tmp_valid orig.valid
1 1
.names orig.m0.cout[0] orig.tmp_mult_app[0]
1 1
.names orig.m0.cout[1] orig.tmp_mult_app[1]
1 1
.names orig.a0.cout[0] orig.tmp_add_app[0]
1 1
.names orig.a0.cout[1] orig.tmp_add_app[1]
1 1
.names start orig.start
1 1
.names rst_reg orig.rst
1 1
.names orig.tmp_out[0] orig.out[0]
1 1
.names orig.tmp_out[1] orig.out[1]
1 1
.names in[0] orig.in[0]
1 1
.names in[1] orig.in[1]
1 1
.names in[2] orig.in[2]
1 1
.names in[3] orig.in[3]
1 1
.names in[4] orig.in[4]
1 1
.names in[5] orig.in[5]
1 1
.names clk orig.clk
1 1
.names in[4] orig.c[0]
1 1
.names in[5] orig.c[1]
1 1
.names in[2] orig.b[0]
1 1
.names in[3] orig.b[1]
1 1
.names in[0] orig.a[0]
1 1
.names in[1] orig.a[1]
1 1
.names cut.tmp_out[0] out_cut[0]
1 1
.names cut.tmp_out[1] out_cut[1]
1 1
.names orig.tmp_out[0] out_orig[0]
1 1
.names orig.tmp_out[1] out_orig[1]
1 1
.names cut.tmp_valid valid_cut
1 1
.names orig.tmp_valid valid_orig
1 1
.end
