// Seed: 2999931956
module module_0 (
    id_1,
    id_2
);
  inout wand id_2;
  input wire id_1;
  assign id_2 = id_2#(.id_2(-1'b0), .id_1(-1), .id_2(1));
  assign id_2 = -1;
  assign id_2 = -1;
  logic id_3;
  always @(negedge id_2) release id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output tri id_2,
    output supply1 id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_2 = id_0;
  assign id_3 = -1;
endmodule
