library ieee;
use ieee.std_logic_1164.all;

entity SomadorPC is port
	(
	EA, EB: in std_logic;
	SOMA: out std_logic
	);
end SomadorPC;

ARCHITECTURE behavior of SomadorPC is
begin
	SOMA <= EA + EB;

end;