v 20201216 2
C 59600 46000 1 0 0 2n7002.sym
{
T 59500 46100 5 10 1 1 0 0 1
refdes=M1
T 59700 46800 5 10 0 1 0 0 1
value=2N7002P
T 60100 46600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 61100 46600 5 10 0 1 0 0 1
device=NMOS
}
C 60600 46000 1 0 1 2n7002.sym
{
T 60700 46100 5 10 1 1 0 6 1
refdes=M2
T 60500 46800 5 10 0 1 0 6 1
value=2N7002P
T 60100 46600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 59100 46600 5 10 0 1 0 6 1
device=NMOS
}
C 60000 45500 1 270 1 in-1.sym
{
T 60500 45500 5 10 0 0 270 6 1
footprint=anchor
T 60300 45500 5 10 0 0 90 2 1
device=INPUT
T 59900 45500 5 10 1 1 90 2 1
refdes=GND
}
C 61200 46200 1 0 1 in-1.sym
{
T 61200 46700 5 10 0 0 0 6 1
footprint=anchor
T 61200 46500 5 10 0 0 0 6 1
device=INPUT
T 60900 46400 5 10 1 1 0 6 1
refdes=B
}
C 59000 46200 1 0 0 in-1.sym
{
T 59000 46700 5 10 0 0 0 0 1
footprint=anchor
T 59000 46500 5 10 0 0 0 0 1
device=INPUT
T 59300 46400 5 10 1 1 0 0 1
refdes=A
}
C 60100 46600 1 0 0 out-1.sym
{
T 60100 47100 5 10 0 0 0 0 1
footprint=anchor
T 60100 46900 5 10 0 0 0 0 1
device=OUTPUT
T 60300 46800 5 10 1 1 0 0 1
refdes=Q
}
N 60100 46500 60100 46700 4
N 60200 46500 60000 46500 4
N 60000 46100 60200 46100 4
