srcscan starts
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd(972): WARNING: directive wired_three_state expects one argument (VHDL-1382)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing module Project_design_C_input_0_0_C_input (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_and2_0_3 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_and2_1_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_and2_2_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_and3_0_4 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_and3_1_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_and3_2_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_and4_0_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_inv_0_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_inv_0_3 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_inv_0_4 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_inv_1_0 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_inv_3_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_or2_0_2 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_or4_0_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_C_input_xup_xor2_0_2 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_xup_and3 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_xup_and3_0 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_xup_and3_1 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_xup_and4 (VERI-9002)
INFO: analyzing module Project_design_C_input_0_0_xup_or4 (VERI-9002)
INFO: analyzing module glbl (VERI-9002)
-- Analyzing VHDL file "c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_and2_0_3 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_and2_0_3 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_and2_1_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_and2_1_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_and2_2_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_and2_2_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_inv_0_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_inv_0_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_inv_0_3 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_inv_0_3 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_inv_0_4 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_inv_0_4 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_inv_1_0 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_inv_1_0 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_inv_3_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_inv_3_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_or2_0_2 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_or2_0_2 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_xor2_0_2 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_xor2_0_2 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_xup_and3 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_xup_and3 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_xup_and3_0 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_xup_and3_0 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_xup_and3_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_xup_and3_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_xup_and4 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_xup_and4 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_xup_or4 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_xup_or4 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_and3_0_4 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_and3_0_4 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_and3_1_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_and3_1_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_and3_2_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_and3_2_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_and4_0_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_and4_0_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input_xup_or4_0_1 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input_xup_or4_0_1 (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0_C_input (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0_c_input (VHDL-9006)
INFO: analyzing entity Project_design_C_input_0_0 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity project_design_c_input_0_0 (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:Project_design_C_input_0_0
VeriTop library:xil_defaultlib mod:glbl
VHDL top: library:xil_defaultlib entity:project_design_c_input_0_0 arch:
VHDL top: library:xil_defaultlib entity:project_design_c_input_0_0 arch:
END of tops
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.v(484): INFO: compiling module Project_design_C_input_0_0_default (VERI-1018)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.v(660): INFO: compiling module glbl_default (VERI-1018)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(771): INFO: executing Project_design_C_input_0_0(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(594): INFO: executing Project_design_C_input_0_0_C_input_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(17): INFO: executing Project_design_C_input_0_0_C_input_xup_and2_0_3_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(47): INFO: executing Project_design_C_input_0_0_C_input_xup_and2_1_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(77): INFO: executing Project_design_C_input_0_0_C_input_xup_and2_2_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(445): INFO: executing Project_design_C_input_0_0_C_input_xup_and3_0_4_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(361): INFO: executing Project_design_C_input_0_0_xup_and3_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(474): INFO: executing Project_design_C_input_0_0_C_input_xup_and3_1_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(333): INFO: executing Project_design_C_input_0_0_xup_and3_0_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(503): INFO: executing Project_design_C_input_0_0_C_input_xup_and3_2_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(307): INFO: executing Project_design_C_input_0_0_xup_and3_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(532): INFO: executing Project_design_C_input_0_0_C_input_xup_and4_0_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(389): INFO: executing Project_design_C_input_0_0_xup_and4_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(135): INFO: executing Project_design_C_input_0_0_C_input_xup_inv_0_3_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(107): INFO: executing Project_design_C_input_0_0_C_input_xup_inv_0_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(191): INFO: executing Project_design_C_input_0_0_C_input_xup_inv_1_0_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(219): INFO: executing Project_design_C_input_0_0_C_input_xup_inv_3_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(163): INFO: executing Project_design_C_input_0_0_C_input_xup_inv_0_4_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(247): INFO: executing Project_design_C_input_0_0_C_input_xup_or2_0_2_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(563): INFO: executing Project_design_C_input_0_0_C_input_xup_or4_0_1_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(417): INFO: executing Project_design_C_input_0_0_xup_or4_default(STRUCTURE) (VHDL-1067)
c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_C_input_0_0_1/Project_design_C_input_0_0_sim_netlist.vhdl(277): INFO: executing Project_design_C_input_0_0_C_input_xup_xor2_0_2_default(STRUCTURE) (VHDL-1067)
srcscan exits with return value 0
