// Seed: 1247598079
module module_0 ();
  assign id_1 = 1 == "";
  assign id_1 = 1;
  generate
    assign id_1 = 'b0 ^ id_1;
  endgenerate
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output logic id_3
);
  wire id_5, id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(posedge id_0) id_3 <= 1;
  wire id_7;
  id_8(
      .id_0(id_0), .id_1(id_7), .id_2(1 - 1), .id_3(id_1), .id_4(1), .id_5(1'b0)
  );
endmodule
