---
title: EE 531 Lectures
parent: EE 531
nav_order: 1
has_children: true
--- 

## Lectures
- [Lecture 1: Intro to VLSI](lectures/EE-531_Lecture_00.pdf) 
- [Lecture 2: Crash Course Review](lectures/EE-531_Lecture_01.pdf) 
- [Lecture 3: Automated Design Fundamentals](lectures/EE-531_Lecture_02.pdf) 
- [Lecture 4: Introduction to Verilog](lectures/EE-531_Lecture_03.pdf) 
- [Lecture 5: Introduction to SystemVerilog](lectures/EE-531_Lecture_04.pdf) 
- [Lecture 6: Combinational Logic with SystemVerilog](lectures/EE-531_Lecture_05.pdf) 
- [Lecture 7: Testbench Basics for Combinational Logic](lectures/EE-531_Lecture_06.pdf) 
- [Lecture 8: State Machine Techniques](lectures/EE-531_Lecture_07.pdf) 
- [Lecture 9: Sequential Logic and SystemVerilog Testbenches](lectures/EE-531_Lecture_08.pdf) 
- [Lecture 10: The SystemVerilog Program](lectures/EE-531_Lecture_09.pdf) 
- [Lecture 11: Logic Synthesis](lectures/EE-531_Lecture_10.pdf) 
- [Lecture 12: Logic Synthesis: Part 2](lectures/EE-531_Lecture_11.pdf) 
- [Lecture 13: Timing Analysis](lectures/EE-531_Lecture_12.pdf)
- [Lecture 14: Introduction to Physical Design](lectures/EE-531_Lecture_13.pdf)
- [Lecture 15: Floorplanning](lectures/EE-531_Lecture_14.pdf)
- [Lecture 16: Placement](lectures/EE-531_Lecture_15.pdf)
- [Lecture 17: Clock Tree Synthesis](lectures/EE-531_Lecture_16.pdf)
- [Lecture 18: Routing](lectures/EE-531_Lecture_17.pdf)
- [Lecture 19: Introduction to Bus Communications](lectures/EE-531_Lecture_18.pdf)
- [Lecture 20: Network on Chip Communications](lectures/EE-531_Lecture_19.pdf)
- [Lecture 21: Packaging](lectures/EE-531_Lecture_20.pdf)
- [Lecture 22: Chip Finishing and Signoff](lectures/EE-531_Lecture_21.pdf) 


