design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
rw_reg_v1_0_RW_REG_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/b333/hdl/rw_reg_v1_0_RW_REG_AXI.vhd,incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
rw_reg_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/b333/hdl/rw_reg_v1_0.vhd,incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_rw_reg_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rw_reg_0_0/sim/design_1_rw_reg_0_0.vhd,incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lab2.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
