# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do semafor_run_msim_rtl_verilog.do
# D:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {$path/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:16 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/Lab2/HDL/IP" $path/HDL/IP/periodram.v 
# ** Error: (vlog-7) Failed to open design unit file "$path/HDL/IP/periodram.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:32:16 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {$path/HDL/IP/periodram.v}"
do semafor_run_msim_rtl_verilog.do
# D:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {$path/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:20 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/Lab2/HDL/IP" $path/HDL/IP/periodram.v 
# ** Error: (vlog-7) Failed to open design unit file "$path/HDL/IP/periodram.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:36:20 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {$path/HDL/IP/periodram.v}"
do semafor_run_msim_rtl_verilog.do
# D:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/Lab2/HDL/IP" D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 21:36:53 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/FPGA/Lab2/HDL {D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/HDL" D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 21:36:53 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/FPGA/Lab2/TestBench/dec {D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/TestBench/dec" D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 21:36:53 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 21:36:54 on Jan 02,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(23): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dec_tb.my_sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv(66)
#    Time: 15170 ns  Iteration: 1  Instance: /dec_tb
# Break in Module dec_tb at D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv line 66
do semafor_run_msim_rtl_verilog.do
# D:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:56 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/Lab2/HDL/IP" D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:20:56 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/FPGA/Lab2/HDL {D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:56 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/HDL" D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:20:56 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/FPGA/Lab2/TestBench/dec {D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:56 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/TestBench/dec" D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 22:20:56 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# End time: 22:20:58 on Jan 02,2022, Elapsed time: 0:44:04
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 22:20:59 on Jan 02,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(23): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv
# 
# add wave *
# add wave -position insertpoint sim:/dec/* 
# ** Error: (vish-4014) No objects found matching '/dec/*'.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 17
# (vish-4014) No objects found matching '/dec/*'.
#     while executing
# "add wave -position insertpoint sim:/dec/* "
add wave -position insertpoint sim:/dec_tb/my_sem/b2v_inst3/*
do semafor_run_msim_rtl_verilog.do
# D:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:09 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/Lab2/HDL/IP" D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:22:09 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/FPGA/Lab2/HDL {D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:09 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/HDL" D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:22:09 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/FPGA/Lab2/TestBench/dec {D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:09 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/TestBench/dec" D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 22:22:09 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# End time: 22:22:12 on Jan 02,2022, Elapsed time: 0:01:13
# Errors: 3, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 22:22:12 on Jan 02,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(23): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv
# 
# add wave *
# add wave -position insertpoint sim:/dec_tb/my_sem/b2v_inst3/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dec_tb.my_sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv(66)
#    Time: 15170 ns  Iteration: 1  Instance: /dec_tb
# Break in Module dec_tb at D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv line 66
add wave -position insertpoint sim:/dec_tb/my_sem/*
do semafor_run_msim_rtl_verilog.do
# D:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:01 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/Lab2/HDL/IP" D:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:45:01 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/FPGA/Lab2/HDL {D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:01 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/HDL" D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:45:01 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/FPGA/Lab2/TestBench/dec {D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:01 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FPGA/Lab2/TestBench/dec" D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 22:45:01 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# End time: 22:45:06 on Jan 02,2022, Elapsed time: 0:22:54
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 22:45:06 on Jan 02,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(23): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv
# 
# add wave *
# add wave -position insertpoint sim:/dec_tb/my_sem/b2v_inst3/*
# add wave -position insertpoint sim:/dec_tb/my_sem/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dec_tb.my_sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv(66)
#    Time: 15170 ns  Iteration: 1  Instance: /dec_tb
# Break in Module dec_tb at D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv line 66
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do semafor_run_msim_rtl_verilog.do
# d:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+$path/HDL/IP {$path/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:15 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+d:/intelFPGA/18.1/Lab2/Lab2/HDL/IP" $path/HDL/IP/periodram.v 
# ** Error: (vlog-7) Failed to open design unit file "$path/HDL/IP/periodram.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:55:15 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+$path/HDL/IP {$path/HDL/IP/periodram.v}"
do semafor_run_msim_rtl_verilog.do
# d:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+$path/HDL/IP/periodram.v 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:43 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+d:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v" 
# Usage: vlog [options] files
# Options:
#   -help              Print this message
#   -version           Print the version of the compiler
#   -work <path>       Specify library WORK
#   -fatal <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as fatal
#   -error <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as errors
#   -warning <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as warnings
#   -warning error     Report all warnings as errors
#   -note <msgNumber>[,<msgNumber>...]
#                      Report the listed message as notes
#   -suppress <msgNumber>[,<msgNumber>...]
#                      Suppress the listed messages
#   -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to default count
#   -msglimitcount <limit_value> -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to user defined count
#   -msgsingleline     Display the messages in a single line.
#   -svfilesuffix=<extension>[,<extension>...]
#                      filename extensions for SystemVerilog code
#   -93                Preserve the case of Verilog module (and parameter
#                      and port) names in the equivalent VHDL entity by using
#                      VHDL-1993 extended identifiers; this may be useful
#                      in mixed-language designs
#   -afs_check         Dump XML information from compilation unit scope
#   -ams               Enable AMS wreal extensions
#   -wireasinterconnect               Convert qualifying nets from wire to interconnect.
#   -wireasinterconnectverbose       Identify which nets have been converted from wire to interconnect.
#   -addpragmaprefix <prefix>
#                      Enable recognition of synthesis and coverage pragmas with
#                      a user specified prefix.
#   -compat            Disable optimizations that result in different event ordering
#                      than Verilog-XL (at expense of performance).
#   -ccflags "opts"
#                      Specify in quotes all the C/C++ compiler options for vlog/qverilog
#   -ccwarn [on|off|verbose|strict]
#                      Enable additional error/warning gcc flags with C/C++ files compilation
#                      Options are:
#                         on (default): compiles with -Wreturn-type, -Wimplicit, 
#                             -Wuninitialized,  -Wmissing-declarations gcc options
#                         off: compiles without any warning options
#                         verbose: compiles with the -Wall gcc option
#                         strict: compiles with the -Werror gcc option
#   -compile_uselibs[=<directory_name>]
#                      Use the `uselib directive to find verilog source files
#                      and compile them into automatically created libraries
#   -cuname <compilation_unit_name>
#                      Explicitly name the compilation unit package. The option
#                      can only be used with -mfcu. The <compilation_unit_name>
#                      can be top design unit name at vsim and vopt commandline
#   -cuautoname=[file|du]
#                      Select method for naming $unit library entries.
#                      file - base the name of the first file on the command line (default)
#                      du   - base the name on the first design unit following items
#                             found in the $unit scope
#   -createlib[=compress]
#                      Create libraries that do not exist.
#                      The =compress modifier creates compressed libraries.
#   -nocreatelib       Do not create libraries that do not exist.
#   +cover[=<spec>]
#                      <spec> is used to enable code coverage metrics for certain
#                      kinds of constructs.
#                      <spec> consists of one or more of the following letter codes:
#                         s (statement)
#                         b (branch)
#                         c (condition)
#                         e (expression)
#                         f (finite state machine)
#                         t (toggle)
#                         x (extended toggle)
#                      If no <spec> characters are given, sbceft is the default.
#   -coverenhanced     Enables functionality which may change the appearance or content of coverage
#                      metrics. A detailed list of these changes can be found by searching in the
#                      release notes for 'coverenhanced'. This option only takes meaningful effect in
#                      letter releases (e.g. 10.2b). It has no effect in initial major releases (e.g. 10.2).
#   -coveropt <i>      Specify a digit for code coverage optimization level: 1 through 4.
#   -coverexcludedefault Automatically exclude case default clauses.
#   -coverfec          Enable Focused Expression Coverage analysis for conditions and expressions.
#   -nocoverfec        Disable Focused Expression Coverage analysis for conditions and expressions.
#   -coverrec          Enable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -nocoverrec        Disable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -coverudp          Enable UDP Coverage analysis for conditions and expressions.
#   -nocoverudp        Disable UDP Coverage analysis for conditions and expressions.
#   -nocovershort      Disable short circuiting of expressions/condition when coverage is enabled.
#   -coverexpandrdpfx  Bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexpandrdpfx Don't bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexcludedefault Don't automatically exclude case default clauses.
#   -covercells        Enable code coverage options in cells.
#   -nocovercells      Disable code coverage options in cells.
#   -covercebi         Enable collapse of else-begin-if to an 'elsif' equivalent for coverage.
#   -nocovercebi       Disable collapse of else-begin-if to an 'elsif' equivalent for coverage.
#   -constimmedassert  Show constant immediate assertions in GUI/UCDB/reports etc.
#   -togglecountlimit n Quit collecting toggle info after count n is reached.
#   -togglewidthlimit n Don't collect toggle data on reg's or arrays wider than n.
#   -extendedtogglemode [1|2|3]
#                      Change the level of support for extended toggles.
#                      The levels of support are:
#                      1 - 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z')
#                      2 - 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'
#                      3 - 0L->1H & 1H->0L & all 'Z' transitions
#   -toggleportsonly   Enable toggle statistics collection only for ports.
#   -maxudprows n      Max number of rows allowed in UDP tables for code coverage.
#   -maxfecrows n      Max number of input patterns allowed in FEC table for code coverage.
#   -fecudpeffort n    Limit the size of expressions and conditions considered for expr/cond coverage.
#                      Levels supported are:
#                      1 - (low) Only small expressions and conditions considered for coverage.
#                      2 - (medium) Bigger expressions and conditions considered for coverage.
#                      3 - (high) Very large expressions and conditions considered for coverage.
#   -coverreportcancelled Report coverage items that have been optimized away.
#   -coverdeglitch <period> Report only the last execution of non-clocked processes/continuous assignments
#                      within time greater than <period>, where <period> is 0 or
#                      a time string with units
#   +define+<macro_name>[=<macro_text>]
#                      Same as compiler directive: `define macro_name macro_text
#   -deglitchalways    Make always blocks insensitive to variable
#                      glitches, potentially breaking zero delay oscillations
#                      among combinatorial always blocks. (default)
#   -nodeglitchalways  Disable -deglitchalways behavior.
#   +delay_mode_distributed
#                      Use structural delays and ignore path delays
#   +delay_mode_path   Set structural delays to zero and use path delays
#   +delay_mode_unit   Set non-zero structural delays to one
#   +delay_mode_zero   Set structural delays to zero
#   -dpiforceheader    Force generation of dpi header file even when
#                      empty of function prototypes
#   -dpiheader <filename>
#                      Save the generated declarations of SystemVerilog DPI
#                      tasks and functions into <filename>
#   -E <filename>      Write preprocessed Verilog and SystemVerilog into <filename>
#   -Epretty <filename>
#                      Write pretty preprocessed Verilog and SystemVerilog into <filename>
#   -Edebug <filename>
#                      Write debugable preprocessed Verilog and SystemVerilog into <filename>
#   -enumfirstinit     Initialize an enum using its first elem.
#   -f <path>          Specify a file containing more command line arguments
#   -F <path>          Specify a file containing more command line arguments. Prefixes relative
#                      file names within the arguments file with the absolute path of arguments file,
#                      if lookup with relative path fails.
#   -outf <filename>   Specify a file to save the final list of options after recursively expanding
#                      all -f, -file and -F files.
#   -force_refresh     Force a refresh of the library image from .dat file(s)
#                      even if there are dependency errors
#   -optionset <optionset_name>
#                      Calls an option set in modelsim.ini.
#   -nofsmresettrans   Disable recognition of implicit asynchronous reset transitions for FSMs
#   -fsmresettrans     Enable recognition of implicit asynchronous reset transitions for FSMs
#   -nofsmsingle       Disable recognition FSMs having single bit current state variable
#   -fsmsingle         Enable recognition FSMs having single bit current state variable
#   -fsmimplicittrans  Enable recognition of implicit transitions in FSMs
#   -nofsmimplicittrans Disable recognition of implicit transitions in FSMs
#   -fsmmultitrans     Enable recognition of Multi-state transitions in FSMs
#   -fsmverbose [b|t|w]
#                      Provides information about FSMs recognized, including state reachability analysis.
#                      There are three detail levels that can be set with this option.
#                         b (displays only basic information)
#                         t (displays a transition table in addition to the basic information)
#                         w (displays any warning messages in addition to the basic information)
#                      If no character is specified, btw is the default.
#   -nofsmxassign      Disable recognition of FSMs containing x assignment
#   -fsmxassign        Enable recognition of FSMs containing x assignment
#   -gen_xml <entity> <output>
#                      Output (into a file) the interface definition of the
#                      specified design unit in XML format
#   -gen_xmlstruct <entity> <output>
#                      Similar to -gen_xml, but also output the structural definition
#                      of the specified design unit in XML format
#   -ignorepragmaprefix <prefix>
#                      Ignore synthesis and coverage pragmas with specified prefix
#   -hazards           Enable run-time hazard checking code
#   +incdir+<dir>      Search directory for files included with
#                      `include "filename"
#   -incr              Enable incremental compilation
#   +initmem[=<spec>][+0|1|X|Z]
#                      Initialize fixed-size arrays of type indicated by <spec>.
#   +initreg[=<spec>][+0|1|X|Z]
#                      Initialize variables of type indicated by <spec>.
#                      Valid values of <spec> are:
#                         r (4-state integral types)
#                         b (2-state integral types)
#                         e (enum types)
#                         u (udp types)
#                      If no <spec> is given, all these types are enabled.
#                      If 0|1|X|Z is specified, all the bits in the variable
#                      are intialized to that value.  Otherwise, these variables
#                      are prepared for randomization during vsim.
#   +iterevaluation    Enable an iterative evaluation mechanism on optimized gate-level
#                      cells with feedback loops.
#   -L <libname>       Search library for design units needed when optimizing
#   -Lf <libname>      Same as -L, but libraries are searched before `uselib
#   -Ldir <dirname>    Specify the container folder for libraries passed with -L & -Lf options.
#   -libverbose[=libmap]
#                      Verbose messaging about library mappings, search and resolution.
#                      The =libmap modifier prints library map pattern matching information.
#   -l <filename>      Write compilation log to <filename>
#   +libext+<suffix>   Specify suffix of files in library directory
#   -libmap <path>     Specify Verilog 2001 library map file
#   +librescan         Scan libraries in command line order for all
#                      unresolved module references
#   -line <lineNum>    Specify a starting line number
#   -lint              Perform lint-style checks
#   -lowercasepragma   Allow only lower case pragmas
#   -lowercasepslpragma   Allow only lower case PSL pragmas
#   -modelsimini <modelsim.ini>
#                      Specify path to the modelsim.ini file.
#   +maxdelays         Use maximum timing from min:typ:max expressions
#   -mfcu[=macro]      Multi-file compilation unit, all files in command line make up a compilation unit.
#                      The =macro modifier only enables the visibility of macro definitions across different files.
#                      The default is to have each file be a separate compilation unit (-sfcu mode).
#   +mindelays         Use minimum timing from min:typ:max expressions
#   -mixedansiports    Enables mixing of ANSI-style and non-ANSI-style declarations
#   -nodebug[=ports][=pli][=ports+pli]
#                      Do not put symbolic debugging information into the library
#   -nodbgsym
#                      Do not generate symbols debugging database
#   -smartdbgsym
#                      Generate symbols debugging database for only some special cases
#   -noexcludeternary <design_unit>
#                      Disables exclusion of ternary expressions in UCDB.
#   -noForceUnsignedToVhdlInteger
#                      Prevents conversion of untyped parameters to integer.
#   -noincr            Forces complete analysis and code generation, effectively turning
#                      off incremental compilation
#   +nolibcell         Do not automatically define library modules as cells(default)
#   +libcell           Define library modules (found with -v|-y search) as cells
#   -nologo            Disable startup banner
#   -[w]prof=<filename> Enables CPU (-prof) or WALL (-wprof) time based profiling
#                       and saves the profile data to the given filename.
#   -proftick=<integer> Set the time interval between the profile data collection.
#                       Default value is 10.
#   -nooverrideundef <macro_name>
#                      Do not ignore `undef if the macro is defined using +define option
#   -nopsl             Disable embedded PSL language parsing
#   -novopt            Do not run the "vopt" compiler before simulation
#   +nospecify         Disable specify path delays and timing checks
#   +notimingchecks    Disable timing checks
#   -nowarn <number>   Disable specified category of warning messages; verror 1907 to see them
#   +nowarn<CODE>      Disable specified warning message
#   +num_opt_cell_conds+<value> 
#                      Restricts gate-level optimization capacity for accepting cells with
#                      I/O path and timing check conditions.
#                      <value> integer between 32 and 1023, inclusive. where the default 
#                      value is 1023.
#   -noconstimmedassert  Do not show constant immediate assertions in GUI/UCDB/reports etc.
#   -O0                Disable optimizations
#   -O1                Enable some optimizations (default)
#   -pedanticerrors    Enforce strict language checks
#   -permissive        Relax some language error checks to warnings.
#   -printinfilenames[=<filename>]
#                      Print path names for all source files opened during compilation.
#   +protect[=<file>]  Enable use of `protect...`endprotect compiler directives
#   -pslext            Enable PSL LTL/Universal operators
#   -pslfile <file>    Compile and bind PSL vunits specified by <file>
#   -quiet             Disable 'Loading' messages
#   -R [<simargs>]     Cause vsim to be invoked with <simargs> and top-level
#                      modules; simargs consists of the rest of the arguments
#                      or until a single-character dash is encountered
#   -                  Indicate end of optional -R <simargs>
#   -refresh           Refresh the library image from .dat file(s)
#   -scdpiheader <filename>
#                      Save the generated declarations of SystemVerilog SystemC DPI
#                      tasks and functions into <filename>
#   -sfcu              Single-file compilation unit (default),
#                      each file in command line is a separate compilation unit
#   -skipprotected     Ignore protected regions
#   -skipprotectedmodule Ignore modules containing protected regions
#   -skipsynthoffregion Ignore all constructs within synthesis_off or translate_off pragma regions.
#   -source            Print the source line with error messages
#   -stats[=[+-]<args>] Enables compiler statistics
#                      <args> are all,none,time,cmd,msg,perf,verbose,list,kb
#   -sv                Enable SystemVerilog features and keywords
#   -sv_pragma         Compiles SystemVerilog code that follows sv_pragma keyword in a single line or multi-line comment.
#   -sv05compat        Ensure compatibility with IEEE standard 1800-2005
#   -sv09compat        Ensure compatibility with IEEE standard 1800-2009
#   -sv12compat        Ensure compatibility with IEEE standard 1800-2012
#   -svinputport=net|var|relaxed
#                      Select the default kind for an input port that is
#                      declared with a type, but without the var keyword.
#                      Select 'net' for strict LRM compliance, where the
#                      kind always defaults to wire. Select 'var' for
#                      non-compliant behavior, where the kind always defaults
#                      to var. The default is 'relaxed', where only a
#                      type that is a 4-state scalar or 4-state single
#                      dimension vector type defaults to wire.
#   -svext[=[+|-]<extension>[,[+|-]<extension>]*]
#                      Enable SystemVerilog language extensions.
#                      Valid extensions are:
#                      acum  - Assignment Compatible Untyped Mailbox.
#                      ared  - Iterate over innermost array elements for array reduction methods.
#                      arif  - Allow ref args in fork.
#                      atpi  - Allow Types in Port Identifiers.
#                      bstr  - Allow usage of string builtin method bittostr.
#                      catx  - Concat extensions.
#                      ctlc  - Cast time literal in constraint context to time datatype.
#                      ddup  - Drive default unconnected port.
#                      defervda - Defer variable declaration assignments until after top-blocking always are sensitized.
#                      evdactor - Do early variable declaration assignments in constructors.
#                      evis  - Expand Environment Variables within Include String literals.
#                      feci  - Treat constant expressions in foreach loop variable indices as constant.
#                      fin0  - $finish() system call works as $finish(0), prints no diagnostic information.
#                      hiercross1 - Allow hierarchical cross feature.
#                      hiercross2 - Allow an alternate hierarchical cross feature.
#                      ias   - Iterate on always @* evaluations until inputs settle.
#                      idcl  - Pass import DPI call location as implicit scope.
#                      iddp  - Ignore DPI disable protocol check.
#                      ifca  - Iterate on feedback continuous assignment until inputs settle.
#                      islm  - Ignore String Literals within Macros.
#                      mewq  - Allow macro expansion within quotes for string literals.
#                      ncref - Ref formal in covergroup new is not treated as constant ref.
#                      noexptc  - ignore DPI export SV type name overloading check
#                      omaa  - Allow shuffle method on assoc array.
#                      pae1  - Automatically export all symbols imported(referenced or not) in a package.
#                      pae   - Automatically export all symbols imported and referenced in a package.
#                      pctap - Promote Concat To Assignment Pattern using heuristics such as presence of unsized literals.
#                      qcat  - Allow use of an assignment pattern for concatenating onto a queue.
#                      realrand - Support randomize() with real variables and constraints (Default).
#                      sccts - String concatenation convert to string.
#                      sceq  - Allow string comparison with case equality operator.
#                      spsl  - Search for packages in source libraries specified with -y and +libext.
#                      stop0 - $stop() system call works as $stop(0), prints no diagnostic information.
#                      substr1 - Allow one argument in substr() builtin method. Second argument will be end of string.
#                      tzas  - Run a top-blocking always @* at time zero, same as is done for an always_comb.
#                      udm0  - UnDefined Macro is assume to be defined as the value 1'b0.
#                      uslt  - Promote unused design units to top-level design units.
#                      vmctor- Honor virtual method calls in class constructor.
#   -tbxhvllint[=<fileName>][+ignorepkgs[=[[<lib1>.]<pkg1>]...[,[<libN>.]<pkgN>]]]
#                      The -tbxhvllint switch causes the compiler to warn about delays found in the source
#                      code that may cause synchronization issues in Veloce TBX.
#                      NOTE: If you plan to use vsim's -tbxhvllint switch to extract run time delay
#                      ----- information then you must use this switch with the compiler.
#                      - The #delay warnings may be captured in the optional file <fileName>.
#                      - Additionally, the switch '+ignorepkgs' allows you to suppress #delay warnings from
#                        imported packages. The '+ignorepkgs' without any arguments will suppress warnings
#                        related to all #delays found in all the imported packages. You may fine tune the
#                        message suppression by specifying package names (with optional library names). For
#                        example '-tbxhvllint+ignorepkgs=uvm_pkg' will cause messages related to #delays
#                        found in any package named 'uvm_pkg' (regardless of the library). Specifying
#                        '-tbxhvllint+ignorepkgs=mylib.mypkg' will suppress #delay messages related to
#                        imported package 'mypkg' from library 'mylib'.
#                      - Multiple '-tbxhvllint' switches are allowed.
#   -timescale[=]<timescale>
#                      Specify the default timescale for modules not having an
#                      explicit timescale. The format of <timescale> is the same
#                      as that of the `timescale directive.
#                      For example, -timescale "1 ns / 1 ps".
#   -override_timescale[=]<timescale>
#                      Override the timescale specified in the source code.
#   -override_precision
#                      Override the precision of timescale specified in the source code.
#   +typdelays         Use typical timing from min:typ:max expressions
#   -s                 Do not load the std package.
#   -u                 Convert regular Verilog identifiers to uppercase
#   -v <path>          Specify Verilog source library file
#   -vv                Print auto C/C++ compile/link subprocess command line information
#   -vlog95compat      Ensure compatibility with Std 1364-1995
#   -vlog01compat      Ensure compatibility with Std 1364-2001
#   -convertallparams  Enables converting parameters not defined in ANSI style
#                      to VHDL generics of type std_logic_vector, bit_vector,
#                      std_logic and bit.
#   -mixedsvvh [b | s | v] [packedstruct]
#                      Facilitates using SV packages at the SV-VHDL mixed-language boundary.
#                         b - treat scalars/vectors in package as bit/bit_vector
#                         s - treat scalars/vectors in package as std_logic/std_logic_vector
#                         v - treat scalars/vectors in package as vl_logic/vl_logic_vector
#                         packedstruct - treat packed structures as VHDL arrays of equivalent size
#   -y <path>          Specify Verilog source library directory
#   -vmake             Collects complete list of command line args and files processed for use by vmake.
#   -writetoplevels <fileName>
#                      Writes complete list of toplevels into <fileName> (also includes the name specified
#                      with -cuname). The file <fileName> can be used with vopt command's -f switch.
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+$path/HDL/IP/periodram.v "
do semafor_run_msim_rtl_verilog.do
# d:/intelFPGA/18.1/Lab2/Lab2
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+ $path/HDL/IP/periodram.v 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:49 on Jan 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+" d:/intelFPGA/18.1/Lab2/Lab2/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:58:49 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+ $path/HDL/dec.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:49 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+" d:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:58:50 on Jan 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+ $path/TestBench/dec/dec_tb.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:50 on Jan 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+" d:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 22:58:50 on Jan 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# End time: 22:58:51 on Jan 02,2022, Elapsed time: 0:13:45
# Errors: 15, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 22:58:51 on Jan 02,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) d:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(23): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See d:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: d:/intelFPGA/18.1/Lab2/Lab2/HDL/dec.sv
# 
# add wave *
# add wave -position insertpoint sim:/dec_tb/my_sem/b2v_inst3/*
# add wave -position insertpoint sim:/dec_tb/my_sem/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dec_tb.my_sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : d:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv(66)
#    Time: 15170 ns  Iteration: 1  Instance: /dec_tb
# Break in Module dec_tb at d:/intelFPGA/18.1/Lab2/Lab2/TestBench/dec/dec_tb.sv line 66
# End time: 22:59:33 on Jan 02,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 1
