

================================================================
== Vivado HLS Report for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s'
================================================================
* Date:           Mon Aug 12 13:36:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 1.940 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 2 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 3 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %x_V_read, i32 4, i32 11)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 4 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 11)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 5 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 3)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp to i8" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 7 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%p_Val2_9 = add i8 %zext_ln415, %p_Val2_s" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 8 'add' 'p_Val2_9' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%tmp_4529 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 9 'bitselect' 'tmp_4529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%xor_ln416 = xor i1 %tmp_4529, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 10 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_9 = and i1 %p_Result_17, %xor_ln416" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 11 'and' 'carry_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 12 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s_375 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_V_read, i32 13, i32 15)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 13 'partselect' 'p_Result_s_375' <Predicate = (carry_9)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.49ns)   --->   "%Range2_all_ones = icmp eq i3 %p_Result_s_375, -1" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 14 'icmp' 'Range2_all_ones' <Predicate = (carry_9)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_9 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 12, i32 15)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 15 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%Range1_all_ones = icmp eq i4 %p_Result_9, -1" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 16 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%Range1_all_zeros = icmp eq i4 %p_Result_9, 0" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 17 'icmp' 'Range1_all_zeros' <Predicate = (or_ln340_1338 & !carry_9)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_9, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 18 'select' 'deleted_zeros' <Predicate = (or_ln340_1338)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_4531 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 12)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 19 'bitselect' 'tmp_4531' <Predicate = (carry_9)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_4531, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 20 'xor' 'xor_ln779' <Predicate = (carry_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 21 'and' 'and_ln779' <Predicate = (carry_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_9, i1 %and_ln779, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 22 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_9, %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 23 'and' 'and_ln781' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 24 'xor' 'xor_ln785' <Predicate = (or_ln340_1338)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_18, %xor_ln785" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 25 'or' 'or_ln785' <Predicate = (or_ln340_1338)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%xor_ln785_15 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 26 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_15" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 27 'and' 'overflow' <Predicate = (or_ln340_1338)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_18, %deleted_ones" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 28 'and' 'and_ln786' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 29 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 30 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 31 'and' 'underflow' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 32 'or' 'or_ln340' <Predicate = (or_ln340_1338)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1857)   --->   "%or_ln340_1337 = or i1 %and_ln786, %xor_ln785_15" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 33 'or' 'or_ln340_1337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1857)   --->   "%or_ln340_1338 = or i1 %or_ln340_1337, %and_ln781" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 34 'or' 'or_ln340_1338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i8 127, i8 %p_Val2_9" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 35 'select' 'select_ln340' <Predicate = (or_ln340_1338)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1857)   --->   "%select_ln388 = select i1 %underflow, i8 -128, i8 %p_Val2_9" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 36 'select' 'select_ln388' <Predicate = (!or_ln340_1338)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340_1857 = select i1 %or_ln340_1338, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 37 'select' 'select_ln340_1857' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "ret i8 %select_ln340_1857" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/nnet_utils/nnet_mult.h:111) [2]  (0 ns)
	'icmp' operation ('Range1_all_ones', firmware/nnet_utils/nnet_mult.h:111) [16]  (0.656 ns)
	'select' operation ('deleted_ones', firmware/nnet_utils/nnet_mult.h:111) [22]  (0 ns)
	'and' operation ('and_ln786', firmware/nnet_utils/nnet_mult.h:111) [28]  (0.278 ns)
	'or' operation ('or_ln786', firmware/nnet_utils/nnet_mult.h:111) [29]  (0 ns)
	'xor' operation ('xor_ln786', firmware/nnet_utils/nnet_mult.h:111) [30]  (0 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_mult.h:111) [31]  (0.122 ns)
	'or' operation ('or_ln340', firmware/nnet_utils/nnet_mult.h:111) [32]  (0.278 ns)
	'select' operation ('select_ln340', firmware/nnet_utils/nnet_mult.h:111) [35]  (0.303 ns)
	'select' operation ('select_ln340_1857', firmware/nnet_utils/nnet_mult.h:111) [37]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
