$date
	Tue Mar 28 17:23:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 2 ! cc [1:0] $end
$upscope $end
$scope module testbench $end
$var reg 2 " aa [1:0] $end
$upscope $end
$scope module testbench $end
$var reg 2 # bb [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#20
b1 #
#40
b10 #
#60
b11 !
b11 #
#80
b1 !
b0 #
b1 "
#100
b1 #
#120
b11 !
b10 #
#140
b11 #
#160
b10 !
b0 #
b10 "
#180
b1 #
#200
b1 !
b10 #
#220
b11 #
#240
b10 !
b0 #
b11 "
#260
b1 #
#280
b1 !
b10 #
#300
b11 #
#320
