*********************************************************************

  Operator    [gopLUT7QQL6ABQL5BQ]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopLUT7QQL6ABQL5BQ
{
    parameter
    (
         bit INITA[63:0] = 64'h0000_0000_0000_0000,
         bit INITB[63:0] = 64'h0000_0000_0000_0000,
         string MODE = "LUT6",
         string FF0_RS = "SET",
         bit FF0_INIT = 1'b1,
         string Q0MUX_SEL = "MF",
         string FF1_RS = "SET",
         bit FF1_INIT = 1'b1,
         string Q1MUX_SEL = "YX",
         string FFAPP0_RS = "SET",
         bit FFAPP0_INIT = 1'b1,
         string FFAPP0MUX_SEL = "SRQ",
         string FFAPP1_RS = "SET",
         bit FFAPP1_INIT = 1'b1,
         string FFAPP1MUX_SEL = "YX",
         
         string CR0POSTMUX_SEL = "CX",
         string CR1PREMUX_SEL = "YX",
         string CR1POSTMUX_SEL = "QPX",
         
         string RS_MODE = "SYNC",
         string LRS_POL = "FALSE",
         string LRS_EN = "FALSE",
         string LCE_POL = "FALSE",
         string LCE_EN = "FALSE",
         string CLK_POL = "FALSE",
         
         string RSMUX_SEL = "LOCAL",
         string CEMUX_SEL = "LOCAL",
         
         string GRS_EN = "TRUE",
         string LATCH_EN = "FALSE"
    );

    port
    (
        input  A0, A1, A2, A3, A4, A5,
        input  B0, B1, B2, B3, B4, B5,
        
        input  RS /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        output   RSCO, CECO,
        
        input  M,
        output L7QQ,               
        output L6A, L6BQ,
        output L5BQ
    );
};


implementation impl_AB_S of gopLUT7QQL6ABQL5BQ
{    
    device devL7QQL6ABQL5BQ_S gatedev
        parameter map 
        ( 
            CP_INITA  => INITA,
            CP_INITB  => INITB,
            CP_MODEA  => MODE,
            CP_MODEB  => MODE,
            
            CP_FF0_RS      => FF0_RS,
            CP_FF0_INIT    => FF0_INIT,
            CP_Q0MUX_SEL   => Q0MUX_SEL,
            CP_FF1_RS      => FF1_RS,
            CP_FF1_INIT    => FF1_INIT,
            CP_Q1MUX_SEL   => Q1MUX_SEL,
            CP_FFAPP0_RS      => FFAPP0_RS,
            CP_FFAPP0_INIT    => FFAPP0_INIT,
            CP_FFAPP0MUX_SEL  => FFAPP0MUX_SEL,
            CP_FFAPP1_RS      => FFAPP1_RS,
            CP_FFAPP1_INIT    => FFAPP1_INIT,
            CP_FFAPP1MUX_SEL  => FFAPP1MUX_SEL,
            
            CP_CR0POSTMUX_SEL  => CR0POSTMUX_SEL,
            CP_CR1PREMUX_SEL   => CR1PREMUX_SEL,
            CP_CR1POSTMUX_SEL  => CR1POSTMUX_SEL,
            
            CP_RS_MODE         =>   RS_MODE,
            CP_LRS_POL         =>   LRS_POL,
            CP_LRS_EN          =>   LRS_EN,
            CP_LCE_POL         =>   LCE_POL,
            CP_LCE_EN          =>   LCE_EN,
            CP_CLK_POL         =>   CLK_POL,
            CP_RSMUX_SEL       =>   RSMUX_SEL,
            CP_CEMUX_SEL       =>   CEMUX_SEL,
            CP_GRS_EN          =>   GRS_EN,
            CP_LATCH_EN        =>   LATCH_EN
        )
        port map 
        ( 
            A0    => A0, 
            A1    => A1,
            A2    => A2,
            A3    => A3,
            A4    => A4,
            A5    => A5,  
                  
            B0    => B0, 
            B1    => B1,
            B2    => B2,
            B3    => B3,
            B4    => B4,
            B5    => B5,
            
            RS      => RSMUX_SEL == "LOCAL" ? RS : 1'bx, 
            CE      => CEMUX_SEL == "LOCAL" ? CE : 1'bx,
            RSCI    => RSMUX_SEL == "LOCAL" ? 1'bx : RS, 
            CECI    => CEMUX_SEL == "LOCAL" ? 1'bx : CE,
            RSCO    => RSCO,
            CECO    => CECO, 
            CLK     => CLK,                     
                  
            M0    => M,   
            CR1   => L5BQ,
            Y0    => L6A,   
            Q1    => L6BQ,  
            CR0   => L7QQ
        );
}; // end of implementation impl_AB_S of gopLUT7QQL6ABQL5BQ

implementation impl_CD_S of gopLUT7QQL6ABQL5BQ
{   
    device devL7QQL6CDQL5DQ_S gatedev
        parameter map 
        ( 
            CP_INITC  => INITA,
            CP_INITD  => INITB,
            CP_MODEC  => MODE,
            CP_MODED  => MODE,
            
            CP_FF2_RS      => FF0_RS,
            CP_FF2_INIT    => FF0_INIT,
            CP_Q2MUX_SEL   => Q0MUX_SEL,
            CP_FF3_RS      => FF1_RS,
            CP_FF3_INIT    => FF1_INIT,
            CP_Q3MUX_SEL   => Q1MUX_SEL,
            CP_FFAPP2_RS      => FFAPP0_RS,
            CP_FFAPP2_INIT    => FFAPP0_INIT,
            CP_FFAPP2MUX_SEL  => FFAPP0MUX_SEL,
            CP_FFAPP3_RS      => FFAPP1_RS,
            CP_FFAPP3_INIT    => FFAPP1_INIT,
            CP_FFAPP3MUX_SEL  => FFAPP1MUX_SEL,
            
            CP_CR2POSTMUX_SEL  => CR0POSTMUX_SEL,
            CP_CR3PREMUX_SEL   => CR1PREMUX_SEL,
            CP_CR3POSTMUX_SEL  => CR1POSTMUX_SEL,
            
            CP_RS_MODE         =>   RS_MODE,
            CP_LRS_POL         =>   LRS_POL,
            CP_LRS_EN          =>   LRS_EN,
            CP_LCE_POL         =>   LCE_POL,
            CP_LCE_EN          =>   LCE_EN,
            CP_CLK_POL         =>   CLK_POL,
            CP_RSMUX_SEL       =>   RSMUX_SEL,
            CP_CEMUX_SEL       =>   CEMUX_SEL,
            CP_GRS_EN          =>   GRS_EN,
            CP_LATCH_EN        =>   LATCH_EN  
        )
        port map 
        (                     
            C0    => A0, 
            C1    => A1,
            C2    => A2,
            C3    => A3,
            C4    => A4,
            C5    => A5,  
                  
            D0    => B0, 
            D1    => B1,
            D2    => B2,
            D3    => B3,
            D4    => B4, 
            D5    => B5,
            
            RS      => RSMUX_SEL == "LOCAL" ? RS : 1'bx, 
            CE      => CEMUX_SEL == "LOCAL" ? CE : 1'bx,
            RSCI    => RSMUX_SEL == "LOCAL" ? 1'bx : RS, 
            CECI    => CEMUX_SEL == "LOCAL" ? 1'bx : CE,
            RSCO    => RSCO,
            CECO    => CECO, 
            CLK     => CLK, 
                  
            M1    => M,   
            CR3   => L5BQ,
            Y2    => L6A,   
            Q3    => L6BQ,  
            CR2   => L7QQ
        );
}; // end of implementation impl_CD_S of gopLUT7QQL6ABQL5BQ


implementation impl_AB of gopLUT7QQL6ABQL5BQ
{   
    device devL7QQL6ABQL5BQ gatedev
        parameter map 
        ( 
            CP_INITA  => INITA,
            CP_INITB  => INITB,
            CP_MODEA  => MODE,
            CP_MODEB  => MODE,
            
            CP_FF0_RS      => FF0_RS,
            CP_FF0_INIT    => FF0_INIT,
            CP_Q0MUX_SEL   => Q0MUX_SEL,
            CP_FF1_RS      => FF1_RS,
            CP_FF1_INIT    => FF1_INIT,
            CP_Q1MUX_SEL   => Q1MUX_SEL,
            CP_FFAPP0_RS      => FFAPP0_RS,
            CP_FFAPP0_INIT    => FFAPP0_INIT,
            CP_FFAPP0MUX_SEL  => FFAPP0MUX_SEL,
            CP_FFAPP1_RS      => FFAPP1_RS,
            CP_FFAPP1_INIT    => FFAPP1_INIT,
            CP_FFAPP1MUX_SEL  => FFAPP1MUX_SEL,
            
            CP_CR0POSTMUX_SEL  => CR0POSTMUX_SEL,
            CP_CR1PREMUX_SEL   => CR1PREMUX_SEL,
            CP_CR1POSTMUX_SEL  => CR1POSTMUX_SEL,
            
            CP_RS_MODE         =>   RS_MODE,
            CP_LRS_POL         =>   LRS_POL,
            CP_LRS_EN          =>   LRS_EN,
            CP_LCE_POL         =>   LCE_POL,
            CP_LCE_EN          =>   LCE_EN,
            CP_CLK_POL         =>   CLK_POL,
            CP_RSMUX_SEL       =>   RSMUX_SEL,
            CP_CEMUX_SEL       =>   CEMUX_SEL,
            CP_GRS_EN          =>   GRS_EN,
            CP_LATCH_EN        =>   LATCH_EN
        )
        port map 
        ( 
            A0    => A0, 
            A1    => A1,
            A2    => A2,
            A3    => A3,
            A4    => A4,
            A5    => A5, 
                  
            B0    => B0, 
            B1    => B1,
            B2    => B2,
            B3    => B3,
            B4    => B4,
            B5    => B5,
            
            RS      => RSMUX_SEL == "LOCAL" ? RS : 1'bx, 
            CE      => CEMUX_SEL == "LOCAL" ? CE : 1'bx,
            RSCI    => RSMUX_SEL == "LOCAL" ? 1'bx : RS, 
            CECI    => CEMUX_SEL == "LOCAL" ? 1'bx : CE,
            RSCO    => RSCO,
            CECO    => CECO, 
            CLK     => CLK,     
                  
            M0    => M,     
            CR1   => L5BQ,
            Y0    => L6A,   
            Q1    => L6BQ,                
            CR0   => L7QQ
        );
}; // end of implementation impl_AB of gopLUT7QQL6ABQL5BQ


implementation impl_devL7L6CD of gopLUT7QQL6ABQL5BQ
{   
    device devL7QQL6CDQL5DQ gatedev
        parameter map 
        ( 
            CP_INITC  => INITA,
            CP_INITD  => INITB,
            CP_MODEC  => MODE,
            CP_MODED  => MODE,
            
            CP_FF2_RS      => FF0_RS,
            CP_FF2_INIT    => FF0_INIT,
            CP_Q2MUX_SEL   => Q0MUX_SEL,
            CP_FF3_RS      => FF1_RS,
            CP_FF3_INIT    => FF1_INIT,
            CP_Q3MUX_SEL   => Q1MUX_SEL,
            CP_FFAPP2_RS      => FFAPP0_RS,
            CP_FFAPP2_INIT    => FFAPP0_INIT,
            CP_FFAPP2MUX_SEL  => FFAPP0MUX_SEL,
            CP_FFAPP3_RS      => FFAPP1_RS,
            CP_FFAPP3_INIT    => FFAPP1_INIT,
            CP_FFAPP3MUX_SEL  => FFAPP1MUX_SEL,
            
            CP_CR2POSTMUX_SEL  => CR0POSTMUX_SEL,
            CP_CR3PREMUX_SEL   => CR1PREMUX_SEL,
            CP_CR3POSTMUX_SEL  => CR1POSTMUX_SEL,
            
            CP_RS_MODE         =>   RS_MODE,
            CP_LRS_POL         =>   LRS_POL,
            CP_LRS_EN          =>   LRS_EN,
            CP_LCE_POL         =>   LCE_POL,
            CP_LCE_EN          =>   LCE_EN,
            CP_CLK_POL         =>   CLK_POL,
            CP_RSMUX_SEL       =>   RSMUX_SEL,
            CP_CEMUX_SEL       =>   CEMUX_SEL,
            CP_GRS_EN          =>   GRS_EN,
            CP_LATCH_EN        =>   LATCH_EN   
        )
        port map 
        ( 
            C0    => A0, 
            C1    => A1,
            C2    => A2,
            C3    => A3,
            C4    => A4,
            C5    => A5, 
                  
            D0    => B0, 
            D1    => B1,
            D2    => B2,
            D3    => B3,
            D4    => B4,
            D5    => B5, 
            
            RS      => RSMUX_SEL == "LOCAL" ? RS : 1'bx, 
            CE      => CEMUX_SEL == "LOCAL" ? CE : 1'bx,
            RSCI    => RSMUX_SEL == "LOCAL" ? 1'bx : RS, 
            CECI    => CEMUX_SEL == "LOCAL" ? 1'bx : CE,
            RSCO    => RSCO,
            CECO    => CECO, 
            CLK     => CLK, 
                  
            M1    => M,    
            CR3   => L5BQ,
            Y2    => L6A,   
            Q3    => L6BQ,                
            CR2   => L7QQ
        );
}; // end of implementation impl_CD of gopLUT7QQL6ABQL5BQ












