// mesh RTL  (mby_msh_pkg.sv listed here explicitly so it doesn't have to be included everywhere)
+incdir+$LOGICROOT/rtl
$LOGICROOT/rtl/mby_msh_pkg.sv
-y $LOGICROOT/rtl

//// template assertions and coverage
//$LOGICROOT/sva/template_binds.svh
//+incdir+$LOGICROOT/sva
//-y $LOGICROOT/sva

// shared rtl
-y $LOGICROOT/../common/rtl

// template tb source  (msh_sim_pkg.sv listed here explictly so it doesn't have to be included everywhere) 
+incdir+$LOGICROOT/sandbox/val/verilog
$LOGICROOT/sandbox/val/verilog/msh_sim_pkg.sv

// template tb interface and top
-y $LOGICROOT/sandbox/val/verilog

// memory wrappers
$SL2_LIB_IP16/shrtl_lmemc/verilog/shrtl_lmemc_pkg.vh
-y      $SL2_LIB_IP16/shrtl_lmemc/verilog
+incdir+$SL2_LIB_IP16/shrtl_lmemc/verilog
-y      $SL2_LIB_IP16/shrtl_lmemc/verilog_behavioral
+incdir+$SL2_LIB_IP16/shrtl_lmemc/verilog_behavioral
-y      $SL2_LIB_IP16/shrtl_ctech/behavioral
+incdir+$SL2_LIB_IP16/shrtl_ctech/behavioral

// sl2_lib common
+incdir+$SL2_LIB/shrtl_common/verilog
-y $SL2_LIB/shrtl_common/verilog

// sva_lib
$SVA_LIB/intel_checkers.vs
+incdir+$SVA_LIB
+define+VCSSIM


// ecc
//-y $SL2_LIB/shrtl_ecc/verilog
//+incdir+$SL2_LIB/shrtl_ecc/verilog

