// Seed: 2918176637
module module_0 #(
    parameter \id_2 = 32'd36
);
  for (genvar id_1 = "" < -1; id_1; id_1 = -1) wire _ \id_2 , id_3[\id_2 : -1], id_4;
endmodule
module module_1 (
    input wand id_0
    , id_2, id_3
);
  assign id_2 = 1;
  assign id_2 = id_2;
  logic id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input wand id_1
);
  logic id_3;
  bit   id_4;
  initial begin : LABEL_0
    id_4 <= 1 ? -1'h0 : -1;
  end
  assign id_3 = 1;
  parameter id_5 = -1;
  assign id_4 = -1;
  logic id_6;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_7, id_8 = id_6;
endmodule
