##### START OF AREA REPORT #####[
Design view:work.udp_parser_top(verilog)
Selecting part EP4CE115F23C7

Total combinational functions 301 of 114480 ( 0%)
Logic element usage by number of inputs
		  4 input functions 	 111
		  3 input functions 	 26
		  <=2 input functions 	 164
Logic elements by mode
		  normal mode            168
		  arithmetic mode        133
Total registers 133 of 114480 ( 0%)
I/O pins 26 of 529 ( 5%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Total ESB:      2560 bits 

##### END OF AREA REPORT #####]

