-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity processPseudoHeader is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_dataBuffer2_V_dout : IN STD_LOGIC_VECTOR (72 downto 0);
    rxEng_dataBuffer2_V_empty_n : IN STD_LOGIC;
    rxEng_dataBuffer2_V_read : OUT STD_LOGIC;
    rxEng_checksumValidF_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rxEng_checksumValidF_1_empty_n : IN STD_LOGIC;
    rxEng_checksumValidF_1_read : OUT STD_LOGIC;
    rxEng_dataBuffer3a_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    rxEng_dataBuffer3a_V_full_n : IN STD_LOGIC;
    rxEng_dataBuffer3a_V_write : OUT STD_LOGIC;
    rxEng_metaDataFifo_V_din : OUT STD_LOGIC_VECTOR (107 downto 0);
    rxEng_metaDataFifo_V_full_n : IN STD_LOGIC;
    rxEng_metaDataFifo_V_write : OUT STD_LOGIC;
    rxEng2portTable_chec_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    rxEng2portTable_chec_1_full_n : IN STD_LOGIC;
    rxEng2portTable_chec_1_write : OUT STD_LOGIC;
    rxEng_tupleBuffer_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    rxEng_tupleBuffer_V_full_n : IN STD_LOGIC;
    rxEng_tupleBuffer_V_write : OUT STD_LOGIC;
    rxEng_optionalFields_2_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rxEng_optionalFields_2_full_n : IN STD_LOGIC;
    rxEng_optionalFields_2_write : OUT STD_LOGIC;
    rxEng_optionalFields_3_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rxEng_optionalFields_3_full_n : IN STD_LOGIC;
    rxEng_optionalFields_3_write : OUT STD_LOGIC );
end;


architecture behav of processPseudoHeader is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv23_40 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv22_3F : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000111111";
    constant ap_const_lv22_FF : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000011111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv9_FF : STD_LOGIC_VECTOR (8 downto 0) := "011111111";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv256_lc_5 : STD_LOGIC_VECTOR (255 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000100";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_CC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001100";
    constant ap_const_lv32_C9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001001";
    constant ap_const_lv108_0 : STD_LOGIC_VECTOR (107 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_CA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001010";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_nbreadreq_fu_228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op11_read_state1 : BOOLEAN;
    signal ap_predicate_op35_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_reg_994 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_994_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1002 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1002_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln450_reg_1068 : STD_LOGIC_VECTOR (0 downto 0);
    signal firstWord_1_load_reg_998 : STD_LOGIC_VECTOR (0 downto 0);
    signal firstWord_1_load_reg_998_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op82_write_state3 : BOOLEAN;
    signal or_ln455_reg_1072 : STD_LOGIC_VECTOR (0 downto 0);
    signal pkgValid_loc_0_i_reg_316 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op112_write_state3 : BOOLEAN;
    signal ap_predicate_op114_write_state3 : BOOLEAN;
    signal ap_predicate_op118_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal io_acc_block_signal_op134 : STD_LOGIC;
    signal tmp_reg_994_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1002_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln455_reg_1072_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal pkgValid_loc_0_i_reg_316_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln478_reg_1090 : STD_LOGIC_VECTOR (0 downto 0);
    signal firstWord_1_load_reg_998_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op134_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal firstWord_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal header_ready_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_idx_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V_5 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000";
    signal pkgValid : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal metaWritten_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rxEng_dataBuffer2_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_checksumValidF_1_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3a_V_blk_n : STD_LOGIC;
    signal rxEng_metaDataFifo_V_blk_n : STD_LOGIC;
    signal rxEng2portTable_chec_1_blk_n : STD_LOGIC;
    signal rxEng_tupleBuffer_V_blk_n : STD_LOGIC;
    signal rxEng_optionalFields_2_blk_n : STD_LOGIC;
    signal rxEng_optionalFields_3_blk_n : STD_LOGIC;
    signal tmp_1_reg_1006 : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp_1_reg_1006_pp0_iter1_reg : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp_data_V_fu_341_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_reg_1011 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_fu_345_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1016 : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_1_load_load_fu_353_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_1_load_reg_1021 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_fu_362_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln58_reg_1025 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln58_2_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_2_reg_1030 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_2_fu_420_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln58_2_reg_1038 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln73_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_reg_1044 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln492_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln492_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln492_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln450_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln455_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln492_1_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal meta_dataOffset_V_fu_821_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal meta_dataOffset_V_reg_1080 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_77_reg_1085 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln478_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_phi_ln73_phi_fu_289_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln73_reg_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_431_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln58_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_316 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln492_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln492_fu_472_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln58_fu_614_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal Lo_assign_fu_366_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln58_fu_374_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_fu_378_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_195_fu_384_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln58_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_400_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln58_fu_406_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_196_fu_505_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln58_fu_512_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln58_5_fu_518_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln58_7_fu_530_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln58_6_fu_524_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln58_2_fu_537_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_V_12_fu_502_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln58_4_fu_543_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal shl_ln58_fu_555_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_197_fu_561_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln58_5_fu_547_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln58_6_fu_551_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal shl_ln58_2_fu_578_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln58_fu_584_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal and_ln58_fu_590_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal xor_ln58_2_fu_596_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal select_ln58_8_fu_571_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal and_ln58_3_fu_602_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal and_ln58_4_fu_608_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal xor_ln455_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_124_3_i_i_fu_691_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_2_i_i_fu_681_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_1_i_i_fu_671_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_i_i_i_fu_661_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_3_i_i_2_fu_743_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_2_i_i_2_fu_733_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_1_i_i_2_fu_723_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_i_i_fu_713_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_126_1_i_i_fu_775_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_126_i_i_i_fu_765_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_126_1_i_i_2_fu_803_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_126_i_i_fu_793_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_831_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal agg_result_V_0_1_i_i_fu_813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_8_fu_839_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal meta_seqNumb_V_fu_701_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_865_p5 : STD_LOGIC_VECTOR (107 downto 0);
    signal meta_ackNumb_V_fu_753_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_6_fu_877_p5 : STD_LOGIC_VECTOR (107 downto 0);
    signal meta_winSize_V_fu_785_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_201_fu_901_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_s_fu_849_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal meta_length_V_fu_843_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_7_fu_889_p5 : STD_LOGIC_VECTOR (107 downto 0);
    signal tmp_107_i_fu_911_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_947_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln162_fu_957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln478_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_345 : BOOLEAN;
    signal ap_condition_329 : BOOLEAN;
    signal ap_condition_336 : BOOLEAN;
    signal ap_condition_331 : BOOLEAN;
    signal ap_condition_303 : BOOLEAN;
    signal ap_condition_249 : BOOLEAN;
    signal ap_condition_198 : BOOLEAN;
    signal ap_condition_65 : BOOLEAN;
    signal ap_condition_184 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_184)) then
                if (((firstWord_1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316 <= pkgValid;
                elsif ((ap_const_boolean_1 = ap_condition_65)) then 
                    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316 <= rxEng_checksumValidF_1_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316 <= ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_316;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1_load_reg_998 = ap_const_lv1_0) and (tmp_reg_994 = ap_const_lv1_1)) or ((tmp_4_reg_1002 = ap_const_lv1_1) and (tmp_reg_994 = ap_const_lv1_1))))) then
                and_ln450_reg_1068 <= and_ln450_fu_630_p2;
                or_ln455_reg_1072 <= or_ln455_fu_641_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1 = ap_const_lv1_0) and (or_ln492_fu_454_p2 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)) or ((tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (or_ln492_fu_454_p2 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1))))) then
                firstWord_1 <= rxEng_dataBuffer2_V_dout(72 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                firstWord_1_load_reg_998 <= firstWord_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                firstWord_1_load_reg_998_pp0_iter1_reg <= firstWord_1_load_reg_998;
                tmp_1_reg_1006_pp0_iter1_reg <= tmp_1_reg_1006;
                tmp_4_reg_1002_pp0_iter1_reg <= tmp_4_reg_1002;
                tmp_reg_994 <= tmp_nbreadreq_fu_220_p3;
                tmp_reg_994_pp0_iter1_reg <= tmp_reg_994;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                firstWord_1_load_reg_998_pp0_iter2_reg <= firstWord_1_load_reg_998_pp0_iter1_reg;
                or_ln455_reg_1072_pp0_iter2_reg <= or_ln455_reg_1072;
                pkgValid_loc_0_i_reg_316_pp0_iter2_reg <= pkgValid_loc_0_i_reg_316;
                tmp_4_reg_1002_pp0_iter2_reg <= tmp_4_reg_1002_pp0_iter1_reg;
                tmp_reg_994_pp0_iter2_reg <= tmp_reg_994_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1_load_reg_998 = ap_const_lv1_0) and (header_ready_1_load_reg_1021 = ap_const_lv1_0) and (tmp_reg_994 = ap_const_lv1_1)) or ((header_ready_1_load_reg_1021 = ap_const_lv1_0) and (tmp_4_reg_1002 = ap_const_lv1_1) and (tmp_reg_994 = ap_const_lv1_1))))) then
                header_header_V_5 <= or_ln58_fu_614_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)) or ((tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1))))) then
                header_idx_6 <= select_ln492_fu_472_p3;
                header_ready_1 <= and_ln492_fu_466_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)) or ((tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1))))) then
                header_ready_1_load_reg_1021 <= header_ready_1;
                or_ln73_reg_1044 <= or_ln73_fu_438_p2;
                tmp_data_V_reg_1011 <= tmp_data_V_fu_341_p1;
                tmp_last_V_reg_1016 <= rxEng_dataBuffer2_V_dout(72 downto 72);
                xor_ln492_reg_1063 <= xor_ln492_fu_460_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((header_ready_1_load_load_fu_353_p1 = ap_const_lv1_0) and (firstWord_1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)) or ((header_ready_1_load_load_fu_353_p1 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1))))) then
                icmp_ln58_2_reg_1030 <= icmp_ln58_2_fu_414_p2;
                    trunc_ln58_2_reg_1038(8 downto 6) <= trunc_ln58_2_fu_420_p1(8 downto 6);
                trunc_ln58_reg_1025 <= trunc_ln58_fu_362_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1_load_reg_998 = ap_const_lv1_0) and (tmp_reg_994 = ap_const_lv1_1) and (or_ln492_1_fu_647_p2 = ap_const_lv1_1)) or ((tmp_4_reg_1002 = ap_const_lv1_1) and (tmp_reg_994 = ap_const_lv1_1) and (or_ln492_1_fu_647_p2 = ap_const_lv1_1))))) then
                metaWritten_1 <= xor_ln492_reg_1063;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1_load_reg_998_pp0_iter1_reg = ap_const_lv1_0) and (or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1)) or ((or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_4_reg_1002_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1))))) then
                meta_dataOffset_V_reg_1080 <= header_header_V_5(199 downto 196);
                p_Result_77_reg_1085 <= header_header_V_5(201 downto 201);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_1_load_reg_998_pp0_iter1_reg = ap_const_lv1_0) and (or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1)) or ((or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_4_reg_1002_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1))))) then
                or_ln478_reg_1090 <= or_ln478_fu_982_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((firstWord_1 = ap_const_lv1_1) and (tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pkgValid <= rxEng_checksumValidF_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pkgValid_loc_0_i_reg_316 <= ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_reg_1006 <= rxEng_dataBuffer2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((firstWord_1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_4_reg_1002 <= tmp_4_nbreadreq_fu_228_p3;
            end if;
        end if;
    end process;
    trunc_ln58_2_reg_1038(5 downto 0) <= "111111";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Lo_assign_fu_366_p3 <= (header_idx_6 & ap_const_lv6_0);
    add_ln58_fu_378_p2 <= std_logic_vector(unsigned(zext_ln58_fu_374_p1) + unsigned(ap_const_lv23_40));
    add_ln67_fu_431_p2 <= std_logic_vector(unsigned(header_idx_6) + unsigned(ap_const_lv16_1));
    agg_result_V_0_1_i_i_fu_813_p3 <= (p_Result_126_1_i_i_2_fu_803_p4 & p_Result_126_i_i_fu_793_p4);
    and_ln450_fu_630_p2 <= (metaWritten_1 and ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316);
    and_ln492_fu_466_p2 <= (xor_ln492_fu_460_p2 and or_ln73_fu_438_p2);
    and_ln58_3_fu_602_p2 <= (xor_ln58_2_fu_596_p2 and header_header_V_5);
    and_ln58_4_fu_608_p2 <= (select_ln58_8_fu_571_p3 and and_ln58_fu_590_p2);
    and_ln58_fu_590_p2 <= (shl_ln58_2_fu_578_p2 and lshr_ln58_fu_584_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rxEng_dataBuffer2_V_empty_n, ap_predicate_op11_read_state1, rxEng_checksumValidF_1_empty_n, ap_predicate_op35_read_state1, rxEng_dataBuffer3a_V_full_n, ap_predicate_op82_write_state3, rxEng_metaDataFifo_V_full_n, ap_predicate_op112_write_state3, rxEng2portTable_chec_1_full_n, ap_predicate_op114_write_state3, rxEng_tupleBuffer_V_full_n, ap_predicate_op118_write_state3, io_acc_block_signal_op134, ap_predicate_op134_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxEng_checksumValidF_1_empty_n = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)))) or ((io_acc_block_signal_op134 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op134_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_dataBuffer3a_V_full_n = ap_const_logic_0) and (ap_predicate_op82_write_state3 = ap_const_boolean_1)) or ((rxEng_tupleBuffer_V_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state3 = ap_const_boolean_1)) or ((rxEng2portTable_chec_1_full_n = ap_const_logic_0) and (ap_predicate_op114_write_state3 = ap_const_boolean_1)) or ((rxEng_metaDataFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rxEng_dataBuffer2_V_empty_n, ap_predicate_op11_read_state1, rxEng_checksumValidF_1_empty_n, ap_predicate_op35_read_state1, rxEng_dataBuffer3a_V_full_n, ap_predicate_op82_write_state3, rxEng_metaDataFifo_V_full_n, ap_predicate_op112_write_state3, rxEng2portTable_chec_1_full_n, ap_predicate_op114_write_state3, rxEng_tupleBuffer_V_full_n, ap_predicate_op118_write_state3, io_acc_block_signal_op134, ap_predicate_op134_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxEng_checksumValidF_1_empty_n = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)))) or ((io_acc_block_signal_op134 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op134_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_dataBuffer3a_V_full_n = ap_const_logic_0) and (ap_predicate_op82_write_state3 = ap_const_boolean_1)) or ((rxEng_tupleBuffer_V_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state3 = ap_const_boolean_1)) or ((rxEng2portTable_chec_1_full_n = ap_const_logic_0) and (ap_predicate_op114_write_state3 = ap_const_boolean_1)) or ((rxEng_metaDataFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rxEng_dataBuffer2_V_empty_n, ap_predicate_op11_read_state1, rxEng_checksumValidF_1_empty_n, ap_predicate_op35_read_state1, rxEng_dataBuffer3a_V_full_n, ap_predicate_op82_write_state3, rxEng_metaDataFifo_V_full_n, ap_predicate_op112_write_state3, rxEng2portTable_chec_1_full_n, ap_predicate_op114_write_state3, rxEng_tupleBuffer_V_full_n, ap_predicate_op118_write_state3, io_acc_block_signal_op134, ap_predicate_op134_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxEng_checksumValidF_1_empty_n = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)))) or ((io_acc_block_signal_op134 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op134_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_dataBuffer3a_V_full_n = ap_const_logic_0) and (ap_predicate_op82_write_state3 = ap_const_boolean_1)) or ((rxEng_tupleBuffer_V_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state3 = ap_const_boolean_1)) or ((rxEng2portTable_chec_1_full_n = ap_const_logic_0) and (ap_predicate_op114_write_state3 = ap_const_boolean_1)) or ((rxEng_metaDataFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rxEng_dataBuffer2_V_empty_n, ap_predicate_op11_read_state1, rxEng_checksumValidF_1_empty_n, ap_predicate_op35_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxEng_checksumValidF_1_empty_n = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rxEng_dataBuffer3a_V_full_n, ap_predicate_op82_write_state3, rxEng_metaDataFifo_V_full_n, ap_predicate_op112_write_state3, rxEng2portTable_chec_1_full_n, ap_predicate_op114_write_state3, rxEng_tupleBuffer_V_full_n, ap_predicate_op118_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((rxEng_dataBuffer3a_V_full_n = ap_const_logic_0) and (ap_predicate_op82_write_state3 = ap_const_boolean_1)) or ((rxEng_tupleBuffer_V_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state3 = ap_const_boolean_1)) or ((rxEng2portTable_chec_1_full_n = ap_const_logic_0) and (ap_predicate_op114_write_state3 = ap_const_boolean_1)) or ((rxEng_metaDataFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(io_acc_block_signal_op134, ap_predicate_op134_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((io_acc_block_signal_op134 = ap_const_logic_0) and (ap_predicate_op134_write_state4 = ap_const_boolean_1));
    end process;


    ap_condition_184_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_184 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_198_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
                ap_condition_198 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_249_assign_proc : process(tmp_nbreadreq_fu_220_p3, tmp_4_nbreadreq_fu_228_p3, firstWord_1, header_ready_1_load_load_fu_353_p1)
    begin
                ap_condition_249 <= (((header_ready_1_load_load_fu_353_p1 = ap_const_lv1_0) and (firstWord_1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)) or ((header_ready_1_load_load_fu_353_p1 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)));
    end process;


    ap_condition_303_assign_proc : process(tmp_nbreadreq_fu_220_p3, tmp_4_nbreadreq_fu_228_p3, firstWord_1, header_ready_1_load_load_fu_353_p1)
    begin
                ap_condition_303 <= (((firstWord_1 = ap_const_lv1_0) and (header_ready_1_load_load_fu_353_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)) or ((tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (header_ready_1_load_load_fu_353_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)));
    end process;


    ap_condition_329_assign_proc : process(tmp_reg_994, tmp_4_reg_1002, firstWord_1_load_reg_998, or_ln455_fu_641_p2)
    begin
                ap_condition_329 <= (((firstWord_1_load_reg_998 = ap_const_lv1_0) and (tmp_reg_994 = ap_const_lv1_1) and (or_ln455_fu_641_p2 = ap_const_lv1_1)) or ((tmp_4_reg_1002 = ap_const_lv1_1) and (tmp_reg_994 = ap_const_lv1_1) and (or_ln455_fu_641_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_331_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_331 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_336_assign_proc : process(tmp_reg_994, tmp_4_reg_1002, firstWord_1_load_reg_998, or_ln455_fu_641_p2)
    begin
                ap_condition_336 <= (((firstWord_1_load_reg_998 = ap_const_lv1_0) and (or_ln455_fu_641_p2 = ap_const_lv1_0) and (tmp_reg_994 = ap_const_lv1_1)) or ((or_ln455_fu_641_p2 = ap_const_lv1_0) and (tmp_4_reg_1002 = ap_const_lv1_1) and (tmp_reg_994 = ap_const_lv1_1)));
    end process;


    ap_condition_345_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_220_p3, ap_block_pp0_stage0)
    begin
                ap_condition_345 <= ((tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_65_assign_proc : process(tmp_nbreadreq_fu_220_p3, tmp_4_nbreadreq_fu_228_p3, firstWord_1)
    begin
                ap_condition_65 <= ((firstWord_1 = ap_const_lv1_1) and (tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4_assign_proc : process(tmp_4_nbreadreq_fu_228_p3, firstWord_1, ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305, ap_condition_345)
    begin
        if ((ap_const_boolean_1 = ap_condition_345)) then
            if ((firstWord_1 = ap_const_lv1_0)) then 
                ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 <= ap_const_lv1_0;
            elsif (((firstWord_1 = ap_const_lv1_1) and (tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1))) then 
                ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 <= ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305;
            end if;
        else 
            ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 <= ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305;
        end if; 
    end process;


    ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4_assign_proc : process(ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326, ap_condition_329, ap_condition_336, ap_condition_331)
    begin
        if ((ap_const_boolean_1 = ap_condition_331)) then
            if ((ap_const_boolean_1 = ap_condition_336)) then 
                ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 <= ap_const_lv1_1;
            elsif ((ap_const_boolean_1 = ap_condition_329)) then 
                ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 <= ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326;
            end if;
        else 
            ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 <= ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326;
        end if; 
    end process;


    ap_phi_mux_phi_ln73_phi_fu_289_p4_assign_proc : process(header_idx_6, ap_phi_reg_pp0_iter0_phi_ln73_reg_286, add_ln67_fu_431_p2, ap_condition_303, ap_condition_249, ap_condition_198)
    begin
        if ((ap_const_boolean_1 = ap_condition_198)) then
            if ((ap_const_boolean_1 = ap_condition_249)) then 
                ap_phi_mux_phi_ln73_phi_fu_289_p4 <= add_ln67_fu_431_p2;
            elsif ((ap_const_boolean_1 = ap_condition_303)) then 
                ap_phi_mux_phi_ln73_phi_fu_289_p4 <= header_idx_6;
            else 
                ap_phi_mux_phi_ln73_phi_fu_289_p4 <= ap_phi_reg_pp0_iter0_phi_ln73_reg_286;
            end if;
        else 
            ap_phi_mux_phi_ln73_phi_fu_289_p4 <= ap_phi_reg_pp0_iter0_phi_ln73_reg_286;
        end if; 
    end process;


    ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4_assign_proc : process(ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295, xor_ln58_fu_424_p2, ap_condition_303, ap_condition_249, ap_condition_198)
    begin
        if ((ap_const_boolean_1 = ap_condition_198)) then
            if ((ap_const_boolean_1 = ap_condition_249)) then 
                ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 <= xor_ln58_fu_424_p2;
            elsif ((ap_const_boolean_1 = ap_condition_303)) then 
                ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 <= ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295;
            end if;
        else 
            ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 <= ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln73_reg_286 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_316 <= "X";
    ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295 <= "X";
    ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326 <= "X";

    ap_predicate_op112_write_state3_assign_proc : process(tmp_reg_994_pp0_iter1_reg, tmp_4_reg_1002_pp0_iter1_reg, firstWord_1_load_reg_998_pp0_iter1_reg, or_ln455_reg_1072, pkgValid_loc_0_i_reg_316)
    begin
                ap_predicate_op112_write_state3 <= (((firstWord_1_load_reg_998_pp0_iter1_reg = ap_const_lv1_0) and (or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1)) or ((or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_4_reg_1002_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1)));
    end process;


    ap_predicate_op114_write_state3_assign_proc : process(tmp_reg_994_pp0_iter1_reg, tmp_4_reg_1002_pp0_iter1_reg, firstWord_1_load_reg_998_pp0_iter1_reg, or_ln455_reg_1072, pkgValid_loc_0_i_reg_316)
    begin
                ap_predicate_op114_write_state3 <= (((firstWord_1_load_reg_998_pp0_iter1_reg = ap_const_lv1_0) and (or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1)) or ((or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_4_reg_1002_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1)));
    end process;


    ap_predicate_op118_write_state3_assign_proc : process(tmp_reg_994_pp0_iter1_reg, tmp_4_reg_1002_pp0_iter1_reg, firstWord_1_load_reg_998_pp0_iter1_reg, or_ln455_reg_1072, pkgValid_loc_0_i_reg_316)
    begin
                ap_predicate_op118_write_state3 <= (((firstWord_1_load_reg_998_pp0_iter1_reg = ap_const_lv1_0) and (or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1)) or ((or_ln455_reg_1072 = ap_const_lv1_0) and (tmp_4_reg_1002_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316 = ap_const_lv1_1)));
    end process;


    ap_predicate_op11_read_state1_assign_proc : process(tmp_nbreadreq_fu_220_p3, tmp_4_nbreadreq_fu_228_p3, firstWord_1)
    begin
                ap_predicate_op11_read_state1 <= (((firstWord_1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)) or ((tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1)));
    end process;


    ap_predicate_op134_write_state4_assign_proc : process(tmp_reg_994_pp0_iter2_reg, tmp_4_reg_1002_pp0_iter2_reg, or_ln455_reg_1072_pp0_iter2_reg, pkgValid_loc_0_i_reg_316_pp0_iter2_reg, or_ln478_reg_1090, firstWord_1_load_reg_998_pp0_iter2_reg)
    begin
                ap_predicate_op134_write_state4 <= (((firstWord_1_load_reg_998_pp0_iter2_reg = ap_const_lv1_0) and (or_ln455_reg_1072_pp0_iter2_reg = ap_const_lv1_0) and (or_ln478_reg_1090 = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316_pp0_iter2_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter2_reg = ap_const_lv1_1)) or ((or_ln455_reg_1072_pp0_iter2_reg = ap_const_lv1_0) and (or_ln478_reg_1090 = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_316_pp0_iter2_reg = ap_const_lv1_1) and (tmp_4_reg_1002_pp0_iter2_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op35_read_state1_assign_proc : process(tmp_nbreadreq_fu_220_p3, tmp_4_nbreadreq_fu_228_p3, firstWord_1)
    begin
                ap_predicate_op35_read_state1 <= ((firstWord_1 = ap_const_lv1_1) and (tmp_4_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_220_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op82_write_state3_assign_proc : process(tmp_reg_994_pp0_iter1_reg, tmp_4_reg_1002_pp0_iter1_reg, and_ln450_reg_1068, firstWord_1_load_reg_998_pp0_iter1_reg)
    begin
                ap_predicate_op82_write_state3 <= (((firstWord_1_load_reg_998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln450_reg_1068) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_const_lv1_1 = and_ln450_reg_1068) and (tmp_4_reg_1002_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_994_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    header_ready_1_load_load_fu_353_p1 <= header_ready_1;
    icmp_ln478_fu_970_p2 <= "0" when (agg_result_V_0_1_i_i_fu_813_p3 = zext_ln214_8_fu_839_p1) else "1";
    icmp_ln58_2_fu_414_p2 <= "1" when (unsigned(Lo_assign_fu_366_p3) > unsigned(select_ln58_fu_406_p3)) else "0";
    icmp_ln58_fu_394_p2 <= "1" when (tmp_195_fu_384_p4 = ap_const_lv15_0) else "0";
    icmp_ln895_fu_976_p2 <= "1" when (unsigned(meta_dataOffset_V_fu_821_p4) > unsigned(ap_const_lv4_5)) else "0";
    io_acc_block_signal_op134 <= (rxEng_optionalFields_3_full_n and rxEng_optionalFields_2_full_n);
    lshr_ln58_fu_584_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv256_lc_5),to_integer(unsigned('0' & zext_ln58_6_fu_551_p1(31-1 downto 0)))));
    meta_ackNumb_V_fu_753_p5 <= (((p_Result_124_3_i_i_2_fu_743_p4 & p_Result_124_2_i_i_2_fu_733_p4) & p_Result_124_1_i_i_2_fu_723_p4) & p_Result_124_i_i_fu_713_p4);
    meta_dataOffset_V_fu_821_p4 <= header_header_V_5(199 downto 196);
    meta_length_V_fu_843_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i_i_fu_813_p3) - unsigned(zext_ln214_8_fu_839_p1));
    meta_seqNumb_V_fu_701_p5 <= (((p_Result_124_3_i_i_fu_691_p4 & p_Result_124_2_i_i_fu_681_p4) & p_Result_124_1_i_i_fu_671_p4) & p_Result_124_i_i_i_fu_661_p4);
    meta_winSize_V_fu_785_p3 <= (p_Result_126_1_i_i_fu_775_p4 & p_Result_126_i_i_i_fu_765_p4);
    or_ln455_fu_641_p2 <= (xor_ln455_fu_636_p2 or metaWritten_1);
    or_ln478_fu_982_p2 <= (icmp_ln895_fu_976_p2 or icmp_ln478_fu_970_p2);
    or_ln492_1_fu_647_p2 <= (tmp_last_V_reg_1016 or ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4);
    or_ln492_fu_454_p2 <= (tmp_last_V_fu_345_p3 or ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4);
    or_ln58_fu_614_p2 <= (and_ln58_4_fu_608_p2 or and_ln58_3_fu_602_p2);
    or_ln60_fu_400_p2 <= (ap_const_lv22_3F or Lo_assign_fu_366_p3);
    or_ln73_fu_438_p2 <= (header_ready_1 or ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4);
    p_Result_124_1_i_i_2_fu_723_p4 <= header_header_V_5(183 downto 176);
    p_Result_124_1_i_i_fu_671_p4 <= header_header_V_5(151 downto 144);
    p_Result_124_2_i_i_2_fu_733_p4 <= header_header_V_5(175 downto 168);
    p_Result_124_2_i_i_fu_681_p4 <= header_header_V_5(143 downto 136);
    p_Result_124_3_i_i_2_fu_743_p4 <= header_header_V_5(167 downto 160);
    p_Result_124_3_i_i_fu_691_p4 <= header_header_V_5(135 downto 128);
    p_Result_124_i_i_fu_713_p4 <= header_header_V_5(191 downto 184);
    p_Result_124_i_i_i_fu_661_p4 <= header_header_V_5(159 downto 152);
    p_Result_126_1_i_i_2_fu_803_p4 <= header_header_V_5(87 downto 80);
    p_Result_126_1_i_i_fu_775_p4 <= header_header_V_5(215 downto 208);
    p_Result_126_i_i_fu_793_p4 <= header_header_V_5(95 downto 88);
    p_Result_126_i_i_i_fu_765_p4 <= header_header_V_5(223 downto 216);
    p_Result_s_fu_849_p3 <= header_header_V_5(204 downto 204);

    rxEng2portTable_chec_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng2portTable_chec_1_full_n, ap_predicate_op114_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op114_write_state3 = ap_const_boolean_1))) then 
            rxEng2portTable_chec_1_blk_n <= rxEng2portTable_chec_1_full_n;
        else 
            rxEng2portTable_chec_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng2portTable_chec_1_din <= header_header_V_5(127 downto 112);

    rxEng2portTable_chec_1_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op114_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op114_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng2portTable_chec_1_write <= ap_const_logic_1;
        else 
            rxEng2portTable_chec_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_checksumValidF_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_checksumValidF_1_empty_n, ap_predicate_op35_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1))) then 
            rxEng_checksumValidF_1_blk_n <= rxEng_checksumValidF_1_empty_n;
        else 
            rxEng_checksumValidF_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_checksumValidF_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op35_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_checksumValidF_1_read <= ap_const_logic_1;
        else 
            rxEng_checksumValidF_1_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer2_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_dataBuffer2_V_empty_n, ap_predicate_op11_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1))) then 
            rxEng_dataBuffer2_V_blk_n <= rxEng_dataBuffer2_V_empty_n;
        else 
            rxEng_dataBuffer2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer2_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op11_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_dataBuffer2_V_read <= ap_const_logic_1;
        else 
            rxEng_dataBuffer2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer3a_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_dataBuffer3a_V_full_n, ap_predicate_op82_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op82_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataBuffer3a_V_blk_n <= rxEng_dataBuffer3a_V_full_n;
        else 
            rxEng_dataBuffer3a_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_dataBuffer3a_V_din <= tmp_1_reg_1006_pp0_iter1_reg;

    rxEng_dataBuffer3a_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op82_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op82_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_dataBuffer3a_V_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3a_V_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_metaDataFifo_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_metaDataFifo_V_full_n, ap_predicate_op112_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op112_write_state3 = ap_const_boolean_1))) then 
            rxEng_metaDataFifo_V_blk_n <= rxEng_metaDataFifo_V_full_n;
        else 
            rxEng_metaDataFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_metaDataFifo_V_din <= (tmp_107_i_fu_911_p5 & tmp_2_7_fu_889_p5(83 downto 0));

    rxEng_metaDataFifo_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op112_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op112_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_metaDataFifo_V_write <= ap_const_logic_1;
        else 
            rxEng_metaDataFifo_V_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFields_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, rxEng_optionalFields_2_full_n, ap_predicate_op134_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op134_write_state4 = ap_const_boolean_1))) then 
            rxEng_optionalFields_2_blk_n <= rxEng_optionalFields_2_full_n;
        else 
            rxEng_optionalFields_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_optionalFields_2_din <= std_logic_vector(unsigned(meta_dataOffset_V_reg_1080) + unsigned(ap_const_lv4_B));

    rxEng_optionalFields_2_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op134_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op134_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFields_2_write <= ap_const_logic_1;
        else 
            rxEng_optionalFields_2_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFields_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, rxEng_optionalFields_3_full_n, ap_predicate_op134_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op134_write_state4 = ap_const_boolean_1))) then 
            rxEng_optionalFields_3_blk_n <= rxEng_optionalFields_3_full_n;
        else 
            rxEng_optionalFields_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_optionalFields_3_din <= p_Result_77_reg_1085;

    rxEng_optionalFields_3_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op134_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op134_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFields_3_write <= ap_const_logic_1;
        else 
            rxEng_optionalFields_3_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_tupleBuffer_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_tupleBuffer_V_full_n, ap_predicate_op118_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op118_write_state3 = ap_const_boolean_1))) then 
            rxEng_tupleBuffer_V_blk_n <= rxEng_tupleBuffer_V_full_n;
        else 
            rxEng_tupleBuffer_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_tupleBuffer_V_din <= (tmp_s_fu_947_p4 & trunc_ln162_fu_957_p1);

    rxEng_tupleBuffer_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op118_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op118_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_tupleBuffer_V_write <= ap_const_logic_1;
        else 
            rxEng_tupleBuffer_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln492_fu_472_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_fu_345_p3(0) = '1') else 
        ap_phi_mux_phi_ln73_phi_fu_289_p4;
    select_ln58_5_fu_518_p3 <= 
        tmp_196_fu_505_p3 when (icmp_ln58_2_reg_1030(0) = '1') else 
        trunc_ln58_2_reg_1038;
    select_ln58_6_fu_524_p3 <= 
        trunc_ln58_2_reg_1038 when (icmp_ln58_2_reg_1030(0) = '1') else 
        tmp_196_fu_505_p3;
    select_ln58_7_fu_530_p3 <= 
        sub_ln58_fu_512_p2 when (icmp_ln58_2_reg_1030(0) = '1') else 
        tmp_196_fu_505_p3;
    select_ln58_8_fu_571_p3 <= 
        tmp_197_fu_561_p4 when (icmp_ln58_2_reg_1030(0) = '1') else 
        shl_ln58_fu_555_p2;
    select_ln58_fu_406_p3 <= 
        or_ln60_fu_400_p2 when (icmp_ln58_fu_394_p2(0) = '1') else 
        ap_const_lv22_FF;
    shl_ln58_2_fu_578_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv256_lc_5),to_integer(unsigned('0' & zext_ln58_5_fu_547_p1(31-1 downto 0)))));
    shl_ln58_fu_555_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_12_fu_502_p1),to_integer(unsigned('0' & zext_ln58_4_fu_543_p1(31-1 downto 0)))));
    shl_ln_fu_831_p3 <= (meta_dataOffset_V_fu_821_p4 & ap_const_lv2_0);
    sub_ln58_2_fu_537_p2 <= std_logic_vector(unsigned(ap_const_lv9_FF) - unsigned(select_ln58_5_fu_518_p3));
    sub_ln58_fu_512_p2 <= std_logic_vector(unsigned(ap_const_lv9_FF) - unsigned(tmp_196_fu_505_p3));
    tmp_107_i_fu_911_p5 <= (((meta_dataOffset_V_fu_821_p4 & tmp_201_fu_901_p4) & p_Result_s_fu_849_p3) & meta_length_V_fu_843_p2);
    tmp_195_fu_384_p4 <= add_ln58_fu_378_p2(22 downto 8);
    tmp_196_fu_505_p3 <= (trunc_ln58_reg_1025 & ap_const_lv6_0);
    
    tmp_197_fu_561_p4_proc : process(shl_ln58_fu_555_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_197_fu_561_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_FF(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_0(8 - 1 downto 0);
        v0_cpy := shl_ln58_fu_555_p2;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_0(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_FF(8-1 downto 0)));
            for tmp_197_fu_561_p4_i in 0 to 256-1 loop
                v0_cpy(tmp_197_fu_561_p4_i) := shl_ln58_fu_555_p2(256-1-tmp_197_fu_561_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(256-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_197_fu_561_p4 <= resvalue(256-1 downto 0);
    end process;

    
    tmp_201_fu_901_p4_proc : process(header_header_V_5)
    variable vlo_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_201_fu_901_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_CA(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_C8(8 - 1 downto 0);
        v0_cpy := header_header_V_5;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_C8(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_CA(8-1 downto 0)));
            for tmp_201_fu_901_p4_i in 0 to 256-1 loop
                v0_cpy(tmp_201_fu_901_p4_i) := header_header_V_5(256-1-tmp_201_fu_901_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(256-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_201_fu_901_p4 <= resvalue(3-1 downto 0);
    end process;

    tmp_2_6_fu_877_p5 <= (tmp_2_fu_865_p5(107 downto 64) & meta_ackNumb_V_fu_753_p5 & tmp_2_fu_865_p5(31 downto 0));
    tmp_2_7_fu_889_p5 <= (tmp_2_6_fu_877_p5(107 downto 80) & meta_winSize_V_fu_785_p3 & tmp_2_6_fu_877_p5(63 downto 0));
    tmp_2_fu_865_p5 <= (ap_const_lv108_0(107 downto 32) & meta_seqNumb_V_fu_701_p5);
    tmp_4_nbreadreq_fu_228_p3 <= (0=>(rxEng_checksumValidF_1_empty_n), others=>'-');
    tmp_V_12_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_V_reg_1011),256));
    tmp_data_V_fu_341_p1 <= rxEng_dataBuffer2_V_dout(64 - 1 downto 0);
    tmp_last_V_fu_345_p3 <= rxEng_dataBuffer2_V_dout(72 downto 72);
    tmp_nbreadreq_fu_220_p3 <= (0=>(rxEng_dataBuffer2_V_empty_n), others=>'-');
    tmp_s_fu_947_p4 <= header_header_V_5(127 downto 96);
    trunc_ln162_fu_957_p1 <= header_header_V_5(64 - 1 downto 0);
    trunc_ln58_2_fu_420_p1 <= select_ln58_fu_406_p3(9 - 1 downto 0);
    trunc_ln58_fu_362_p1 <= header_idx_6(3 - 1 downto 0);
    xor_ln455_fu_636_p2 <= (or_ln73_reg_1044 xor ap_const_lv1_1);
    xor_ln492_fu_460_p2 <= (tmp_last_V_fu_345_p3 xor ap_const_lv1_1);
    xor_ln58_2_fu_596_p2 <= (ap_const_lv256_lc_5 xor and_ln58_fu_590_p2);
    xor_ln58_fu_424_p2 <= (icmp_ln58_fu_394_p2 xor ap_const_lv1_1);
    zext_ln214_8_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_831_p3),16));
    zext_ln58_4_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln58_7_fu_530_p3),256));
    zext_ln58_5_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln58_6_fu_524_p3),256));
    zext_ln58_6_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln58_2_fu_537_p2),256));
    zext_ln58_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_fu_366_p3),23));
end behav;
