

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Apr 28 16:18:10 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrixmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    636|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    119|
|Register         |        -|      -|     476|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     476|    755|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_173_p2        |     +    |      0|  0|   39|          32|           1|
    |i_2_fu_221_p2        |     +    |      0|  0|   39|          32|           1|
    |j_1_fu_244_p2        |     +    |      0|  0|   39|          32|           1|
    |j_fu_196_p2          |     +    |      0|  0|   39|          32|           1|
    |k_1_fu_269_p2        |     +    |      0|  0|   39|          32|           1|
    |tmp_10_fu_301_p2     |     +    |      0|  0|   12|          12|          12|
    |tmp_7_fu_279_p2      |     +    |      0|  0|   12|          12|          12|
    |tmp_9_fu_206_p2      |     +    |      0|  0|   12|          12|          12|
    |tmp_s_fu_254_p2      |     +    |      0|  0|   12|          12|          12|
    |exitcond1_fu_239_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond2_fu_216_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond3_fu_191_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond4_fu_168_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_fu_264_p2   |   icmp   |      0|  0|   18|          32|          32|
    |m_fu_150_p2          |    shl   |      0|  0|  101|           1|          32|
    |n_fu_156_p2          |    shl   |      0|  0|  101|           1|          32|
    |p_fu_162_p2          |    shl   |      0|  0|  101|           1|          32|
    +---------------------+----------+-------+---+-----+------------+------------+
    |Total                |          |      0|  0|  636|         371|         309|
    +---------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |AB_address0  |  15|          3|   10|         30|
    |AB_d0        |  15|          3|   32|         96|
    |ap_NS_fsm    |  44|          9|    1|          9|
    |i1_reg_95    |   9|          2|   32|         64|
    |i_reg_117    |   9|          2|   32|         64|
    |j1_reg_128   |   9|          2|   32|         64|
    |j2_reg_106   |   9|          2|   32|         64|
    |k_reg_139    |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        | 119|         25|  203|        455|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |AB_addr_1_reg_390   |  10|   0|   10|          0|
    |AB_load_reg_423     |  32|   0|   32|          0|
    |A_load_reg_413      |   8|   0|    8|          0|
    |B_load_reg_418      |   8|   0|    8|          0|
    |ap_CS_fsm           |   8|   0|    8|          0|
    |i1_reg_95           |  32|   0|   32|          0|
    |i_1_reg_345         |  32|   0|   32|          0|
    |i_2_reg_366         |  32|   0|   32|          0|
    |i_reg_117           |  32|   0|   32|          0|
    |j1_reg_128          |  32|   0|   32|          0|
    |j2_reg_106          |  32|   0|   32|          0|
    |j_1_reg_380         |  32|   0|   32|          0|
    |k_1_reg_398         |  32|   0|   32|          0|
    |k_reg_139           |  32|   0|   32|          0|
    |m_reg_325           |  32|   0|   32|          0|
    |n_reg_330           |  32|   0|   32|          0|
    |p_reg_336           |  32|   0|   32|          0|
    |tmp_1_cast_reg_350  |   7|   0|   12|          5|
    |tmp_5_reg_385       |  12|   0|   12|          0|
    |tmp_7_cast_reg_371  |   7|   0|   12|          5|
    +--------------------+----+----+-----+-----------+
    |Total               | 476|   0|  486|         10|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|lm           |  in |   32|   ap_none  |      lm      |    scalar    |
|ln           |  in |   32|   ap_none  |      ln      |    scalar    |
|lp           |  in |   32|   ap_none  |      lp      |    scalar    |
|A_address0   | out |   10|  ap_memory |       A      |     array    |
|A_ce0        | out |    1|  ap_memory |       A      |     array    |
|A_q0         |  in |    8|  ap_memory |       A      |     array    |
|B_address0   | out |   10|  ap_memory |       B      |     array    |
|B_ce0        | out |    1|  ap_memory |       B      |     array    |
|B_q0         |  in |    8|  ap_memory |       B      |     array    |
|AB_address0  | out |   10|  ap_memory |      AB      |     array    |
|AB_ce0       | out |    1|  ap_memory |      AB      |     array    |
|AB_we0       | out |    1|  ap_memory |      AB      |     array    |
|AB_d0        | out |   32|  ap_memory |      AB      |     array    |
|AB_q0        |  in |   32|  ap_memory |      AB      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

