* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Sep 9 2018 06:23:48

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : transmit_module.video_signal_controller.n719
T_10_28_wire_logic_cluster/lc_6/out
T_10_28_lc_trk_g3_6
T_10_28_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n285
T_10_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g2_1
T_10_28_wire_logic_cluster/lc_6/in_3

T_10_28_wire_logic_cluster/lc_1/out
T_10_26_sp4_v_t_47
T_10_29_lc_trk_g0_7
T_10_29_wire_logic_cluster/lc_1/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_6
T_11_28_wire_logic_cluster/lc_6/out
T_10_28_lc_trk_g2_6
T_10_28_wire_logic_cluster/lc_1/in_3

T_11_28_wire_logic_cluster/lc_6/out
T_11_28_lc_trk_g1_6
T_11_28_wire_logic_cluster/lc_6/in_1

T_11_28_wire_logic_cluster/lc_6/out
T_11_27_sp4_v_t_44
T_10_30_lc_trk_g3_4
T_10_30_wire_logic_cluster/lc_0/in_1

T_11_28_wire_logic_cluster/lc_6/out
T_11_28_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_30_lc_trk_g3_1
T_10_30_wire_logic_cluster/lc_1/in_1

T_11_28_wire_logic_cluster/lc_6/out
T_11_27_sp4_v_t_44
T_10_31_lc_trk_g2_1
T_10_31_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_5
T_11_28_wire_logic_cluster/lc_5/out
T_10_28_lc_trk_g2_5
T_10_28_wire_logic_cluster/lc_1/in_0

T_11_28_wire_logic_cluster/lc_5/out
T_11_28_lc_trk_g1_5
T_11_28_wire_logic_cluster/lc_5/in_1

T_11_28_wire_logic_cluster/lc_5/out
T_11_28_sp12_h_l_1
T_10_28_sp12_v_t_22
T_10_30_lc_trk_g3_5
T_10_30_wire_logic_cluster/lc_7/in_1

T_11_28_wire_logic_cluster/lc_5/out
T_11_28_sp12_h_l_1
T_10_28_sp12_v_t_22
T_10_30_lc_trk_g3_5
T_10_30_wire_logic_cluster/lc_0/in_0

T_11_28_wire_logic_cluster/lc_5/out
T_11_28_sp12_h_l_1
T_10_28_sp12_v_t_22
T_10_29_sp4_v_t_44
T_9_30_lc_trk_g3_4
T_9_30_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n15_cascade_
T_10_28_wire_logic_cluster/lc_2/ltout
T_10_28_wire_logic_cluster/lc_3/in_2

End 

Net : transmit_module.video_signal_controller.n761
T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_38
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_4_28_sp12_h_l_1
T_9_28_lc_trk_g1_5
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_4_28_sp12_h_l_1
T_9_28_lc_trk_g1_5
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_4_28_sp12_h_l_1
T_9_28_lc_trk_g1_5
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_3/out
T_4_28_sp12_h_l_1
T_9_28_lc_trk_g1_5
T_9_28_wire_logic_cluster/lc_5/s_r

End 

Net : transmit_module.video_signal_controller.VGA_X_7
T_11_28_wire_logic_cluster/lc_7/out
T_10_28_lc_trk_g3_7
T_10_28_wire_logic_cluster/lc_1/in_1

T_11_28_wire_logic_cluster/lc_7/out
T_11_28_lc_trk_g3_7
T_11_28_wire_logic_cluster/lc_7/in_1

T_11_28_wire_logic_cluster/lc_7/out
T_11_27_sp4_v_t_46
T_10_30_lc_trk_g3_6
T_10_30_wire_logic_cluster/lc_1/in_0

T_11_28_wire_logic_cluster/lc_7/out
T_11_23_sp12_v_t_22
T_11_32_lc_trk_g3_6
T_11_32_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n930
T_10_27_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g1_5
T_10_27_wire_logic_cluster/lc_1/in_3

T_10_27_wire_logic_cluster/lc_5/out
T_10_26_sp4_v_t_42
T_10_29_lc_trk_g0_2
T_10_29_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.n20
T_10_27_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g1_1
T_10_28_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_10
T_9_28_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g3_2
T_10_27_wire_logic_cluster/lc_5/in_0

T_9_28_wire_logic_cluster/lc_2/out
T_9_28_lc_trk_g1_2
T_9_28_wire_logic_cluster/lc_2/in_1

T_9_28_wire_logic_cluster/lc_2/out
T_9_29_lc_trk_g0_2
T_9_29_wire_logic_cluster/lc_2/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_11
T_9_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g3_3
T_10_27_wire_logic_cluster/lc_5/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g3_3
T_9_28_wire_logic_cluster/lc_3/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_29_lc_trk_g0_3
T_9_29_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_8
T_9_28_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g3_0
T_10_27_input_2_5
T_10_27_wire_logic_cluster/lc_5/in_2

T_9_28_wire_logic_cluster/lc_0/out
T_9_28_lc_trk_g3_0
T_9_28_wire_logic_cluster/lc_0/in_1

T_9_28_wire_logic_cluster/lc_0/out
T_9_29_lc_trk_g1_0
T_9_29_wire_logic_cluster/lc_5/in_0

End 

Net : transmit_module.video_signal_controller.n6_adj_281_cascade_
T_10_28_wire_logic_cluster/lc_4/ltout
T_10_28_wire_logic_cluster/lc_5/in_2

End 

Net : transmit_module.video_signal_controller.n978_cascade_
T_10_28_wire_logic_cluster/lc_5/ltout
T_10_28_wire_logic_cluster/lc_6/in_2

End 

Net : transmit_module.video_signal_controller.VGA_X_4
T_11_28_wire_logic_cluster/lc_4/out
T_10_28_lc_trk_g2_4
T_10_28_wire_logic_cluster/lc_4/in_0

T_11_28_wire_logic_cluster/lc_4/out
T_11_28_lc_trk_g3_4
T_11_28_wire_logic_cluster/lc_4/in_1

T_11_28_wire_logic_cluster/lc_4/out
T_11_26_sp4_v_t_37
T_10_30_lc_trk_g1_0
T_10_30_wire_logic_cluster/lc_7/in_0

T_11_28_wire_logic_cluster/lc_4/out
T_11_26_sp4_v_t_37
T_10_30_lc_trk_g1_0
T_10_30_wire_logic_cluster/lc_0/in_3

T_11_28_wire_logic_cluster/lc_4/out
T_12_28_sp4_h_l_8
T_8_28_sp4_h_l_11
T_7_28_sp4_v_t_46
T_6_31_lc_trk_g3_6
T_6_31_wire_logic_cluster/lc_7/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_3
T_11_28_wire_logic_cluster/lc_3/out
T_10_28_lc_trk_g2_3
T_10_28_wire_logic_cluster/lc_4/in_1

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_lc_trk_g1_3
T_11_28_wire_logic_cluster/lc_3/in_1

T_11_28_wire_logic_cluster/lc_3/out
T_11_27_sp4_v_t_38
T_10_30_lc_trk_g2_6
T_10_30_wire_logic_cluster/lc_7/in_3

T_11_28_wire_logic_cluster/lc_3/out
T_11_27_sp4_v_t_38
T_10_30_lc_trk_g2_6
T_10_30_wire_logic_cluster/lc_4/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_2
T_11_28_wire_logic_cluster/lc_2/out
T_10_28_lc_trk_g3_2
T_10_28_wire_logic_cluster/lc_5/in_0

T_11_28_wire_logic_cluster/lc_2/out
T_11_28_lc_trk_g1_2
T_11_28_wire_logic_cluster/lc_2/in_1

T_11_28_wire_logic_cluster/lc_2/out
T_11_28_sp4_h_l_9
T_10_28_sp4_v_t_44
T_9_30_lc_trk_g2_1
T_9_30_wire_logic_cluster/lc_4/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_1
T_11_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g3_1
T_10_28_wire_logic_cluster/lc_5/in_1

T_11_28_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g3_1
T_11_28_wire_logic_cluster/lc_1/in_1

T_11_28_wire_logic_cluster/lc_1/out
T_12_28_sp4_h_l_2
T_8_28_sp4_h_l_5
T_7_28_sp4_v_t_40
T_7_31_lc_trk_g1_0
T_7_31_wire_logic_cluster/lc_3/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_0
T_11_28_wire_logic_cluster/lc_0/out
T_10_28_lc_trk_g2_0
T_10_28_wire_logic_cluster/lc_5/in_3

T_11_28_wire_logic_cluster/lc_0/out
T_11_28_lc_trk_g3_0
T_11_28_wire_logic_cluster/lc_0/in_1

T_11_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_5
T_10_28_sp4_v_t_46
T_10_32_lc_trk_g1_3
T_10_32_wire_logic_cluster/lc_6/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_8
T_11_29_wire_logic_cluster/lc_0/out
T_11_27_sp4_v_t_45
T_10_28_lc_trk_g3_5
T_10_28_wire_logic_cluster/lc_6/in_0

T_11_29_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_0/in_1

T_11_29_wire_logic_cluster/lc_0/out
T_10_29_lc_trk_g2_0
T_10_29_wire_logic_cluster/lc_1/in_3

T_11_29_wire_logic_cluster/lc_0/out
T_10_29_lc_trk_g2_0
T_10_29_input_2_6
T_10_29_wire_logic_cluster/lc_6/in_2

End 

Net : transmit_module.video_signal_controller.n18_adj_283_cascade_
T_10_27_wire_logic_cluster/lc_0/ltout
T_10_27_wire_logic_cluster/lc_1/in_2

End 

Net : transmit_module.video_signal_controller.VGA_Y_9
T_9_28_wire_logic_cluster/lc_1/out
T_10_27_lc_trk_g2_1
T_10_27_wire_logic_cluster/lc_0/in_1

T_9_28_wire_logic_cluster/lc_1/out
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_1/in_1

T_9_28_wire_logic_cluster/lc_1/out
T_9_29_lc_trk_g1_1
T_9_29_input_2_6
T_9_29_wire_logic_cluster/lc_6/in_2

T_9_28_wire_logic_cluster/lc_1/out
T_10_29_lc_trk_g3_1
T_10_29_wire_logic_cluster/lc_4/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_9
T_11_29_wire_logic_cluster/lc_1/out
T_11_26_sp4_v_t_42
T_10_28_lc_trk_g0_7
T_10_28_wire_logic_cluster/lc_6/in_1

T_11_29_wire_logic_cluster/lc_1/out
T_11_29_lc_trk_g3_1
T_11_29_wire_logic_cluster/lc_1/in_1

T_11_29_wire_logic_cluster/lc_1/out
T_10_29_lc_trk_g2_1
T_10_29_wire_logic_cluster/lc_0/in_3

T_11_29_wire_logic_cluster/lc_1/out
T_10_29_lc_trk_g2_1
T_10_29_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_7
T_9_27_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g1_7
T_10_27_wire_logic_cluster/lc_5/in_3

T_9_27_wire_logic_cluster/lc_7/out
T_9_27_lc_trk_g3_7
T_9_27_wire_logic_cluster/lc_7/in_1

T_9_27_wire_logic_cluster/lc_7/out
T_9_26_sp4_v_t_46
T_9_29_lc_trk_g0_6
T_9_29_wire_logic_cluster/lc_6/in_0

T_9_27_wire_logic_cluster/lc_7/out
T_9_26_sp4_v_t_46
T_6_30_sp4_h_l_4
T_6_30_lc_trk_g0_1
T_6_30_wire_logic_cluster/lc_1/in_0

T_9_27_wire_logic_cluster/lc_7/out
T_9_27_sp4_h_l_3
T_12_27_sp4_v_t_45
T_12_31_lc_trk_g1_0
T_12_31_wire_logic_cluster/lc_1/in_0

End 

Net : transmit_module.video_signal_controller.n719_cascade_
T_10_28_wire_logic_cluster/lc_6/ltout
T_10_28_wire_logic_cluster/lc_7/in_2

End 

Net : transmit_module.video_signal_controller.n310
T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp12_h_l_1
T_12_28_sp4_h_l_4
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_11_29_sp4_h_l_9
T_11_29_lc_trk_g0_4
T_11_29_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_11_29_sp4_h_l_9
T_11_29_lc_trk_g0_4
T_11_29_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_11_29_sp4_h_l_9
T_11_29_lc_trk_g0_4
T_11_29_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_38
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_2/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_10_28_wire_logic_cluster/lc_7/out
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

End 

Net : transmit_module.video_signal_controller.VGA_X_10
T_11_29_wire_logic_cluster/lc_2/out
T_11_26_sp4_v_t_44
T_10_27_lc_trk_g3_4
T_10_27_wire_logic_cluster/lc_0/in_3

T_11_29_wire_logic_cluster/lc_2/out
T_10_28_lc_trk_g2_2
T_10_28_wire_logic_cluster/lc_7/in_3

T_11_29_wire_logic_cluster/lc_2/out
T_11_29_lc_trk_g3_2
T_11_29_wire_logic_cluster/lc_2/in_1

T_11_29_wire_logic_cluster/lc_2/out
T_10_29_lc_trk_g2_2
T_10_29_wire_logic_cluster/lc_0/in_0

T_11_29_wire_logic_cluster/lc_2/out
T_10_29_lc_trk_g2_2
T_10_29_wire_logic_cluster/lc_6/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_3
T_9_27_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g1_3
T_10_27_wire_logic_cluster/lc_0/in_0

T_9_27_wire_logic_cluster/lc_3/out
T_9_27_lc_trk_g3_3
T_9_27_wire_logic_cluster/lc_3/in_1

T_9_27_wire_logic_cluster/lc_3/out
T_9_26_sp12_v_t_22
T_9_29_lc_trk_g2_2
T_9_29_wire_logic_cluster/lc_3/in_3

T_9_27_wire_logic_cluster/lc_3/out
T_7_27_sp4_h_l_3
T_6_27_lc_trk_g1_3
T_6_27_wire_logic_cluster/lc_5/in_3

T_9_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_39
T_10_29_lc_trk_g1_7
T_10_29_wire_logic_cluster/lc_5/in_3

T_9_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_39
T_10_30_sp4_v_t_47
T_10_32_lc_trk_g2_2
T_10_32_wire_logic_cluster/lc_1/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_0
T_9_27_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g0_0
T_10_27_input_2_0
T_10_27_wire_logic_cluster/lc_0/in_2

T_9_27_wire_logic_cluster/lc_0/out
T_9_27_lc_trk_g3_0
T_9_27_wire_logic_cluster/lc_0/in_1

T_9_27_wire_logic_cluster/lc_0/out
T_9_25_sp4_v_t_45
T_9_29_lc_trk_g0_0
T_9_29_wire_logic_cluster/lc_1/in_1

T_9_27_wire_logic_cluster/lc_0/out
T_8_27_sp4_h_l_8
T_7_27_lc_trk_g1_0
T_7_27_wire_logic_cluster/lc_3/in_0

T_9_27_wire_logic_cluster/lc_0/out
T_8_27_sp4_h_l_8
T_11_27_sp4_v_t_36
T_10_31_lc_trk_g1_1
T_10_31_wire_logic_cluster/lc_4/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_5
T_9_27_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g0_5
T_10_27_wire_logic_cluster/lc_1/in_0

T_9_27_wire_logic_cluster/lc_5/out
T_9_27_lc_trk_g1_5
T_9_27_wire_logic_cluster/lc_5/in_1

T_9_27_wire_logic_cluster/lc_5/out
T_9_26_sp4_v_t_42
T_9_29_lc_trk_g1_2
T_9_29_wire_logic_cluster/lc_6/in_1

T_9_27_wire_logic_cluster/lc_5/out
T_7_27_sp4_h_l_7
T_6_27_lc_trk_g0_7
T_6_27_wire_logic_cluster/lc_0/in_1

T_9_27_wire_logic_cluster/lc_5/out
T_7_27_sp4_h_l_7
T_10_27_sp4_v_t_42
T_10_29_lc_trk_g2_7
T_10_29_wire_logic_cluster/lc_4/in_3

T_9_27_wire_logic_cluster/lc_5/out
T_7_27_sp4_h_l_7
T_10_27_sp4_v_t_42
T_11_31_sp4_h_l_1
T_11_31_lc_trk_g0_4
T_11_31_wire_logic_cluster/lc_7/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_4
T_9_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g0_4
T_10_27_wire_logic_cluster/lc_1/in_1

T_9_27_wire_logic_cluster/lc_4/out
T_9_27_lc_trk_g3_4
T_9_27_wire_logic_cluster/lc_4/in_1

T_9_27_wire_logic_cluster/lc_4/out
T_10_26_sp4_v_t_41
T_9_29_lc_trk_g3_1
T_9_29_wire_logic_cluster/lc_5/in_3

T_9_27_wire_logic_cluster/lc_4/out
T_7_27_sp4_h_l_5
T_6_27_lc_trk_g1_5
T_6_27_wire_logic_cluster/lc_1/in_3

T_9_27_wire_logic_cluster/lc_4/out
T_10_26_sp4_v_t_41
T_10_29_lc_trk_g1_1
T_10_29_wire_logic_cluster/lc_5/in_1

T_9_27_wire_logic_cluster/lc_4/out
T_9_26_sp4_v_t_40
T_10_30_sp4_h_l_11
T_13_30_sp4_v_t_41
T_12_32_lc_trk_g1_4
T_12_32_wire_logic_cluster/lc_2/in_3

End 

Net : TVP_VSYNC_c
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_0
T_15_1_sp12_v_t_23
T_4_13_sp12_h_l_0
T_11_13_sp4_h_l_9
T_10_13_sp4_v_t_38
T_10_17_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_3/in_3

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_0
T_15_1_sp12_v_t_23
T_4_13_sp12_h_l_0
T_11_13_sp4_h_l_9
T_10_13_sp4_v_t_38
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_1/in_3

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_0
T_15_1_sp12_v_t_23
T_4_13_sp12_h_l_0
T_11_13_sp4_h_l_9
T_10_13_sp4_v_t_38
T_10_17_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/in_0

End 

Net : receive_module.rx_counter.n1017
T_9_18_wire_logic_cluster/lc_3/out
T_9_9_sp12_v_t_22
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_0/cen

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

End 

Net : receive_module.rx_counter.n599
T_9_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_2
T_9_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_5/s_r

T_9_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_2
T_9_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_5/s_r

T_9_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_2
T_9_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_5/s_r

T_9_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_2
T_9_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_5/s_r

T_9_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_2
T_9_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_5/s_r

T_9_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_2
T_9_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_5/s_r

End 

Net : transmit_module.video_signal_controller.VGA_Y_6
T_9_27_wire_logic_cluster/lc_6/out
T_10_26_sp4_v_t_45
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_2/in_1

T_9_27_wire_logic_cluster/lc_6/out
T_9_27_lc_trk_g1_6
T_9_27_wire_logic_cluster/lc_6/in_1

T_9_27_wire_logic_cluster/lc_6/out
T_9_26_sp4_v_t_44
T_9_29_lc_trk_g1_4
T_9_29_wire_logic_cluster/lc_2/in_3

T_9_27_wire_logic_cluster/lc_6/out
T_9_26_sp4_v_t_44
T_9_30_lc_trk_g0_1
T_9_30_wire_logic_cluster/lc_0/in_1

T_9_27_wire_logic_cluster/lc_6/out
T_10_26_sp4_v_t_45
T_10_29_lc_trk_g1_5
T_10_29_wire_logic_cluster/lc_3/in_1

T_9_27_wire_logic_cluster/lc_6/out
T_10_26_sp4_v_t_45
T_10_30_sp4_v_t_41
T_10_31_lc_trk_g3_1
T_10_31_wire_logic_cluster/lc_2/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_2
T_9_27_wire_logic_cluster/lc_2/out
T_10_24_sp4_v_t_45
T_10_28_lc_trk_g1_0
T_10_28_wire_logic_cluster/lc_3/in_0

T_9_27_wire_logic_cluster/lc_2/out
T_9_27_lc_trk_g1_2
T_9_27_wire_logic_cluster/lc_2/in_1

T_9_27_wire_logic_cluster/lc_2/out
T_7_27_sp4_h_l_1
T_7_27_lc_trk_g0_4
T_7_27_wire_logic_cluster/lc_1/in_3

T_9_27_wire_logic_cluster/lc_2/out
T_9_25_sp12_v_t_23
T_9_29_lc_trk_g3_0
T_9_29_wire_logic_cluster/lc_2/in_1

T_9_27_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_37
T_10_29_lc_trk_g0_5
T_10_29_input_2_5
T_10_29_wire_logic_cluster/lc_5/in_2

T_9_27_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_37
T_10_30_sp4_v_t_37
T_10_32_lc_trk_g3_0
T_10_32_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_1
T_9_27_wire_logic_cluster/lc_1/out
T_10_25_sp4_v_t_46
T_10_28_lc_trk_g0_6
T_10_28_wire_logic_cluster/lc_3/in_1

T_9_27_wire_logic_cluster/lc_1/out
T_9_27_lc_trk_g3_1
T_9_27_wire_logic_cluster/lc_1/in_1

T_9_27_wire_logic_cluster/lc_1/out
T_10_25_sp4_v_t_46
T_9_29_lc_trk_g2_3
T_9_29_wire_logic_cluster/lc_1/in_0

T_9_27_wire_logic_cluster/lc_1/out
T_8_27_sp4_h_l_10
T_7_27_lc_trk_g1_2
T_7_27_wire_logic_cluster/lc_2/in_3

T_9_27_wire_logic_cluster/lc_1/out
T_10_25_sp4_v_t_46
T_10_29_lc_trk_g0_3
T_10_29_wire_logic_cluster/lc_5/in_0

T_9_27_wire_logic_cluster/lc_1/out
T_9_27_sp4_h_l_7
T_12_27_sp4_v_t_42
T_12_30_lc_trk_g0_2
T_12_30_wire_logic_cluster/lc_6/in_0

End 

Net : transmit_module.video_signal_controller.n884
T_11_29_wire_logic_cluster/lc_1/cout
T_11_29_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n883
T_11_29_wire_logic_cluster/lc_0/cout
T_11_29_wire_logic_cluster/lc_1/in_3

Net : bfn_11_29_0_
T_11_29_wire_logic_cluster/carry_in_mux/cout
T_11_29_wire_logic_cluster/lc_0/in_3

Net : transmit_module.video_signal_controller.n874
T_9_28_wire_logic_cluster/lc_2/cout
T_9_28_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.n873
T_9_28_wire_logic_cluster/lc_1/cout
T_9_28_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n870
T_9_27_wire_logic_cluster/lc_6/cout
T_9_27_wire_logic_cluster/lc_7/in_3

Net : transmit_module.video_signal_controller.n881
T_11_28_wire_logic_cluster/lc_6/cout
T_11_28_wire_logic_cluster/lc_7/in_3

Net : transmit_module.video_signal_controller.n872
T_9_28_wire_logic_cluster/lc_0/cout
T_9_28_wire_logic_cluster/lc_1/in_3

Net : transmit_module.video_signal_controller.n869
T_9_27_wire_logic_cluster/lc_5/cout
T_9_27_wire_logic_cluster/lc_6/in_3

Net : transmit_module.video_signal_controller.n880
T_11_28_wire_logic_cluster/lc_5/cout
T_11_28_wire_logic_cluster/lc_6/in_3

Net : bfn_9_28_0_
T_9_28_wire_logic_cluster/carry_in_mux/cout
T_9_28_wire_logic_cluster/lc_0/in_3

Net : transmit_module.video_signal_controller.n879
T_11_28_wire_logic_cluster/lc_4/cout
T_11_28_wire_logic_cluster/lc_5/in_3

Net : transmit_module.video_signal_controller.n868
T_9_27_wire_logic_cluster/lc_4/cout
T_9_27_wire_logic_cluster/lc_5/in_3

Net : transmit_module.video_signal_controller.n878
T_11_28_wire_logic_cluster/lc_3/cout
T_11_28_wire_logic_cluster/lc_4/in_3

Net : transmit_module.video_signal_controller.n867
T_9_27_wire_logic_cluster/lc_3/cout
T_9_27_wire_logic_cluster/lc_4/in_3

Net : transmit_module.video_signal_controller.n877
T_11_28_wire_logic_cluster/lc_2/cout
T_11_28_wire_logic_cluster/lc_3/in_3

Net : transmit_module.video_signal_controller.n866
T_9_27_wire_logic_cluster/lc_2/cout
T_9_27_wire_logic_cluster/lc_3/in_3

Net : transmit_module.video_signal_controller.n876
T_11_28_wire_logic_cluster/lc_1/cout
T_11_28_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n865
T_9_27_wire_logic_cluster/lc_1/cout
T_9_27_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n864
T_9_27_wire_logic_cluster/lc_0/cout
T_9_27_wire_logic_cluster/lc_1/in_3

Net : transmit_module.video_signal_controller.n875
T_11_28_wire_logic_cluster/lc_0/cout
T_11_28_wire_logic_cluster/lc_1/in_3

Net : receive_module.rx_counter.n8
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_2
T_9_17_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_2/in_1

End 

Net : receive_module.rx_counter.n848_cascade_
T_9_16_wire_logic_cluster/lc_0/ltout
T_9_16_wire_logic_cluster/lc_1/in_2

End 

Net : receive_module.rx_counter.FRAME_COUNTER_3
T_9_17_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_1

T_9_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_3/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_4
T_9_17_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_4/in_1

End 

Net : receive_module.rx_counter.n9
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_0/in_3

End 

Net : receive_module.rx_counter.FRAME_COUNTER_1
T_9_17_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_1/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_0
T_9_17_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_0/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_5
T_9_17_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_9_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_5/in_1

End 

Net : receive_module.rx_counter.old_VS
T_9_18_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_wire_logic_cluster/lc_3/in_1

End 

Net : receive_module.rx_counter.n848
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : receive_module.rx_counter.n863
T_9_17_wire_logic_cluster/lc_4/cout
T_9_17_wire_logic_cluster/lc_5/in_3

End 

Net : receive_module.rx_counter.n862
T_9_17_wire_logic_cluster/lc_3/cout
T_9_17_wire_logic_cluster/lc_4/in_3

Net : receive_module.rx_counter.n861
T_9_17_wire_logic_cluster/lc_2/cout
T_9_17_wire_logic_cluster/lc_3/in_3

Net : receive_module.rx_counter.n860
T_9_17_wire_logic_cluster/lc_1/cout
T_9_17_wire_logic_cluster/lc_2/in_3

Net : receive_module.rx_counter.n859
T_9_17_wire_logic_cluster/lc_0/cout
T_9_17_wire_logic_cluster/lc_1/in_3

Net : receive_module.rx_counter.PULSE_1HZ
T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_1/in_3

End 

Net : ADV_B_c_0
T_10_31_wire_logic_cluster/lc_4/out
T_11_30_sp4_v_t_41
T_11_33_lc_trk_g0_1
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_1
T_12_30_wire_logic_cluster/lc_6/out
T_12_30_sp4_h_l_1
T_16_30_sp4_h_l_9
T_19_30_sp4_v_t_39
T_19_33_lc_trk_g0_7
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_2
T_10_32_wire_logic_cluster/lc_2/out
T_10_32_sp4_h_l_9
T_14_32_sp4_h_l_0
T_17_32_sp4_v_t_37
T_17_33_span4_horz_r_2
T_20_33_lc_trk_g1_6
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_3
T_10_32_wire_logic_cluster/lc_1/out
T_6_32_sp12_h_l_1
T_18_32_sp12_h_l_1
T_24_32_sp4_h_l_6
T_27_32_sp4_v_t_43
T_27_33_lc_trk_g1_3
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_B_c_5
T_11_31_wire_logic_cluster/lc_7/out
T_9_31_sp12_h_l_1
T_21_31_sp12_h_l_1
T_25_31_sp4_h_l_4
T_28_31_sp4_v_t_44
T_28_33_lc_trk_g0_1
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_6
T_10_31_wire_logic_cluster/lc_2/out
T_11_31_sp4_h_l_4
T_15_31_sp4_h_l_4
T_19_31_sp4_h_l_0
T_23_31_sp4_h_l_8
T_27_31_sp4_h_l_4
T_30_31_sp4_v_t_41
T_30_33_lc_trk_g1_4
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_7
T_12_31_wire_logic_cluster/lc_1/out
T_8_31_sp12_h_l_1
T_20_31_sp12_h_l_1
T_31_31_sp12_v_t_22
T_31_33_lc_trk_g0_5
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_CLK_c
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_8_27_sp4_h_l_5
T_11_27_sp4_v_t_40
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_0_17_span4_horz_7
T_0_17_span4_vert_t_13
T_0_18_lc_trk_g1_5
T_0_18_wire_io_cluster/io_0/D_OUT_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_21_sp4_v_t_39
T_13_25_sp4_h_l_2
T_12_25_sp4_v_t_45
T_11_29_lc_trk_g2_0
T_11_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_21_sp4_v_t_39
T_13_25_sp4_h_l_2
T_12_25_sp4_v_t_45
T_11_29_lc_trk_g2_0
T_11_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_21_sp4_v_t_39
T_13_25_sp4_h_l_2
T_12_25_sp4_v_t_45
T_11_29_lc_trk_g2_0
T_11_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_5
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_14_27_sp4_h_l_11
T_10_27_sp4_h_l_11
T_9_27_sp4_v_t_40
T_9_28_lc_trk_g2_0
T_9_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_14_27_sp4_h_l_11
T_10_27_sp4_h_l_11
T_9_27_sp4_v_t_40
T_9_28_lc_trk_g2_0
T_9_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_14_27_sp4_h_l_11
T_10_27_sp4_h_l_11
T_9_27_sp4_v_t_40
T_9_28_lc_trk_g2_0
T_9_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_14_27_sp4_h_l_11
T_10_27_sp4_h_l_11
T_9_27_sp4_v_t_40
T_9_28_lc_trk_g2_0
T_9_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_16_7_sp12_v_t_23
T_16_19_sp12_v_t_23
T_17_31_sp12_h_l_0
T_26_31_sp4_h_l_11
T_29_31_sp4_v_t_41
T_29_33_lc_trk_g1_4
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_4
T_12_32_wire_logic_cluster/lc_2/out
T_12_32_sp4_h_l_9
T_16_32_sp4_h_l_0
T_19_32_sp4_v_t_37
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_26_33_lc_trk_g1_6
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_9_27_0_
Net : bfn_9_17_0_
Net : transmit_module.video_signal_controller.VGA_VISIBLE
T_10_29_wire_logic_cluster/lc_1/out
T_10_30_lc_trk_g0_1
T_10_30_wire_logic_cluster/lc_4/in_1

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_10_31_lc_trk_g1_2
T_10_31_wire_logic_cluster/lc_2/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_10_31_lc_trk_g1_2
T_10_31_wire_logic_cluster/lc_4/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_10_31_lc_trk_g1_2
T_10_31_wire_logic_cluster/lc_6/in_1

T_10_29_wire_logic_cluster/lc_1/out
T_9_30_lc_trk_g1_1
T_9_30_wire_logic_cluster/lc_0/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_9_30_lc_trk_g1_1
T_9_30_wire_logic_cluster/lc_2/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_9_30_lc_trk_g1_1
T_9_30_wire_logic_cluster/lc_4/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_10_26_sp12_v_t_22
T_10_32_lc_trk_g2_5
T_10_32_wire_logic_cluster/lc_1/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_10_26_sp12_v_t_22
T_10_32_lc_trk_g2_5
T_10_32_wire_logic_cluster/lc_2/in_1

T_10_29_wire_logic_cluster/lc_1/out
T_10_26_sp12_v_t_22
T_10_32_lc_trk_g2_5
T_10_32_wire_logic_cluster/lc_6/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_11_31_sp4_h_l_10
T_11_31_lc_trk_g1_7
T_11_31_wire_logic_cluster/lc_7/in_1

T_10_29_wire_logic_cluster/lc_1/out
T_10_29_sp4_h_l_7
T_13_29_sp4_v_t_42
T_12_30_lc_trk_g3_2
T_12_30_wire_logic_cluster/lc_6/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_11_31_sp4_h_l_10
T_12_31_lc_trk_g2_2
T_12_31_wire_logic_cluster/lc_1/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_9_29_sp4_h_l_10
T_12_29_sp4_v_t_38
T_11_32_lc_trk_g2_6
T_11_32_wire_logic_cluster/lc_2/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_9_29_sp4_h_l_10
T_8_25_sp4_v_t_38
T_7_27_lc_trk_g1_3
T_7_27_wire_logic_cluster/lc_1/in_1

T_10_29_wire_logic_cluster/lc_1/out
T_9_29_sp4_h_l_10
T_8_25_sp4_v_t_38
T_7_27_lc_trk_g1_3
T_7_27_wire_logic_cluster/lc_2/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_9_29_sp4_h_l_10
T_12_29_sp4_v_t_38
T_12_32_lc_trk_g0_6
T_12_32_wire_logic_cluster/lc_2/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_9_29_sp4_h_l_10
T_8_29_sp4_v_t_41
T_7_31_lc_trk_g0_4
T_7_31_wire_logic_cluster/lc_3/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_9_29_sp4_h_l_10
T_8_25_sp4_v_t_38
T_7_27_lc_trk_g1_3
T_7_27_wire_logic_cluster/lc_3/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_10_18_sp12_v_t_22
T_0_30_span12_horz_5
T_6_30_lc_trk_g1_1
T_6_30_wire_logic_cluster/lc_1/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_7_27_sp4_h_l_10
T_6_27_lc_trk_g1_2
T_6_27_wire_logic_cluster/lc_0/in_3

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_7_27_sp4_h_l_10
T_6_27_lc_trk_g1_2
T_6_27_wire_logic_cluster/lc_5/in_0

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_7_31_sp4_h_l_3
T_6_31_lc_trk_g1_3
T_6_31_wire_logic_cluster/lc_7/in_1

T_10_29_wire_logic_cluster/lc_1/out
T_10_27_sp4_v_t_47
T_7_27_sp4_h_l_10
T_6_27_lc_trk_g1_2
T_6_27_wire_logic_cluster/lc_1/in_0

End 

Net : transmit_module.video_signal_controller.VGA_VISIBLE_N_276
T_10_29_wire_logic_cluster/lc_4/out
T_10_29_lc_trk_g0_4
T_10_29_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_11_28_0_
Net : VGA_HS_N_270
T_10_29_wire_logic_cluster/lc_6/out
T_9_29_sp4_h_l_4
T_5_29_sp4_h_l_4
T_4_25_sp4_v_t_41
T_4_21_sp4_v_t_42
T_0_21_span4_horz_1
T_0_21_lc_trk_g1_1
T_0_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : TVP_CLK_c
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_1_glb2local_0
T_16_1_lc_trk_g0_4
T_16_1_wire_logic_cluster/lc_0/in_0

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_18_wire_logic_cluster/lc_3/clk

End 

Net : LED_c
T_9_15_wire_logic_cluster/lc_1/out
T_5_15_sp12_h_l_1
T_16_3_sp12_v_t_22
T_17_3_sp12_h_l_1
T_19_3_sp4_h_l_2
T_22_0_span4_vert_32
T_22_0_lc_trk_g1_0
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : GB_BUFFER_TVP_CLK_c_THRU_CO
T_16_1_wire_logic_cluster/lc_0/out
T_17_0_span4_vert_1
T_13_0_span4_horz_r_0
T_13_0_lc_trk_g1_0
T_16_0_wire_pll/REFERENCECLK

End 

Net : DEBUG_c_7
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_10_8_sp12_v_t_23
T_10_14_sp4_v_t_39
T_9_15_lc_trk_g2_7
T_9_15_wire_logic_cluster/lc_1/in_0

End 

Net : CONSTANT_ONE_NET
T_19_32_wire_logic_cluster/lc_3/out
T_20_33_lc_trk_g1_3
T_20_33_wire_io_cluster/io_0/D_OUT_0

T_19_32_wire_logic_cluster/lc_3/out
T_13_32_sp12_h_l_1
T_24_20_sp12_v_t_22
T_24_8_sp12_v_t_22
T_24_0_span12_vert_14
T_24_0_span4_vert_31
T_20_0_span4_horz_r_1
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

End 

Net : transmit_module.video_signal_controller.n10
T_10_29_wire_logic_cluster/lc_5/out
T_10_29_lc_trk_g2_5
T_10_29_wire_logic_cluster/lc_4/in_1

End 

Net : transmit_module.video_signal_controller.n1000
T_9_29_wire_logic_cluster/lc_5/out
T_9_29_lc_trk_g2_5
T_9_29_wire_logic_cluster/lc_3/in_0

End 

Net : transmit_module.video_signal_controller.n1010
T_9_29_wire_logic_cluster/lc_6/out
T_9_29_lc_trk_g2_6
T_9_29_wire_logic_cluster/lc_3/in_1

End 

Net : transmit_module.video_signal_controller.n1018_cascade_
T_10_29_wire_logic_cluster/lc_0/ltout
T_10_29_wire_logic_cluster/lc_1/in_2

End 

Net : ADV_VSYNC_c
T_9_29_wire_logic_cluster/lc_3/out
T_3_29_sp12_h_l_1
T_2_17_sp12_v_t_22
T_2_22_sp4_v_t_40
T_0_22_span4_horz_35
T_0_22_lc_trk_g0_3
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n16
T_10_30_wire_logic_cluster/lc_1/out
T_10_29_lc_trk_g0_1
T_10_29_wire_logic_cluster/lc_6/in_1

End 

Net : transmit_module.video_signal_controller.n16_adj_282_cascade_
T_9_29_wire_logic_cluster/lc_1/ltout
T_9_29_wire_logic_cluster/lc_2/in_2

End 

Net : transmit_module.video_signal_controller.n18_cascade_
T_9_29_wire_logic_cluster/lc_2/ltout
T_9_29_wire_logic_cluster/lc_3/in_2

End 

Net : transmit_module.video_signal_controller.n22
T_10_30_wire_logic_cluster/lc_7/out
T_10_30_lc_trk_g1_7
T_10_30_wire_logic_cluster/lc_1/in_3

End 

Net : ADV_R_c_7
T_6_30_wire_logic_cluster/lc_1/out
T_5_30_sp4_h_l_10
T_0_30_span4_horz_6
T_0_30_lc_trk_g0_6
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_6
T_9_30_wire_logic_cluster/lc_0/out
T_6_30_sp12_h_l_0
T_0_30_span12_horz_15
T_0_30_lc_trk_g0_7
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_5
T_6_27_wire_logic_cluster/lc_0/out
T_6_25_sp4_v_t_45
T_3_25_sp4_h_l_8
T_0_25_span4_horz_32
T_0_25_lc_trk_g1_0
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n6_cascade_
T_10_29_wire_logic_cluster/lc_3/ltout
T_10_29_wire_logic_cluster/lc_4/in_2

End 

Net : ADV_R_c_4
T_6_27_wire_logic_cluster/lc_1/out
T_5_27_sp4_h_l_10
T_0_27_span4_horz_1
T_0_23_span4_vert_t_12
T_0_25_lc_trk_g0_0
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_3
T_6_27_wire_logic_cluster/lc_5/out
T_5_27_sp4_h_l_2
T_4_23_sp4_v_t_42
T_0_23_span4_horz_1
T_0_19_span4_vert_t_12
T_0_21_lc_trk_g1_0
T_0_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_2
T_7_27_wire_logic_cluster/lc_1/out
T_7_25_sp4_v_t_47
T_4_25_sp4_h_l_10
T_0_25_span4_horz_19
T_0_21_span4_vert_t_15
T_0_22_lc_trk_g1_7
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_1
T_7_27_wire_logic_cluster/lc_2/out
T_5_27_sp4_h_l_1
T_0_27_span4_horz_9
T_0_27_lc_trk_g1_1
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_0
T_7_27_wire_logic_cluster/lc_3/out
T_0_27_span12_horz_1
T_0_27_lc_trk_g0_1
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_7
T_11_32_wire_logic_cluster/lc_2/out
T_11_33_lc_trk_g0_2
T_11_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_6
T_10_31_wire_logic_cluster/lc_6/out
T_10_30_sp4_v_t_44
T_10_33_lc_trk_g1_4
T_10_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_5
T_9_30_wire_logic_cluster/lc_2/out
T_9_29_sp4_v_t_36
T_9_33_lc_trk_g1_1
T_9_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_4
T_6_31_wire_logic_cluster/lc_7/out
T_6_31_sp4_h_l_3
T_5_31_sp4_v_t_38
T_5_33_lc_trk_g1_3
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_3
T_10_30_wire_logic_cluster/lc_4/out
T_8_30_sp4_h_l_5
T_4_30_sp4_h_l_5
T_3_30_sp4_v_t_40
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_2
T_9_30_wire_logic_cluster/lc_4/out
T_8_30_sp4_h_l_0
T_7_30_sp4_v_t_43
T_3_33_span4_horz_r_3
T_4_33_lc_trk_g1_7
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_1
T_7_31_wire_logic_cluster/lc_3/out
T_8_31_sp4_h_l_6
T_4_31_sp4_h_l_2
T_3_31_sp4_v_t_45
T_3_33_lc_trk_g1_0
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_0
T_10_32_wire_logic_cluster/lc_6/out
T_10_29_sp4_v_t_36
T_6_33_span4_horz_r_0
T_2_33_span4_horz_r_0
T_2_33_lc_trk_g0_0
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n972_cascade_
T_10_30_wire_logic_cluster/lc_0/ltout
T_10_30_wire_logic_cluster/lc_1/in_2

End 

