
synpwrap -prj "SeeBetterLogic_FX3_SeeBetterLogic_FX3_synplify.tcl" -log "SeeBetterLogic_FX3_SeeBetterLogic_FX3.srf"
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.2.0.134

==contents of SeeBetterLogic_FX3_SeeBetterLogic_FX3.srf
#Build: Synplify Pro I-2013.09L-SP1-1 , Build 098R, Apr 15 2014
#install: C:\lscc\diamond\3.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LATTICEDVM

#Implementation: SeeBetterLogic_FX3

$ Start of Compile
#Mon Oct 06 15:27:44 2014

Synopsys VHDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":14:7:14:14|Top entity is set to TopLevel.
File C:\lscc\diamond\3.2_x64\synpbase\lib\vhd\math_real.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\TimestampGenerator.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ChipBiasStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ChipBiasSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell_tb.vhd changed - recompiling
VHDL syntax check successful!
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd changed - recompiling
@N: CD231 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std1164.vhd":913:16:913:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":14:7:14:14|Synthesizing work.toplevel.structural 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":145:8:145:19|Signal caviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":145:22:145:34|Signal tcaviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":146:32:146:45|Signal caviar_ack_aux is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":146:74:146:85|Signal tcaviaro_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":146:88:146:99|Signal tcaviaro_ack is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":146:148:146:149|Signal kk is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":148:8:148:16|Signal timertest is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":150:8:150:13|Signal spi_wr is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":151:8:151:15|Signal spi_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":152:8:152:18|Signal spi_address is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":153:8:153:10|Signal led is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":154:8:154:16|Signal ot_active is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":155:8:155:19|Signal ws2caviar_en is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":155:22:155:27|Signal bgafen is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":155:67:155:74|Signal davis_en is undriven 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":6:7:6:15|Synthesizing work.spiconfig.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":28:13:28:14|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\EdgeDetector.vhd":8:7:8:18|Synthesizing work.edgedetector.behavioral 
Post processing for work.edgedetector.behavioral
Post processing for work.spiconfig.behavioral
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":227:2:227:3|Pruning register SPIMISO_DZO_cl_2  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":6:7:6:25|Synthesizing work.exttriggerspiconfig.behavioral 
Post processing for work.exttriggerspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|Pruning register bits 31 to 24 of ExtTriggerInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":11:7:11:28|Synthesizing work.exttriggerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":37:13:37:14|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\SimpleRegister.vhd":4:7:4:20|Synthesizing work.simpleregister.behavioral 
Post processing for work.simpleregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseGenerator.vhd":10:7:10:20|Synthesizing work.pulsegenerator.behavioral 
Post processing for work.pulsegenerator.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":10:7:10:19|Synthesizing work.pulsedetector.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":26:13:26:14|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector.behavioral
Post processing for work.exttriggerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_0.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_0.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":6:7:6:18|Synthesizing work.imuspiconfig.behavioral 
Post processing for work.imuspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|Pruning register bits 31 to 8 of IMUInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":12:7:12:21|Synthesizing work.imustatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":33:13:33:14|Using onehot encoding for type tstate (stidle="10000000000000000000000000000")
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":41:16:41:17|Using onehot encoding for type ti2cstate (sti2cidle="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\BufferClear.vhd":13:7:13:17|Synthesizing work.bufferclear.behavioral 
Post processing for work.bufferclear.behavioral
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseGenerator.vhd":10:7:10:20|Synthesizing work.pulsegenerator.behavioral 
Post processing for work.pulsegenerator.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
Post processing for work.imustatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_1.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_1.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":6:7:6:21|Synthesizing work.apsadcspiconfig.behavioral 
Post processing for work.apsadcspiconfig.behavioral
@W: CL271 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|Pruning bits 31 to 1 of APSADCInput_DP_3(31 downto 0) -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(2) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(3) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(4) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(31) assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":8:7:8:24|Synthesizing work.apsadcstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":40:13:40:14|Using onehot encoding for type tstate (stidle="10")
Post processing for work.apsadcstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_2.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_2.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":8:7:8:25|Synthesizing work.miscaerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":33:12:33:13|Using onehot encoding for type state (stidle="10000000")
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":80:85:80:100|Signal ackdelaynotify_s in the sensitivity list is not used in the process
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":80:103:80:122|Signal ackextensionnotify_s in the sensitivity list is not used in the process
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":40:25:40:40|Signal ackdelaynotify_s is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":43:29:43:48|Signal ackextensionnotify_s is undriven 
Post processing for work.miscaerstatemachine.behavioral
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":43:29:43:48|ackExtensionNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":40:25:40:40|ackDelayNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Optimizing register bit OutFifoData_DO(11) to a constant 0
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Pruning register bit 11 of OutFifoData_DO(14 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_3.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_3.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":6:7:6:21|Synthesizing work.dvsaerspiconfig.behavioral 
Post processing for work.dvsaerspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|Pruning register bits 31 to 5 of DVSAERInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":8:7:8:24|Synthesizing work.dvsaerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":32:13:32:14|Using onehot encoding for type tstate (stidle="100000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.dvsaerstatemachine.behavioral
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(8) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(9) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(10) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(11) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(14) to a constant 0
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Pruning register bit 14 of OutFifoData_DO(14 downto 0)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Pruning register bits 11 to 8 of OutFifoData_DO(14 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":9:7:9:16|Synthesizing work.fifomerger.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":32:13:32:14|Using onehot encoding for type tstate (idle="100")
Post processing for work.fifomerger.behavioral
@A: CL282 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":67:2:67:3|Feedback mux created for signal State_DP[0:2] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":6:7:6:26|Synthesizing work.multiplexerspiconfig.behavioral 
Post processing for work.multiplexerspiconfig.behavioral
@W: CL271 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|Pruning bits 31 to 1 of MultiplexerInput_DP_3(31 downto 0) -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(2) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(3) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(4) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(31) assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":8:7:8:29|Synthesizing work.multiplexerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":45:13:45:14|Using onehot encoding for type tstate (stidle="1000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":10:7:10:19|Synthesizing work.pulsedetector.behavioral 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":27:49:27:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":26:13:26:14|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\TimestampGenerator.vhd":9:7:9:24|Synthesizing work.timestampgenerator.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.timestampgenerator.structural
Post processing for work.multiplexerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFODualClock.vhd":6:7:6:19|Synthesizing work.fifodualclock.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFODualClock.vhd":28:13:28:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":551:12:551:22|Unbound component pmi_fifo_dc mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":551:12:551:22|Synthesizing work.pmi_fifo_dc_work_toplevel_structural_0.syn_black_box 
Post processing for work.pmi_fifo_dc_work_toplevel_structural_0.syn_black_box
Post processing for work.fifodualclock.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3StateMachine.vhd":11:7:11:21|Synthesizing work.fx3statemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3StateMachine.vhd":35:13:35:14|Using onehot encoding for type tstate (stidle0="100000000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.fx3statemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\PLL.vhd":5:7:5:9|Synthesizing work.pll.structural 
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":1143:12:1143:18|Unbound component pmi_pll mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":1143:12:1143:18|Synthesizing work.pmi_pll.syn_black_box 
Post processing for work.pmi_pll.syn_black_box
Post processing for work.pll.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\LogicClockSynchronizer.vhd":4:7:4:28|Synthesizing work.logicclocksynchronizer.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\DFFSynchronizer.vhd":6:7:6:21|Synthesizing work.dffsynchronizer.behavioral 
Post processing for work.dffsynchronizer.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\DFFSynchronizer.vhd":6:7:6:21|Synthesizing work.dffsynchronizer.behavioral 
Post processing for work.dffsynchronizer.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ResetSynchronizer.vhd":10:7:10:23|Synthesizing work.resetsynchronizer.behavioral 
Post processing for work.resetsynchronizer.behavioral
Post processing for work.logicclocksynchronizer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3USBClockSynchronizer.vhd":4:7:4:29|Synthesizing work.fx3usbclocksynchronizer.structural 
Post processing for work.fx3usbclocksynchronizer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":24:7:24:18|Synthesizing work.caviar2wsaer.structural 
@N: CD233 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":41:12:41:13|Using sequential encoding for type tsm
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":103:1:103:14|OTHERS clause is not synthesized 
Post processing for work.caviar2wsaer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":27:7:27:31|Synthesizing work.objectmotioncellspiconfig.behavioural 
Post processing for work.objectmotioncellspiconfig.behavioural
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":88:2:88:3|Pruning register bits 31 to 25 of ObjectMotionCellInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":27:7:27:22|Synthesizing work.objectmotioncell.behavioural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":56:13:56:14|Using onehot encoding for type tst (idle="10000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":26:7:26:20|Synthesizing work.mullercelement.behavioural 
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":46:16:46:20|Removed redundant assignment
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":47:16:47:20|Removed redundant assignment
Post processing for work.mullercelement.behavioural
@W: CL117 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":44:1:44:4|Latch generated from process for signal state; possible missing assignment in an if or case statement.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.objectmotioncell.behavioural
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register TimerLimit_S_2(24 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register CurrentTimeStamp_S_3(24 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register SubtractionTimesDT_S_3(24 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register MembranePotential_S_3(24 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register TimeBetween2Events_S_3(24 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register PreviousTimeStamp_S_4(24 downto 0)  
@W: CL168 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":113:24:113:45|Pruning instance TimeStampTimer -- not in use ... 
@A: CL282 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Feedback mux created for signal Inhibition1_S[24:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Feedback mux created for signal Inhibition2_S[24:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":24:7:24:18|Synthesizing work.wsaer2caviar.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":45:12:45:13|Using onehot encoding for type tst (idle="10000000")
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":115:3:115:16|OTHERS clause is not synthesized 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:10:43:19|Signal dwsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:21:43:31|Signal d1wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:33:43:43|Signal d2wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:46:43:56|Signal wsaer_data9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:59:43:63|Signal last9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":44:10:44:19|Signal latched_ev is undriven 
Post processing for work.wsaer2caviar.structural
Post processing for work.toplevel.structural
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":155:67:155:74|DAVIS_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":155:8:155:19|WS2CAVIAR_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":154:8:154:16|Bit 0 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":154:8:154:16|Bit 1 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":154:8:154:16|Bit 2 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":154:8:154:16|Bit 3 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":153:8:153:10|Bit 0 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":153:8:153:10|Bit 1 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":153:8:153:10|Bit 2 of signal led is floating -- simulation mismatch possible.
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":70:2:70:16|SyncOutClock_CO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":170:2:170:3|Pruning register testcnt_3(7 downto 0)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":51:3:51:4|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Register bit Inhibition2_S(22) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Register bit Inhibition2_S(23) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Register bit Inhibition2_S(24) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Register bit Inhibition1_S(22) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Register bit Inhibition1_S(23) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Register bit Inhibition1_S(24) is always 0, optimizing ...
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register bits 24 to 22 of Inhibition1_S(24 downto 0)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":143:1:143:2|Pruning register bits 24 to 22 of Inhibition2_S(24 downto 0)  
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":36:2:36:13|Input port bits 12 to 9 of pdvsdata_adi(16 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":36:2:36:13|Input port bits 4 to 0 of pdvsdata_adi(16 downto 0) are unused 
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":46:2:46:14|Input TimerLimit_SI is unused
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCellSPIConfig.vhd":39:2:39:20|Input port bits 31 to 25 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":48:3:48:4|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3StateMachine.vhd":283:2:283:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFODualClock.vhd":131:2:131:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":89:2:89:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stdropdata) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareexttrigger) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareimu) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareapsadc) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stpreparedvsaer) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(sttimestampwrap) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(sttimestampreset) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stidle) is always 0, optimizing ...
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 0 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 2 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 4 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 6 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 8 of StateTimestampNext_DP(0 to 12)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bits 10 to 12 of StateTimestampNext_DP(0 to 12)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":15:2:15:20|Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":16:2:16:18|Input port bit 1 of fifoin1control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":20:2:20:18|Input port bit 1 of fifoin2control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":24:2:24:18|Input port bit 1 of fifooutcontrol_si(1 downto 0) is unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":16:2:16:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":15:2:15:20|Input port bits 31 to 5 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Pruning register bit 10 of OutFifoData_DO(10 downto 0)  
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":16:2:16:18|Input OutFifoControl_SI is unused
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":86:2:86:3|Optimizing register bit State_DP(stidle) to a constant 0
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":86:2:86:3|Pruning register State_DP(stidle)  
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":12:2:12:9|Input Clock_CI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":13:2:13:9|Input Reset_RI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":16:2:16:18|Input OutFifoControl_SI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":27:2:27:14|Input APSADCData_DI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":28:2:28:18|Input APSADCOverflow_SI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":34:2:34:16|Input APSADCConfig_DI is unused
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":15:2:15:20|Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":805:2:805:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":132:2:132:3|Trying to extract state machine for register I2CState_DP
Extracted state machine for register I2CState_DP
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":18:2:18:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":15:2:15:20|Input port bits 31 to 8 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":89:2:89:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":104:2:104:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":19:2:19:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":17:2:17:20|Input port bits 31 to 24 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":227:2:227:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":19:2:19:24|Input SPIAlternativeSelect_SI is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 120MB peak: 135MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Oct 06 15:27:49 2014

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 908R, Built Apr 16 2014 10:10:17
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt 
Printing clock  summary report in "E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 125MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 127MB)

@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\caviar2wsaer.vhd":48:3:48:4|Removing sequential instance alex[1:0] of view:PrimLib.dffr(prim) in hierarchy view:work.CAVIAR2WSAER(structural) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\caviar2wsaer.vhd":48:3:48:4|Removing sequential instance WSAER_data[17:0] of view:PrimLib.dffre(prim) in hierarchy view:work.CAVIAR2WSAER(structural) because there are no references to its outputs 
@N: BN115 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\logicclocksynchronizer.vhd":83:28:83:47|Removing instance syncSyncOutSwitch of view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N: BN115 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\logicclocksynchronizer.vhd":90:26:90:45|Removing instance syncSyncInClock of view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N: BN115 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\logicclocksynchronizer.vhd":97:27:97:46|Removing instance syncSyncInSwitch of view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Removing sequential instance DVSAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.DVSAERStateMachine(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing sequential instance MISCAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.MISCAERStateMachine(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":121:2:121:3|Removing sequential instance FifoControl_SO\.ReadSide\.AlmostEmpty_S of view:PrimLib.dffs(prim) in hierarchy view:work.FIFO_15_16_0_4_16_14_EBR_dvsAerFifo(structural) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":121:2:121:3|Removing sequential instance FifoControl_SO\.ReadSide\.AlmostEmpty_S of view:PrimLib.dffs(prim) in hierarchy view:work.FIFO_15_16_0_4_16_14_EBR_miscAerFifo(structural) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\mullercelement.vhd":44:1:44:4|Net OMCellSM.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
syn_allowed_resources : blockrams=38  set on top level netlist TopLevel


Clock Summary
**************

Start                              Requested      Requested     Clock        Clock                
Clock                              Frequency      Period        Type         Group                
--------------------------------------------------------------------------------------------------
PLL|OutClock_CO_inferred_clock     59.2 MHz       16.893        inferred     Autoconstr_clkgroup_0
System                             1251.7 MHz     0.799         system       system_clkgroup      
TopLevel|USBClock_CI               349.7 MHz      2.860         inferred     Autoconstr_clkgroup_1
==================================================================================================

@W: MT531 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\mullercelement.vhd":44:1:44:4|Found signal identified as System clock which controls 1 sequential elements including OMCellSM.AcknowledgeCElement.Cout.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Found inferred clock PLL|OutClock_CO_inferred_clock which controls 5576 sequential elements including BWSAER2CAVIAR.CAVIAR_data[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\resetsynchronizer.vhd":26:2:26:3|Found inferred clock TopLevel|USBClock_CI which controls 75 sequential elements including syncInputsToUSBClock.syncReset.SyncSignalDemetFF_S. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 97MB peak: 165MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Oct 06 15:27:54 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 908R, Built Apr 16 2014 10:10:17
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

@W: MO111 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\toplevel.vhd":287:126:287:128|Tristate driver DVSAERAck_SBO_1 on net DVSAERAck_SBO_1 has its enable tied to GND (module TopLevel) 
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Removing sequential instance multiplexerSPIConfig.MultiplexerInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\mullercelement.vhd":44:1:44:4|Net OMCellSM.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Removing sequential instance LengthCount_DP[5:0] of view:PrimLib.dffr(prim) in hierarchy view:work.PulseGeneratorZ0_timestampEnableGenerate(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Removing sequential instance LengthCount_DP[5:0] of view:PrimLib.dffr(prim) in hierarchy view:work.PulseGeneratorZ0(behavioral) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 195MB)

@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Removing instance dvsaerSPIConfig.DVSAERInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]
Encoding state machine cs[0:7] (view:work.WSAER2CAVIAR(structural))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Found counter in view:work.WSAER2CAVIAR(structural) inst cnt[4:0]
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[12] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[11] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[10] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[9] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[4] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[3] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[2] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[1] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[0] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":61:7:61:21|Found 5 bit by 5 bit '==' comparator, 'un6_cnt'
Encoding state machine State_DP[0:13] (view:work.ObjectMotionCell(behavioural))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Removing instance OMCellSM.Inhibition_S[24],  because it is equivalent to instance OMCellSM.Inhibition_S[23]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_25_false_true_false_false(behavioral) inst Count_DP[24:0]
@N: MF179 :|Found 25 bit by 25 bit '==' comparator, 'overflowLogicProcesses\.overflowLogic\.un132_overflow_at_zero'
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":53:6:53:28|Found 25 bit by 25 bit '==' comparator, 'counterLogic\.un221_clear_si'
Encoding state machine cs[0:3] (view:work.CAVIAR2WSAER(structural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine State_DP[0:17] (view:work.FX3Statemachine(behavioral))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Sequential instance usbFX3SM.USBFifoAddress_DO[1] reduced to a combinational gate by constant propagation
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_17_false_true_false_false(behavioral) inst Count_DP[16:0]
Encoding state machine State_DP[0:2] (view:work.FIFODualClock(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:12] (view:work.MultiplexerStateMachine(behavioral))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ0_timestampEnableGenerate(behavioral) inst IntervalCount_DP[5:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_15_true_true_true_true(behavioral) inst Count_DP[14:0]
Encoding state machine State_DP[0:2] (view:work.PulseDetector_2(behavioral))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_12_true_true_true_true(behavioral) inst Count_DP[11:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":40:5:40:34|Found 15 bit by 15 bit '==' comparator, 'detectChange\.un4_inputdata_di'
Encoding state machine State_DP[0:2] (view:work.FIFO_15_16_0_4_16_14_EBR_MergerAerFifo(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:2] (view:work.FIFO_15_16_0_4_16_14_EBR_dvsAerFifo(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:5] (view:work.DVSAERStateMachine(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_5_true_true_false_false_ackDelayCounter(behavioral) inst Count_DP[4:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":53:6:53:28|Found 5 bit by 5 bit '==' comparator, 'counterLogic\.un95_clear_si'
@N: MF179 :|Found 5 bit by 5 bit '==' comparator, 'overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero'
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_5_true_true_false_false_ackExtensionCounter(behavioral) inst Count_DP[4:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":53:6:53:28|Found 5 bit by 5 bit '==' comparator, 'counterLogic\.un95_clear_si'
@N: MF179 :|Found 5 bit by 5 bit '==' comparator, 'overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero'
Encoding state machine State_DP[0:2] (view:work.FIFO_15_16_0_4_16_14_EBR_miscAerFifo(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:7] (view:work.MISCAERStateMachine(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing sequential instance State_DP[0] of view:PrimLib.dffr(prim) in hierarchy view:work.MISCAERStateMachine(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing sequential instance State_DP[4] of view:PrimLib.dffr(prim) in hierarchy view:work.MISCAERStateMachine(behavioral) because there are no references to its outputs 
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing instance miscAerSM.OutFifoData_DO_1[9],  because it is equivalent to instance miscAerSM.OutFifoData_DO_1[14]
Encoding state machine State_DP[0:2] (view:work.FIFO_15_128_0_8_128_120_EBR(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:2] (view:work.FIFO_15_14_0_7_14_7_EBR(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:2] (view:work.FIFO_15_4_0_1_4_3_EBR(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:3] (view:work.ExtTriggerStateMachine(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
Encoding state machine State_DP[0:2] (view:work.PulseDetector_27(behavioral))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsedetector.vhd":89:2:89:3|Found counter in view:work.PulseDetector_27(behavioral) inst Count_DP[26:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ1(behavioral) inst LengthCount_DP[26:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ1(behavioral) inst IntervalCount_DP[26:0]
Encoding state machine State_DP[0:3] (view:work.SPIConfig(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[25] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[26] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[27] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[28] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[29] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[30] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[31] reduced to a combinational gate by constant propagation
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[31] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[30] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[29] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[28] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[27] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[26] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[25] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_6_true_false_false_false(behavioral) inst Count_DP[5:0]
Encoding state machine State_DP[0:28] (view:work.IMUStateMachine(behavioral))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine I2CState_DP[0:9] (view:work.IMUStateMachine(behavioral))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":132:2:132:3|Removing sequential instance I2CState_DP[0] of view:PrimLib.dffr(prim) in hierarchy view:work.IMUStateMachine(behavioral) because there are no references to its outputs 
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance imuSM.detectRunChange.PreviousData_DP[0],  because it is equivalent to instance imuSM.delayRun.Output_SO[0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ0(behavioral) inst IntervalCount_DP[5:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_5_true_false_false_false(behavioral) inst Count_DP[4:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":40:5:40:34|Found 8 bit by 8 bit '==' comparator, 'detectChange\.un2_inputdata_di'
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[1],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[1]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[1],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[1]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[1],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[1]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[2],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[2]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[2],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[2]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[2],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[2]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[3],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[3]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[3],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[3]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[3],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[3]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[4],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[4]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[4],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[4]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[4],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[4]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[5],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[5]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[5],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[5]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[6],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[6]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[6],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[6]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[7],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[7]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[7],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[7]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[8],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[8]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[9],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[9]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[10],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[10]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[11],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[11]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[12],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[12]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[13],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[13]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[14],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[14]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[15],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[15]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[16],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[16]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[17],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[17]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[18],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[18]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[19],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[19]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[20],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[20]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[21],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[21]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[22],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[22]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Removing instance OMCellSPIConfig.ObjectMotionCellInput_DP[23],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[23]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[0],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[0]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[1],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[1]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[2],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[2]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[3],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[3]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[4],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[4]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[5],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[5]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[6],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[6]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[7],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[7]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[8],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[8]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[9],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[9]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[10],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[10]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[11],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[11]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[12],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[12]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[13],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[13]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[14],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[14]

Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 243MB peak: 244MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 224MB peak: 262MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 230MB peak: 262MB)

@N: FA113 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":150:29:150:83|Pipelining module GeneratePulseLength_D[26:1]
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GeneratePulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GeneratePulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\apsadcspiconfig.vhd":48:2:48:3|Register APSADCInput_DP[0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERInput_DP[4:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerInput_DP[23:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GeneratePulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ParamAddressReg_DP[7:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Register ObjectMotionCellConfigReg_DP\[TimerLimit_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Register ObjectMotionCellConfigReg_DP\[DecayTime_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Register ObjectMotionCellConfigReg_DP\[Threshold_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[SampleRateDivider_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[GyroStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[AccelStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[TempStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[LPCycle_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectPulses_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectPulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[RunGenerator_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[RunDetector_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GenerateUseCustomSignal_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectRisingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectFallingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\apsadcspiconfig.vhd":48:2:48:3|Register APSADCConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerConfigReg_DP\[TimestampRun_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerConfigReg_DP\[TimestampReset_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERConfigReg_DP\[AckExtension_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERConfigReg_DP\[AckDelay_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GeneratePulseInterval_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectPulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[DigitalLowPassFilter_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[LPWakeup_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[GyroFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[AccelFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ParamInput_DP[31:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GeneratePulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\shiftregister.vhd":75:2:75:3|Register ShiftReg_DP[7:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register DecayTime_S[24:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register Threshold_S[24:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[SampleRateDivider_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[GyroStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[AccelStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[TempStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[LPCycle_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectPulses_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectPulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[RunGenerator_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[RunDetector_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GenerateUseCustomSignal_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectRisingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectFallingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerstatemachine.vhd":369:2:369:3|Register MultiplexerConfigReg_D\[TimestampRun_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerstatemachine.vhd":369:2:369:3|Register MultiplexerConfigReg_D\[TimestampReset_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerstatemachine.vhd":369:2:369:3|Register MultiplexerConfigReg_D\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckExtension_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckDelay_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GeneratePulseInterval_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectPulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[DigitalLowPassFilter_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[LPWakeup_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[GyroFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[AccelFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ModuleAddressReg_DP[6:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Register PreviousData_DP[7:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Register PreviousData_DP[1:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\simpleregister.vhd":20:2:20:3|Register Output_SO[0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Register PreviousData_DP[2:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ReadOperationReg_SP pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Register ObjectMotionCellOutput_DP[24:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerOutput_DP[0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncellspiconfig.vhd":88:2:88:3|Register ObjectMotionCellInput_DP[24:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\apsadcspiconfig.vhd":48:2:48:3|Register APSADCOutput_DP[0] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[6\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[0\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register Inhibition1_S[21:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[0\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[0\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[14\] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[9\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[9\]\[11\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register Inhibition2_S[21:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[9\]\[13\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[9\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[8\]\[15\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[9\]\[4\] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[9\]\[15\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[9\]\[14\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[8\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[9\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[11\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[14\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[13\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[8\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[10\]\[15\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[9\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[11\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[14\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[13\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[8\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[11\]\[15\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[9\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[11\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[14\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[13\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[8\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[12\]\[15\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[9\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[11\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[14\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[13\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[8\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[13\]\[15\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[9\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[11\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[14\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[13\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[8\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[14\]\[15\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[9\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[11\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[14\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[13\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[8\]\[10\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[15\]\[15\] pushed in.
@N: MF169 :|Register NoName pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[8\]\[12\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[8\]\[11\] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :|Register NoName pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register Inhibition_S[24:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register State_DP[0:13] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[6\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[5\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[3\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[1\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[3\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[6\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[5\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[2\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[3\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[6\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[5\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[3\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[3\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[6\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[5\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[4\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[3\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[6\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[5\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[5\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[3\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[6\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[5\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[6\]\[7\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[1\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[3\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[0\]\[2\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[7\]\[5\] pushed in.
@N: MF169 :|Register NoName pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[0\]\[4\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Register arrayOfSubunits\[0\]\[3\] pushed in.
@N: FA113 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":92:7:92:34|Pipelining module overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckExtension_D\] pushed in.
@N: FA113 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":92:7:92:34|Pipelining module overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckDelay_D\] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :|Register NoName pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :|Register NoName pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :|Register NoName pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :|Register NoName pushed in.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:40s; Memory used current: 278MB peak: 287MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 282MB peak: 287MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 277MB peak: 287MB)


Finished preparing to map (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 275MB peak: 287MB)


Finished technology mapping (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 272MB peak: 317MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:18s		   -16.51ns		13365 /      6108
   2		0h:01m:18s		   -16.51ns		13365 /      6108
------------------------------------------------------------

@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[9]" with 6 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[0]" with 6 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[15]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[2]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Instance "syncInputsToUSBClock.syncUSBFifoThr1Ready.SyncSignalSyncFF_S[0]" with 5 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Instance "syncInputsToUSBClock.syncUSBFifoThr0Ready.SyncSignalSyncFF_S[0]" with 5 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifodualclock.vhd":131:2:131:3|Instance "logicUSBFifo.State_DP_ns_0_a2[0]" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 6 Registers via timing driven replication
Added 5 LUTs via timing driven replication


@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Instance "OMCellSM.State_DP[12]" with 4027 loads replicated 3 times to improve timing 
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:34s		    -0.76ns		13380 /      6117
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:35s		    -0.76ns		13379 /      6117
------------------------------------------------------------

@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Instance "BWSAER2CAVIAR.CAVIAR_data[7]" with "1540" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Instance "BWSAER2CAVIAR.CAVIAR_data[8]" with "1540" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Instance "OMCellSM.State_DP[12]" with "1018" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Instance "OMCellSM.State_DP_12_rep1" with "1014" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":143:1:143:2|Instance "OMCellSM.State_DP_12_rep2" with "1013" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
Net buffering Report for view:work.TopLevel(structural):
Added 0 Buffers
Added 5 Registers via replication
Added 3 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:36s; Memory used current: 272MB peak: 317MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO111 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\toplevel.vhd":50:2:50:14|Tristate driver DVSAERAck_SBO_obuft.un1[0] on net DVSAERAck_SBO has its enable tied to GND (module TopLevel) 
Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CAVIAR_ack
1) instance I_2157.lat_r (view:work.TopLevel(structural)), output net "CAVIAR_ack" in work.TopLevel(structural)
    net        CAVIAR_ack
    input  pin I_2157.lat/I[0]
    instance   I_2157.lat (cell or)
    output pin I_2157.lat/OUT
    net        I_2157.t1
    input  pin I_2157.lat_r/I[1]
    instance   I_2157.lat_r (cell and)
    output pin I_2157.lat_r/OUT
    net        CAVIAR_ack
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:01m:48s; Memory used current: 277MB peak: 317MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 79 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6043 clock pin(s) of sequential element(s)
0 instances converted, 6043 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0002       USBClock_CI         port                   79         logicUSBFifo_FifoData_DOio[0]
=====================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       logicClockPLL.pll     pmi_pll                6043       BCAVIAR2WSAER_WSAER_reqio     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:53s; CPU Time elapsed 0h:01m:51s; Memory used current: 268MB peak: 317MB)

Writing EDIF Netlist and constraint files
I-2013.09L-SP1-1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W: BW261 |Block-path constraint from CLKNET "PLL|OutClock_CO_inferred_clock" to PORT "TopLevel|USBClock_CI" not forward annotated in -lpf file. 
@W: BW261 |Block-path constraint from PORT "TopLevel|USBClock_CI" to CLKNET "PLL|OutClock_CO_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:56s; CPU Time elapsed 0h:01m:54s; Memory used current: 277MB peak: 317MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_2169
1) instance I_2157.lat_r (view:work.TopLevel(structural)), output net "G_2169" in work.TopLevel(structural)
    net        G_2169
    input  pin I_2157.lat_r/C0
    instance   I_2157.lat_r (cell PFUMX)
    output pin I_2157.lat_r/Z
    net        BWSAER2CAVIAR.G_2169
End of loops
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifodualclock.vhd":46:31:46:57|Blackbox pmi_fifo_dc_work_toplevel_structural_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\pll.vhd":18:21:18:43|Blackbox pmi_pll is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock TopLevel|USBClock_CI with period 2.94ns. Please declare a user-defined clock on object "p:USBClock_CI"

@W: MT420 |Found inferred clock PLL|OutClock_CO_inferred_clock with period 54.82ns. Please declare a user-defined clock on object "n:logicClockPLL.OutClock_CO"



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 06 15:29:52 2014
#


Top view:               TopLevel
Requested Frequency:    18.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -9.674

                                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------
PLL|OutClock_CO_inferred_clock     18.2 MHz      15.5 MHz      54.817        64.490        -9.674     inferred     Autoconstr_clkgroup_0
TopLevel|USBClock_CI               340.7 MHz     289.6 MHz     2.935         3.453         -0.518     inferred     Autoconstr_clkgroup_1
System                             897.3 MHz     762.7 MHz     1.115         1.311         -0.197     system       system_clkgroup      
========================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  1.115       -0.197  |  No paths    -      |  No paths    -      |  No paths    -    
System                          PLL|OutClock_CO_inferred_clock  |  54.817      52.424  |  No paths    -      |  No paths    -      |  No paths    -    
System                          TopLevel|USBClock_CI            |  2.935       1.805   |  No paths    -      |  No paths    -      |  No paths    -    
PLL|OutClock_CO_inferred_clock  System                          |  54.817      -6.037  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|OutClock_CO_inferred_clock  PLL|OutClock_CO_inferred_clock  |  54.817      -9.674  |  No paths    -      |  No paths    -      |  No paths    -    
TopLevel|USBClock_CI            System                          |  2.935       -0.039  |  No paths    -      |  No paths    -      |  No paths    -    
TopLevel|USBClock_CI            TopLevel|USBClock_CI            |  2.935       -0.518  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|OutClock_CO_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                       Arrival           
Instance                                                Reference                          Type         Pin     Net                    Time        Slack 
                                                        Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     PLL|OutClock_CO_inferred_clock     FD1S3BX      Q       LogicReset_R           60.853      -9.674
BWSAER2CAVIAR.CAVIAR_data[7]                            PLL|OutClock_CO_inferred_clock     FD1P3DX      Q       CAVIAR_data[7]         8.797       34.180
BWSAER2CAVIAR_CAVIAR_data_1io[8]                        PLL|OutClock_CO_inferred_clock     IFS1P3DX     Q       CAVIAR_data_1[8]       8.765       34.212
BWSAER2CAVIAR.CAVIAR_data_1[7]                          PLL|OutClock_CO_inferred_clock     FD1P3DX      Q       CAVIAR_data_1[7]       8.765       34.212
BWSAER2CAVIAR.CAVIAR_data[8]                            PLL|OutClock_CO_inferred_clock     FD1P3DX      Q       CAVIAR_data[8]         8.797       34.608
BWSAER2CAVIAR.CAVIAR_data[6]                            PLL|OutClock_CO_inferred_clock     FD1P3DX      Q       CAVIAR_data[6]         6.086       37.710
OMCellSM.State_DP_fast[12]                              PLL|OutClock_CO_inferred_clock     FD1S3DX      Q       State_DP_fast[12]      11.054      40.520
BWSAER2CAVIAR.CAVIAR_data[5]                            PLL|OutClock_CO_inferred_clock     FD1P3DX      Q       CAVIAR_data[5]         3.300       41.090
OMCellSM.arrayOfSubunits_7_6_pipe_11                    PLL|OutClock_CO_inferred_clock     FD1P3DX      Q       State_DPf_41[12]       0.921       41.309
OMCellSM.arrayOfSubunits_7_7_pipe_2                     PLL|OutClock_CO_inferred_clock     FD1P3DX      Q       State_DPf_36_0[12]     0.916       41.314
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                          Required           
Instance                           Reference                          Type        Pin     Net                        Time         Slack 
                                   Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------
OMCellSM.Inhibition1_S_pipe_1      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_2      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_3      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_4      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_5      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_6      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_7      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_8      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_9      PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
OMCellSM.Inhibition1_S_pipe_10     PLL|OutClock_CO_inferred_clock     FD1P3AX     SP      Inhibition1_S_1_sqmuxa     54.392       -9.674
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      54.817
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         54.392

    - Propagation time:                      64.066
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.674

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            OMCellSM.Inhibition1_S_pipe_1 / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                       Pin      Pin                Arrival     No. of    
Name                                                    Type         Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     FD1S3BX      Q        Out     60.853     60.853      -         
LogicReset_R                                            Net          -        -       -          -           5593      
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     A        In      0.000      60.853      -         
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     Z        Out     3.212      64.066      -         
Inhibition1_S_1_sqmuxa                                  Net          -        -       -          -           262       
OMCellSM.Inhibition1_S_pipe_1                           FD1P3AX      SP       In      0.000      64.066      -         
=======================================================================================================================


Path information for path number 2: 
      Requested Period:                      54.817
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         54.392

    - Propagation time:                      64.066
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.674

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            OMCellSM.Inhibition1_S_pipe_10 / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                       Pin      Pin                Arrival     No. of    
Name                                                    Type         Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     FD1S3BX      Q        Out     60.853     60.853      -         
LogicReset_R                                            Net          -        -       -          -           5593      
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     A        In      0.000      60.853      -         
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     Z        Out     3.212      64.066      -         
Inhibition1_S_1_sqmuxa                                  Net          -        -       -          -           262       
OMCellSM.Inhibition1_S_pipe_10                          FD1P3AX      SP       In      0.000      64.066      -         
=======================================================================================================================


Path information for path number 3: 
      Requested Period:                      54.817
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         54.392

    - Propagation time:                      64.066
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.674

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            OMCellSM.Inhibition1_S_pipe_100 / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                       Pin      Pin                Arrival     No. of    
Name                                                    Type         Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     FD1S3BX      Q        Out     60.853     60.853      -         
LogicReset_R                                            Net          -        -       -          -           5593      
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     A        In      0.000      60.853      -         
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     Z        Out     3.212      64.066      -         
Inhibition1_S_1_sqmuxa                                  Net          -        -       -          -           262       
OMCellSM.Inhibition1_S_pipe_100                         FD1P3AX      SP       In      0.000      64.066      -         
=======================================================================================================================


Path information for path number 4: 
      Requested Period:                      54.817
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         54.392

    - Propagation time:                      64.066
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.674

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            OMCellSM.Inhibition1_S_pipe_101 / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                       Pin      Pin                Arrival     No. of    
Name                                                    Type         Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     FD1S3BX      Q        Out     60.853     60.853      -         
LogicReset_R                                            Net          -        -       -          -           5593      
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     A        In      0.000      60.853      -         
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     Z        Out     3.212      64.066      -         
Inhibition1_S_1_sqmuxa                                  Net          -        -       -          -           262       
OMCellSM.Inhibition1_S_pipe_101                         FD1P3AX      SP       In      0.000      64.066      -         
=======================================================================================================================


Path information for path number 5: 
      Requested Period:                      54.817
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         54.392

    - Propagation time:                      64.066
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.674

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            OMCellSM.Inhibition1_S_pipe_102 / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                       Pin      Pin                Arrival     No. of    
Name                                                    Type         Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     FD1S3BX      Q        Out     60.853     60.853      -         
LogicReset_R                                            Net          -        -       -          -           5593      
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     A        In      0.000      60.853      -         
OMCellSM.Inhibition1_S_1_sqmuxa                         ORCALUT4     Z        Out     3.212      64.066      -         
Inhibition1_S_1_sqmuxa                                  Net          -        -       -          -           262       
OMCellSM.Inhibition1_S_pipe_102                         FD1P3AX      SP       In      0.000      64.066      -         
=======================================================================================================================




====================================
Detailed Report for Clock: TopLevel|USBClock_CI
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                          Arrival           
Instance                                     Reference                Type        Pin     Net                  Time        Slack 
                                             Clock                                                                               
---------------------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[0]                    TopLevel|USBClock_CI     FD1S3DX     Q       State_DP_fast[0]     0.813       -0.518
usbFX3SM.State_DP_fast[9]                    TopLevel|USBClock_CI     FD1S3DX     Q       State_DP_fast[9]     0.813       -0.518
usbFX3SM.earlyPacketCounter.Count_DP[0]      TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[0]          0.840       -0.496
usbFX3SM.earlyPacketCounter.Count_DP[1]      TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[1]          0.840       -0.496
usbFX3SM.earlyPacketCounter.Count_DP[7]      TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[7]          0.840       -0.496
usbFX3SM.earlyPacketCounter.Count_DP[8]      TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[8]          0.840       -0.496
usbFX3SM.earlyPacketCounter.Count_DP[9]      TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[9]          0.770       -0.475
usbFX3SM.earlyPacketCounter.Count_DP[13]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[13]         0.770       -0.475
usbFX3SM.earlyPacketCounter.Count_DP[14]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[14]         0.770       -0.475
usbFX3SM.earlyPacketCounter.Count_DP[15]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[15]         0.770       -0.475
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                 Required           
Instance                                    Reference                Type        Pin     Net         Time         Slack 
                                            Clock                                                                       
------------------------------------------------------------------------------------------------------------------------
usbFX3SM.earlyPacketCounter.Count_DP[0]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[1]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[2]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[3]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[4]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[5]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[6]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[7]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[8]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[9]     TopLevel|USBClock_CI     FD1P3DX     SP      N_528_i     2.511        -0.518
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.935
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.511

    - Propagation time:                      3.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.518

    Number of logic level(s):                3
    Starting point:                          usbFX3SM.State_DP_fast[0] / Q
    Ending point:                            usbFX3SM.earlyPacketCounter.Count_DP[0] / SP
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            TopLevel|USBClock_CI [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[0]                             FD1S3DX      Q        Out     0.813     0.813       -         
State_DP_fast[0]                                      Net          -        -       -         -           3         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     A        In      0.000     0.813       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     Z        Out     0.656     1.469       -         
Count_DPlde_i_a2_9_4_1                                Net          -        -       -         -           1         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     C        In      0.000     1.469       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     Z        Out     0.704     2.173       -         
Count_DPlde_i_a2_9                                    Net          -        -       -         -           2         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     D        In      0.000     2.173       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     Z        Out     0.855     3.028       -         
N_528_i                                               Net          -        -       -         -           17        
usbFX3SM.earlyPacketCounter.Count_DP[0]               FD1P3DX      SP       In      0.000     3.028       -         
====================================================================================================================


Path information for path number 2: 
      Requested Period:                      2.935
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.511

    - Propagation time:                      3.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.518

    Number of logic level(s):                3
    Starting point:                          usbFX3SM.State_DP_fast[9] / Q
    Ending point:                            usbFX3SM.earlyPacketCounter.Count_DP[0] / SP
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            TopLevel|USBClock_CI [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[9]                             FD1S3DX      Q        Out     0.813     0.813       -         
State_DP_fast[9]                                      Net          -        -       -         -           3         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     B        In      0.000     0.813       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     Z        Out     0.656     1.469       -         
Count_DPlde_i_a2_9_4_1                                Net          -        -       -         -           1         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     C        In      0.000     1.469       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     Z        Out     0.704     2.173       -         
Count_DPlde_i_a2_9                                    Net          -        -       -         -           2         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     D        In      0.000     2.173       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     Z        Out     0.855     3.028       -         
N_528_i                                               Net          -        -       -         -           17        
usbFX3SM.earlyPacketCounter.Count_DP[0]               FD1P3DX      SP       In      0.000     3.028       -         
====================================================================================================================


Path information for path number 3: 
      Requested Period:                      2.935
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.511

    - Propagation time:                      3.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.518

    Number of logic level(s):                3
    Starting point:                          usbFX3SM.State_DP_fast[0] / Q
    Ending point:                            usbFX3SM.earlyPacketCounter.Count_DP[16] / SP
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            TopLevel|USBClock_CI [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[0]                             FD1S3DX      Q        Out     0.813     0.813       -         
State_DP_fast[0]                                      Net          -        -       -         -           3         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     A        In      0.000     0.813       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     Z        Out     0.656     1.469       -         
Count_DPlde_i_a2_9_4_1                                Net          -        -       -         -           1         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     C        In      0.000     1.469       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     Z        Out     0.704     2.173       -         
Count_DPlde_i_a2_9                                    Net          -        -       -         -           2         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     D        In      0.000     2.173       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     Z        Out     0.855     3.028       -         
N_528_i                                               Net          -        -       -         -           17        
usbFX3SM.earlyPacketCounter.Count_DP[16]              FD1P3DX      SP       In      0.000     3.028       -         
====================================================================================================================


Path information for path number 4: 
      Requested Period:                      2.935
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.511

    - Propagation time:                      3.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.518

    Number of logic level(s):                3
    Starting point:                          usbFX3SM.State_DP_fast[0] / Q
    Ending point:                            usbFX3SM.earlyPacketCounter.Count_DP[15] / SP
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            TopLevel|USBClock_CI [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[0]                             FD1S3DX      Q        Out     0.813     0.813       -         
State_DP_fast[0]                                      Net          -        -       -         -           3         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     A        In      0.000     0.813       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     Z        Out     0.656     1.469       -         
Count_DPlde_i_a2_9_4_1                                Net          -        -       -         -           1         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     C        In      0.000     1.469       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     Z        Out     0.704     2.173       -         
Count_DPlde_i_a2_9                                    Net          -        -       -         -           2         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     D        In      0.000     2.173       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     Z        Out     0.855     3.028       -         
N_528_i                                               Net          -        -       -         -           17        
usbFX3SM.earlyPacketCounter.Count_DP[15]              FD1P3DX      SP       In      0.000     3.028       -         
====================================================================================================================


Path information for path number 5: 
      Requested Period:                      2.935
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.511

    - Propagation time:                      3.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.518

    Number of logic level(s):                3
    Starting point:                          usbFX3SM.State_DP_fast[0] / Q
    Ending point:                            usbFX3SM.earlyPacketCounter.Count_DP[14] / SP
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            TopLevel|USBClock_CI [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[0]                             FD1S3DX      Q        Out     0.813     0.813       -         
State_DP_fast[0]                                      Net          -        -       -         -           3         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     A        In      0.000     0.813       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIEF47[9]       ORCALUT4     Z        Out     0.656     1.469       -         
Count_DPlde_i_a2_9_4_1                                Net          -        -       -         -           1         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     C        In      0.000     1.469       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIGP1D1[10]     ORCALUT4     Z        Out     0.704     2.173       -         
Count_DPlde_i_a2_9                                    Net          -        -       -         -           2         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     D        In      0.000     2.173       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[3]      ORCALUT4     Z        Out     0.855     3.028       -         
N_528_i                                               Net          -        -       -         -           17        
usbFX3SM.earlyPacketCounter.Count_DP[14]              FD1P3DX      SP       In      0.000     3.028       -         
====================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                                       Arrival           
Instance                       Reference     Type                                       Pin             Net                   Time        Slack 
                               Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------
logicUSBFifo.fifoDualClock     System        pmi_fifo_dc_work_toplevel_structural_0     Empty           FIFOEmpty_S           0.000       -0.197
extTriggerFifo.fifo            System        pmi_fifo_work_toplevel_structural_0        Empty           FIFOEmpty_S           0.000       0.410 
imuFifo.fifo                   System        pmi_fifo_work_toplevel_structural_1        Empty           FIFOEmpty_S           0.000       0.410 
dvsAerFifo.fifo                System        pmi_fifo_work_toplevel_structural_3        Empty           FIFOEmpty_S           0.000       0.410 
apsAdcFifo.fifo                System        pmi_fifo_work_toplevel_structural_2        Empty           FIFOEmpty_S           0.000       0.410 
MergerAerFifo.fifo             System        pmi_fifo_work_toplevel_structural_3        Empty           FIFOEmpty_S           0.000       0.410 
miscAerFifo.fifo               System        pmi_fifo_work_toplevel_structural_3        Empty           FIFOEmpty_S           0.000       0.410 
imuFifo.fifo                   System        pmi_fifo_work_toplevel_structural_1        Full            Full_0                0.000       0.842 
logicUSBFifo.fifoDualClock     System        pmi_fifo_dc_work_toplevel_structural_0     AlmostEmpty     FIFOAlmostEmpty_S     0.000       1.853 
logicUSBFifo.fifoDualClock     System        pmi_fifo_dc_work_toplevel_structural_0     Q[0]            DataInReg_D[0]        0.000       2.840 
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                               Required           
Instance                                                 Reference     Type                                       Pin      Net                  Time         Slack 
                                                         Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
logicUSBFifo.fifoDualClock                               System        pmi_fifo_dc_work_toplevel_structural_0     RdEn     State_DP_ns[0]       1.115        -0.197
extTriggerFifo.fifo                                      System        pmi_fifo_work_toplevel_structural_0        RdEn     State_DP_ns[0]       1.115        0.410 
dvsAerFifo.fifo                                          System        pmi_fifo_work_toplevel_structural_3        RdEn     State_DN[1]          1.115        0.410 
imuFifo.fifo                                             System        pmi_fifo_work_toplevel_structural_1        RdEn     N_437_i              1.115        0.410 
miscAerFifo.fifo                                         System        pmi_fifo_work_toplevel_structural_3        RdEn     State_DN[1]          1.115        0.410 
MergerAerFifo.fifo                                       System        pmi_fifo_work_toplevel_structural_3        RdEn     State_DN[1]          1.115        0.410 
apsAdcFifo.fifo                                          System        pmi_fifo_work_toplevel_structural_2        RdEn     N_475_i              1.115        0.410 
imuFifo.fifo                                             System        pmi_fifo_work_toplevel_structural_1        WrEn     Write_S              1.115        0.842 
logicUSBFifo.FifoControl_SO\.ReadSide\.AlmostEmpty_S     System        FD1S3BX                                    D        AlmostEmptyReg_S     2.883        1.805 
logicUSBFifo.FifoControl_SO\.ReadSide\.Empty_S           System        FD1S3BX                                    D        N_27_i               2.883        1.805 
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.115
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.115

    - Propagation time:                      1.311
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.197

    Number of logic level(s):                2
    Starting point:                          logicUSBFifo.fifoDualClock / Empty
    Ending point:                            logicUSBFifo.fifoDualClock / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                    Pin       Pin               Arrival     No. of    
Name                                   Type                                       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
logicUSBFifo.fifoDualClock             pmi_fifo_dc_work_toplevel_structural_0     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                            Net                                        -         -       -         -           3         
logicUSBFifo.State_DP_ns_0_a2_1[0]     ORCALUT4                                   B         In      0.000     0.000       -         
logicUSBFifo.State_DP_ns_0_a2_1[0]     ORCALUT4                                   Z         Out     0.656     0.656       -         
State_DP_ns_0_a2_1[0]                  Net                                        -         -       -         -           1         
logicUSBFifo.State_DP_ns_0_a2[0]       ORCALUT4                                   B         In      0.000     0.656       -         
logicUSBFifo.State_DP_ns_0_a2[0]       ORCALUT4                                   Z         Out     0.656     1.311       -         
State_DP_ns[0]                         Net                                        -         -       -         -           1         
logicUSBFifo.fifoDualClock             pmi_fifo_dc_work_toplevel_structural_0     RdEn      In      0.000     1.311       -         
====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      1.115
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.115

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.410

    Number of logic level(s):                1
    Starting point:                          extTriggerFifo.fifo / Empty
    Ending point:                            extTriggerFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                 Pin       Pin               Arrival     No. of    
Name                                   Type                                    Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
extTriggerFifo.fifo                    pmi_fifo_work_toplevel_structural_0     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                            Net                                     -         -       -         -           3         
extTriggerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                A         In      0.000     0.000       -         
extTriggerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                Z         Out     0.704     0.704       -         
State_DP_ns[0]                         Net                                     -         -       -         -           2         
extTriggerFifo.fifo                    pmi_fifo_work_toplevel_structural_0     RdEn      In      0.000     0.704       -         
=================================================================================================================================


Path information for path number 3: 
      Requested Period:                      1.115
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.115

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.410

    Number of logic level(s):                1
    Starting point:                          imuFifo.fifo / Empty
    Ending point:                            imuFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                   Pin       Pin               Arrival     No. of    
Name                     Type                                    Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
imuFifo.fifo             pmi_fifo_work_toplevel_structural_1     Empty     Out     0.000     0.000       -         
FIFOEmpty_S              Net                                     -         -       -         -           3         
imuFifo.fifo_RNI3Q66     ORCALUT4                                B         In      0.000     0.000       -         
imuFifo.fifo_RNI3Q66     ORCALUT4                                Z         Out     0.704     0.704       -         
N_437_i                  Net                                     -         -       -         -           2         
imuFifo.fifo             pmi_fifo_work_toplevel_structural_1     RdEn      In      0.000     0.704       -         
===================================================================================================================


Path information for path number 4: 
      Requested Period:                      1.115
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.115

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.410

    Number of logic level(s):                1
    Starting point:                          dvsAerFifo.fifo / Empty
    Ending point:                            dvsAerFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                             Pin       Pin               Arrival     No. of    
Name                               Type                                    Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
dvsAerFifo.fifo                    pmi_fifo_work_toplevel_structural_3     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                        Net                                     -         -       -         -           2         
dvsAerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                B         In      0.000     0.000       -         
dvsAerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                Z         Out     0.704     0.704       -         
State_DN[1]                        Net                                     -         -       -         -           2         
dvsAerFifo.fifo                    pmi_fifo_work_toplevel_structural_3     RdEn      In      0.000     0.704       -         
=============================================================================================================================


Path information for path number 5: 
      Requested Period:                      1.115
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.115

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.410

    Number of logic level(s):                1
    Starting point:                          apsAdcFifo.fifo / Empty
    Ending point:                            apsAdcFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                      Pin       Pin               Arrival     No. of    
Name                        Type                                    Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
apsAdcFifo.fifo             pmi_fifo_work_toplevel_structural_2     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                 Net                                     -         -       -         -           3         
apsAdcFifo.fifo_RNI5K9E     ORCALUT4                                B         In      0.000     0.000       -         
apsAdcFifo.fifo_RNI5K9E     ORCALUT4                                Z         Out     0.704     0.704       -         
N_475_i                     Net                                     -         -       -         -           2         
apsAdcFifo.fifo             pmi_fifo_work_toplevel_structural_2     RdEn      In      0.000     0.704       -         
======================================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe3_17ea-7

Register bits: 6122 of 17280 (35%)
PIC Latch:       0
I/O cells:       77


Details:
BB:             1
CCU2C:          1126
FD1P3AX:        479
FD1P3BX:        207
FD1P3DX:        2575
FD1S3BX:        208
FD1S3DX:        2611
GSR:            1
IB:             23
IFS1P3BX:       2
IFS1P3DX:       13
INV:            15
L6MUX21:        474
OB:             50
OBZ:            3
OFS1P3BX:       6
OFS1P3DX:       21
ORCALUT4:       13366
PFUMX:          957
PUR:            1
VHI:            78
VLO:            62
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:58s; CPU Time elapsed 0h:01m:56s; Memory used current: 92MB peak: 317MB)

Process took 0h:01m:58s realtime, 0h:01m:56s cputime
# Mon Oct 06 15:29:53 2014

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeECP3" -d LFE3-17EA -path "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3" -path "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC"   "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/SeeBetterLogic_FX3_SeeBetterLogic_FX3.edi" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngo"   
edif2ngd:  version Diamond (64-bit) 3.2.0.134

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngo...

Generating edif netlist for IP cell pmi_fifo1544031neepd1396db.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00  -type ebfifo -sync_mode -depth 4 -width 15 -pf 3 -pe 1  -n pmi_fifo1544031nEEpd1396db -pmi  
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:04 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type ebfifo -sync_mode -depth 4 -width 15 -pf 3 -pe 1 -n pmi_fifo1544031nEEpd1396db -pmi 
    Circuit name     : pmi_fifo1544031nEEpd1396db
    Module type      : fifoblk
    Module Version   : 5.0
    Ports            : 
	Inputs       : Data[14:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo1544031nEEpd1396db.edn
    Bus notation     : big endian
    Report output    : pmi_fifo1544031nEEpd1396db.srp
    Estimated Resource Usage:
            LUT : 57
            EBR : 1
            Reg : 13

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_fifo1544031nEEpd1396db.ngo...

Generating edif netlist for IP cell pmi_fifo151414077neepd37b303.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00  -type ebfifo -sync_mode -depth 14 -width 15 -pf 7 -pe 7  -n pmi_fifo151414077nEEpd37b303 -pmi  
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:06 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type ebfifo -sync_mode -depth 14 -width 15 -pf 7 -pe 7 -n pmi_fifo151414077nEEpd37b303 -pmi 
    Circuit name     : pmi_fifo151414077nEEpd37b303
    Module type      : fifoblk
    Module Version   : 5.0
    Ports            : 
	Inputs       : Data[14:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo151414077nEEpd37b303.edn
    Bus notation     : big endian
    Report output    : pmi_fifo151414077nEEpd37b303.srp
    Estimated Resource Usage:
            LUT : 77
            EBR : 1
            Reg : 19

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_fifo151414077nEEpd37b303.ngo...

Generating edif netlist for IP cell pmi_fifo1512812801208neepd6e7bb9.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00  -type ebfifo -sync_mode -depth 128 -width 15 -pf 120 -pe 8  -n pmi_fifo1512812801208nEEpd6e7bb9 -pmi  
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:06 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type ebfifo -sync_mode -depth 128 -width 15 -pf 120 -pe 8 -n pmi_fifo1512812801208nEEpd6e7bb9 -pmi 
    Circuit name     : pmi_fifo1512812801208nEEpd6e7bb9
    Module type      : fifoblk
    Module Version   : 5.0
    Ports            : 
	Inputs       : Data[14:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo1512812801208nEEpd6e7bb9.edn
    Bus notation     : big endian
    Report output    : pmi_fifo1512812801208nEEpd6e7bb9.srp
    Estimated Resource Usage:
            LUT : 85
            EBR : 1
            Reg : 28

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_fifo1512812801208nEEpd6e7bb9.ngo...

Generating edif netlist for IP cell pmi_fifo1516160144neepd3872c8.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00  -type ebfifo -sync_mode -depth 16 -width 15 -pf 14 -pe 4  -n pmi_fifo1516160144nEEpd3872c8 -pmi  
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:06 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type ebfifo -sync_mode -depth 16 -width 15 -pf 14 -pe 4 -n pmi_fifo1516160144nEEpd3872c8 -pmi 
    Circuit name     : pmi_fifo1516160144nEEpd3872c8
    Module type      : fifoblk
    Module Version   : 5.0
    Ports            : 
	Inputs       : Data[14:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo1516160144nEEpd3872c8.edn
    Bus notation     : big endian
    Report output    : pmi_fifo1516160144nEEpd3872c8.srp
    Estimated Resource Usage:
            LUT : 71
            EBR : 1
            Reg : 19

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_fifo1516160144nEEpd3872c8.ngo...

Generating edif netlist for IP cell pmi_fifo1516160144neepd3872c8_0.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00  -type ebfifo -sync_mode -depth 16 -width 15 -pf 14 -pe 4  -n pmi_fifo1516160144nEEpd3872c8_0 -pmi  
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:06 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type ebfifo -sync_mode -depth 16 -width 15 -pf 14 -pe 4 -n pmi_fifo1516160144nEEpd3872c8_0 -pmi 
    Circuit name     : pmi_fifo1516160144nEEpd3872c8_0
    Module type      : fifoblk
    Module Version   : 5.0
    Ports            : 
	Inputs       : Data[14:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo1516160144nEEpd3872c8_0.edn
    Bus notation     : big endian
    Report output    : pmi_fifo1516160144nEEpd3872c8_0.srp
    Estimated Resource Usage:
            LUT : 71
            EBR : 1
            Reg : 19

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_fifo1516160144nEEpd3872c8_0.ngo...

Generating edif netlist for IP cell pmi_fifo1516160144neepd3872c8_1.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00  -type ebfifo -sync_mode -depth 16 -width 15 -pf 14 -pe 4  -n pmi_fifo1516160144nEEpd3872c8_1 -pmi  
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:06 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type ebfifo -sync_mode -depth 16 -width 15 -pf 14 -pe 4 -n pmi_fifo1516160144nEEpd3872c8_1 -pmi 
    Circuit name     : pmi_fifo1516160144nEEpd3872c8_1
    Module type      : fifoblk
    Module Version   : 5.0
    Ports            : 
	Inputs       : Data[14:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo1516160144nEEpd3872c8_1.edn
    Bus notation     : big endian
    Report output    : pmi_fifo1516160144nEEpd3872c8_1.srp
    Estimated Resource Usage:
            LUT : 71
            EBR : 1
            Reg : 19

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_fifo1516160144nEEpd3872c8_1.ngo...

Generating edif netlist for IP cell pmi_fifo_dc16163232320308naeep11ba852d.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00  -type ebfifo -depth 32 -width 16 -pf 30 -pe 8  -n pmi_fifo_dc16163232320308naEEp11ba852d -pmi 
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:06 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type ebfifo -depth 32 -width 16 -pf 30 -pe 8 -n pmi_fifo_dc16163232320308naEEp11ba852d -pmi 
    Circuit name     : pmi_fifo_dc16163232320308naEEp11ba852d
    Module type      : ebfifo
    Module Version   : 5.7
    Ports            : 
	Inputs       : Data[15:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[15:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo_dc16163232320308naEEp11ba852d.edn
    Bus notation     : big endian
    Report output    : pmi_fifo_dc16163232320308naEEp11ba852d.srp
    Estimated Resource Usage:
            LUT : 103
            EBR : 1
            Reg : 76

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_fifo_dc16163232320308naEEp11ba852d.ngo...

Generating edif netlist for IP cell pmi_pll10010010010050e050o0pe5b66d1.edn


E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3>"C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba" -w -arch ep5c00 -n pmi_pll10010010010050E050o0pe5b66d1 -bb -bus_exp 7 -type pll -fin 80 -fclkop 60 -fclkok 60  -fb_mode CLKOP -phaseadj 0 -duty 8.00000 -pmi 
SCUBA, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:07 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.2_x64/ispfpga/bin/nt64/scuba -w -arch ep5c00 -n pmi_pll10010010010050E050o0pe5b66d1 -bb -bus_exp 7 -type pll -fin 80 -fclkop 60 -fclkok 60 -fb_mode CLKOP -phaseadj 0 -duty 8.00000 -pmi 
    Circuit name     : pmi_pll10010010010050E050o0pe5b66d1
    Module type      : pll
    Module Version   : 5.6
    Ports            : 
	Inputs       : CLKI, RESET, CLKFB
	Outputs      : CLKOP, CLKOS, CLKOK, CLKOK2, LOCK
    I/O buffer       : not inserted
    EDIF output      : pmi_pll10010010010050E050o0pe5b66d1.edn
    Bus notation     : big endian
    Report output    : pmi_pll10010010010050E050o0pe5b66d1.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis
Writing the design to pmi_pll10010010010050E050o0pe5b66d1.ngo...

Total CPU Time: 2 secs  

Total REAL Time: 7 secs  


ngdbuild  -a "LatticeECP3" -d LFE3-17EA  -p "C:/lscc/diamond/3.2_x64/ispfpga/ep5c00/data"  -p "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3" -p "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC"  "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngo" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.2.0.134

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.2_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.2_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.2_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.2_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.2_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_fifo1544031neepd1396db.ngo'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_fifo151414077neepd37b303.ngo'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_fifo1512812801208neepd6e7bb9.ngo'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_fifo1516160144neepd3872c8.ngo'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_fifo1516160144neepd3872c8_0.ngo'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_fifo1516160144neepd3872c8_1.ngo'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_fifo_dc16163232320308naeep11ba852d.ngo'...
Loading NGO design 'E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/pmi_pll10010010010050e050o0pe5b66d1.ngo'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsGenerator/timestampGenerator/Count_DP_cry_0_S0_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsGenerator/timestampGenerator/Count_DP_cry_0_COUT[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsGenerator/timestampEnableGenerate/IntervalCount_DP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsGenerator/timestampEnableGenerate/IntervalCount_DP_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsGenerator/timestampEnableGenerate/IntervalCount_DP_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_1_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_1_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_21_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_21_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_9_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_9_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_9_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/i2cByteCounter/Count_DP_cry_0_S0_7[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/i2cByteCounter/Count_DP_cry_0_COUT_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/i2cPulseGenerator/IntervalCount_DP_cry_0_S0_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/i2cPulseGenerator/IntervalCount_DP_s_0_COUT_0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuSM/i2cPulseGenerator/IntervalCount_DP_s_0_S1_0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="spiConfiguration/spiBitCounter/Count_DP_cry_0_S0_6[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="spiConfiguration/spiBitCounter/Count_DP_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="spiConfiguration/spiBitCounter/Count_DP_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/IntervalCount_DP_cry_0_S0_0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/IntervalCount_DP_cry_0_COUT[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/LengthCount_DP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/LengthCount_DP_cry_0_COUT[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_s_26_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_s_26_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_2_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_2_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_4_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_4_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_6_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_6_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_8_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_8_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_10_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_10_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_12_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_12_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_14_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_14_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_16_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_18_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_18_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_20_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_20_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_22_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_22_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_24_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_24_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_26_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_26_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_17_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_19_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_23_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_23_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_25_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_25_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_26_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_26_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/Count_DP_cry_0_S0_5[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/Count_DP_cry_0_COUT[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_2_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_2_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_4_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_4_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_6_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_6_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_8_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_8_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_10_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_10_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_12_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_12_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_14_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_14_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_16_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_18_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_18_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_20_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_20_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_22_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_22_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_24_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_24_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_26_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_26_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="dvsAerSM/ackExtensionCounter/Count_DP_cry_0_S0_4[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="dvsAerSM/ackExtensionCounter/Count_DP_cry_0_COUT_0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="dvsAerSM/ackDelayCounter/Count_DP_cry_0_S0_3[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="dvsAerSM/ackDelayCounter/Count_DP_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_39_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_39_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_27_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_27_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_45_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_45_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsOverflowBuffer/Count_DP_cry_0_S0_2[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsOverflowBuffer/Count_DP_s_0_COUT[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="multiplexerSM/tsOverflowBuffer/Count_DP_s_0_S1[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="usbFX3SM/earlyPacketCounter/Count_DP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="usbFX3SM/earlyPacketCounter/Count_DP_cry_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/Count_DP_cry_0_S0_0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/Count_DP_cry_0_COUT[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_a_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_a_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_a_4_cry_23_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_33_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_33_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_39_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_39_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_57_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_57_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_69_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_69_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_75_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un221_clear_si_0_I_75_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_33_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_33_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_39_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_39_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_57_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_57_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_69_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_69_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_75_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/DecayCounter/un132_overflow_at_zero_0_I_75_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_5_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_5_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_5_cry_6_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_4_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_4_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_4_cry_18_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_s_25_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/DetectPulseLength_D_add_s_25_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_4_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_4_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_4_cry_18_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_5_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_5_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_5_cry_6_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_s_25_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseInterval_D_add_s_25_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_4_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_4_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_4_cry_18_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_5_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_5_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_5_cry_6_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_s_25_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerSM/GeneratePulseLength_D_add_s_25_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="extTriggerFifo/AlmostFull_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="imuFifo/AlmostFull_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="apsAdcFifo/AlmostFull_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="miscAerFifo/FIFOAlmostEmpty_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="miscAerFifo/AlmostFull_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="dvsAerFifo/FIFOAlmostEmpty_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="dvsAerFifo/AlmostFull_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="MergerAerFifo/AlmostFull_S"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="logicClockPLL/CLKOS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="logicClockPLL/CLKOK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="logicClockPLL/CLKOK2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="logicClockPLL/LOCK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_4_cry_17_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_4_cry_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_cry_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_cry_20_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_cry_20_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_5_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_5_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_5_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_4_cry_23_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_1_0_cry_23_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un10_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un10_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un10_s_23_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un10_s_23_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/Subtraction_S_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/Subtraction_S_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/Subtraction_S_1_cry_23_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_cry_0_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_cry_0_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_29_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_29_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_29_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_4_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_12_4_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_4_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_4_cry_0_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_6_4_cry_17_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_4_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_4_cry_0_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_4_cry_19_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_4_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_6_4_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_4_cry_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_14_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_14_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_14_cry_17_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_cry_0_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_cry_20_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_cry_20_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_14_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_14_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_14_4_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_4_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_4_cry_0_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_4_cry_19_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_18_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_18_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_2_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_3_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_4_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_18_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_18_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_5_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_18_2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_18_2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_6_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_7_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_3_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_3_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_8_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_4_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_4_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_9_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_5_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_5_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_10_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_6_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_6_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_11_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_7_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_7_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_12_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_8_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_8_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_13_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_9_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_9_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_14_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_10_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_16_10_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_18_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_18_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_18_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_18_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_2_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_18_2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_18_2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_cry_0_15_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_0_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_32_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_32_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_32_cry_14_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_32_cry_14_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_32_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_32_0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_32_0_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_3_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_4_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_5_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_6_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_3_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_3_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_7_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_4_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_4_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_8_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_5_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_5_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_9_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_6_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_6_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_0_10_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_7_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_7_7_1_1_cry_16_7_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_18_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_18_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_2_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_18_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_18_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_3_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_4_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_5_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_3_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_3_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_6_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_4_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_4_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_7_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_5_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_5_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_8_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_6_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_6_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_9_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_7_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_7_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_10_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_18_2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_18_2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_11_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_8_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_8_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_12_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_9_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_9_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_0_13_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_10_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_0_cry_16_10_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_18_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_18_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_1_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_18_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_18_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_2_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_3_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_4_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_5_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_3_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_3_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_6_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_4_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_4_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_7_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_5_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_5_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_8_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_6_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_6_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_0_9_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_7_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_arrayOfSubunits_15_15_1_1_cry_16_7_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_17_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_19_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_23_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_23_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_24_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/un1_Excitation_S_cry_24_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_17_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_19_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_23_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_23_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_24_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="OMCellSM/state_dn13_cry_24_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="BWSAER2CAVIAR/cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="BWSAER2CAVIAR/cnt_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="SPIAlternativeSelect_SI"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCData_DI[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="APSADCOverflow_SI"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="SyncOutSwitch_AI"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="SyncInClock_AI"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="SyncInSwitch_AI"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="533"  />

Design Results:
  22869 blocks expanded
complete the first expansion
Writing 'SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngd' ...
Total CPU Time: 2 secs  

Total REAL Time: 4 secs  


map -a "LatticeECP3" -p LFE3-17EA -t FTBGA256 -s 7 -oc Industrial   "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngd" -o "SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd" -pr "SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf" -mp "SeeBetterLogic_FX3_SeeBetterLogic_FX3.mrp" -lpf "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/SeeBetterLogic_FX3_SeeBetterLogic_FX3_synplify.lpf" -lpf "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.lpf"             
map:  version Diamond (64-bit) 3.2.0.134

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SeeBetterLogic_FX3_SeeBetterLogic_FX3.ngd
   Picdevice="LFE3-17EA"

   Pictype="FTBGA256"

   Picspeed=7

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-17EAFTBGA256, Performance used: 7.

    <postMsg mid="1100300" type="Warning" dynamic="2" navigation="2" arg0="E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.lpf(166): Semantic error in &quot;DEFINE PORT GROUP &quot;APSADCData_DI&quot; &quot;APSADCData_DI[9]&quot; &#xA;&quot;APSADCData_DI[8]&quot; &#xA;&quot;APSADCData_DI[7]&quot; &#xA;&quot;APSADCData_DI[6]&quot; &#xA;&quot;APSADCData_DI[5]&quot; &#xA;&quot;APSADCData_DI[4]&quot; &#xA;&quot;APSADCData_DI[3]&quot; &#xA;&quot;APSADCData_DI[2]&quot; &#xA;&quot;APSADCData_DI[1]&quot; &#xA;&quot;APSADCData_DI[0]&quot; ;&quot;: " arg1="&quot;APSADCData_DI[9]&quot; matches no ports in the design. &quot;APSADCData_DI[8]&quot; matches no ports in the design. &quot;APSADCData_DI[7]&quot; matches no ports in the design. &quot;APSADCData_DI[6]&quot; matches no ports in the design. &quot;APSADCData_DI[5]&quot; matches no ports in the design. &quot;APSADCData_DI[4]&quot; matches no ports in the design. &quot;APSADCData_DI[3]&quot;    ....   the design. &quot;APSADCData_DI[2]&quot; matches no ports in the design. &quot;APSADCData_DI[1]&quot; matches no ports in the design. &quot;APSADCData_DI[0]&quot; matches no ports in the design. " arg2="E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.lpf" arg3="166"  />
    <postMsg mid="1101121" type="Warning" dynamic="2" navigation="2" arg0="E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.lpf(197): Semantic error in &quot;INPUT_SETUP PORT &quot;SPIAlternativeSelect_SI&quot; INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET &quot;LogicClock_C&quot; ;&quot;: " arg1="SPIAlternativeSelect_SI matches no ports in the design. " arg2="E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.lpf" arg3="197"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
Loading device for application map from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Running general design DRC...

Removing unused logic...

Optimizing...

2265 CCU2 constant inputs absorbed.

logic GND cell extTriggerFifo/fifo/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell extTriggerFifo/GND is replaced by device GND cell GND_INST

logic GND cell imuFifo/fifo/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell imuFifo/GND is replaced by device GND cell GND_INST

logic GND cell apsAdcFifo/fifo/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell apsAdcFifo/GND is replaced by device GND cell GND_INST

logic GND cell miscAerFifo/fifo/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell miscAerFifo/GND is replaced by device GND cell GND_INST

logic GND cell dvsAerFifo/fifo/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell dvsAerFifo/GND is replaced by device GND cell GND_INST

logic GND cell MergerAerFifo/fifo/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell logicUSBFifo/fifoDualClock/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell logicClockPLL/pll/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell syncInputsToLogicClock/syncReset/GND is replaced by device GND cell GND_INST

logic GND cell syncInputsToUSBClock/syncReset/GND is replaced by device GND cell GND_INST

logic GND cell GND is replaced by device GND cell GND_INST

logic VCC cell imuSM/detectSampleRateDividerChange/VCC is replaced by device VCC cell VCC_INST

logic VCC cell imuSM/detectLPWakeupAccelGyroStandbyChange/VCC is replaced by device VCC cell VCC_INST

logic VCC cell imuSM/i2cByteCounter/VCC is replaced by device VCC cell VCC_INST

logic VCC cell imuSM/i2cPulseGenerator/VCC is replaced by device VCC cell VCC_INST

logic VCC cell spiConfiguration/spiBitCounter/VCC is replaced by device VCC cell VCC_INST

logic VCC cell extTriggerSM/generator.extTriggerPulseGenerator/VCC is replaced by device VCC cell VCC_INST

logic VCC cell extTriggerSM/extTriggerPulseDetector/VCC is replaced by device VCC cell VCC_INST

logic VCC cell extTriggerSM/VCC is replaced by device VCC cell VCC_INST

logic VCC cell dvsAerSM/ackExtensionCounter/VCC is replaced by device VCC cell VCC_INST

logic VCC cell dvsAerSM/ackDelayCounter/VCC is replaced by device VCC cell VCC_INST

logic VCC cell multiplexerSM/timestampChangeDetector/VCC is replaced by device VCC cell VCC_INST

logic VCC cell multiplexerSM/tsOverflowBuffer/VCC is replaced by device VCC cell VCC_INST

logic VCC cell multiplexerSM/tsGenerator/timestampGenerator/VCC is replaced by device VCC cell VCC_INST

logic VCC cell multiplexerSM/tsGenerator/timestampEnableGenerate/VCC is replaced by device VCC cell VCC_INST

logic VCC cell usbFX3SM/earlyPacketCounter/VCC is replaced by device VCC cell VCC_INST

logic VCC cell OMCellSM/DecayCounter/VCC is replaced by device VCC cell VCC_INST

logic VCC cell OMCellSM/VCC is replaced by device VCC cell VCC_INST

logic VCC cell BWSAER2CAVIAR/VCC is replaced by device VCC cell VCC_INST

logic VCC cell VCC is replaced by device VCC cell VCC_INST

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="LogicReset_R"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="SPIAlternativeSelect_SI"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](9)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](8)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](7)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCData_DI[9:0](0)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="APSADCOverflow_SI"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="SyncOutSwitch_AI"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="SyncInClock_AI"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="SyncInSwitch_AI"  />



Design Summary:
   Number of registers:   6298 out of 13758 (46%)
      PFU registers:         6256 out of 12960 (48%)
      PIO registers:           42 out of   798 (5%)
   Number of SLICEs:      8321 out of  8640 (96%)
      SLICEs as Logic/ROM:   8321 out of  8640 (96%)
      SLICEs as RAM:            0 out of  1692 (0%)
      SLICEs as Carry:       1300 out of  8640 (15%)
   Number of LUT4s:        16047 out of 17280 (93%)
      Number of logic LUTs:      13447
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:    1300 (2600 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 77 out of 133 (58%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 1 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  7 out of 38 (18%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 48 (0 %)
   Number of Used DSP ALU Sites:  0 out of 24 (0 %)
   Number of clocks:  2
     Net USBClock_CI_c: 80 loads, 80 rising, 0 falling (Driver: PIO USBClock_CI )
     Net LogicClock_C: 3796 loads, 3796 rising, 0 falling (Driver: logicClockPLL/pll/PLLInst_0 )
   Number of Clock Enables:  358
     Net LogicReset_R: 2 loads, 2 LSLICEs
     Net CAVIAR_datace[13]: 4 loads, 0 LSLICEs
     Net imuSM/detectGyroFullScaleChange/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net imuSM/detectAccelFullScaleChange/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net imuSM/detectDigitalLowPassFilterChange/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net imuSM/detectSampleRateDividerChange/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net imuSM/detectLPWakeupAccelGyroStandbyChange/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net imuSM/detectLPCycleTempStandbyChange/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net imuSM/detectRunChange/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net imuSM/fakeInterruptEnableChange/N_353_i: 1 loads, 1 LSLICEs
     Net imuSM/fakeInterruptConfigChange/N_354_i: 1 loads, 1 LSLICEs
     Net imuSM/N_102_i: 3 loads, 3 LSLICEs
     Net imuSM/I2CState_DP[8]: 1 loads, 0 LSLICEs
     Net imuSM/I2CState_DP[7]: 1 loads, 1 LSLICEs
     Net imuSM/I2CReadSRMode_S_0_sqmuxa: 56 loads, 56 LSLICEs
     Net imuSM/i2cwritesrmodeext_s[0]: 13 loads, 13 LSLICEs
     Net Full_0: 8 loads, 8 LSLICEs
     Net spiConfiguration/spiBitCounter/N_7: 4 loads, 4 LSLICEs
     Net spiConfiguration/spiOutputShiftRegister/N_159: 17 loads, 17 LSLICEs
     Net spiConfiguration/spiInputShiftRegister/N_5: 4 loads, 4 LSLICEs
     Net spiConfiguration/ReadOperationReg_SN_0_sqmuxa: 5 loads, 5 LSLICEs
     Net spiConfiguration/ParamInput_DPce[0]: 4 loads, 4 LSLICEs
     Net spiConfiguration/ParamInput_DPce[8]: 4 loads, 4 LSLICEs
     Net spiConfiguration/ParamInput_DPce[16]: 4 loads, 4 LSLICEs
     Net spiConfiguration/ParamInput_DPce[24]: 1 loads, 1 LSLICEs
     Net spiConfiguration/ParamAddressReg_DN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net extTriggerSPIConfig/GeneratePulseInterval_D_1_sqmuxa: 12 loads, 12 LSLICEs
     Net extTriggerSPIConfig/GeneratePulsePolarity_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/DetectPulses_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/DetectPulsePolarity_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/RunGenerator_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/RunDetector_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/GenerateUseCustomSignal_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/DetectRisingEdges_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/DetectFallingEdges_S_RNO: 1 loads, 1 LSLICEs
     Net extTriggerSPIConfig/GeneratePulseLength_D_1_sqmuxa: 12 loads, 12 LSLICEs
     Net extTriggerSPIConfig/DetectPulseLength_D_1_sqmuxa: 12 loads, 12 LSLICEs
     Net extTriggerFifo/fifo/rden_i: 3 loads, 1 LSLICEs
     Net extTriggerFifo/fifo/wren_i: 3 loads, 1 LSLICEs
     Net extTriggerFifo/fifo/fcnt_en: 2 loads, 2 LSLICEs
     Net extTriggerFifo/State_DP_0[0]: 8 loads, 8 LSLICEs
     Net imuSPIConfig/un11_latchimureg_s_0_a4_1_a2_RNILLQP: 2 loads, 2 LSLICEs
     Net imuSPIConfig/un11_latchimureg_s_0_a4_1_a2_RNINFH51: 2 loads, 2 LSLICEs
     Net imuSPIConfig/TempStandby_S_RNO: 1 loads, 1 LSLICEs
     Net imuSPIConfig/Run_S_RNO: 1 loads, 1 LSLICEs
     Net imuSPIConfig/LPCycle_S_RNO: 1 loads, 1 LSLICEs
     Net imuSPIConfig/DigitalLowPassFilter_D_1_sqmuxa: 2 loads, 2 LSLICEs
     Net imuSPIConfig/AccelFullScale_D_1_sqmuxa: 1 loads, 1 LSLICEs
     Net imuSPIConfig/LPWakeup_D_1_sqmuxa: 1 loads, 1 LSLICEs
     Net imuSPIConfig/un11_latchimureg_s_0_a4_1_a2_RNI6J0V: 4 loads, 4 LSLICEs
     Net imuSPIConfig/GyroFullScale_D_1_sqmuxa: 1 loads, 1 LSLICEs
     Net imuFifo/fifo/fcnt_en: 3 loads, 3 LSLICEs
     Net imuFifo/fifo/rden_i: 5 loads, 3 LSLICEs
     Net imuFifo/fifo/wren_i: 5 loads, 3 LSLICEs
     Net imuFifo/State_DP[0]: 8 loads, 8 LSLICEs
     Net apsadcSPIConfig/Run_S_RNO: 1 loads, 1 LSLICEs
     Net apsAdcFifo/fifo/rden_i: 10 loads, 8 LSLICEs
     Net apsAdcFifo/State_DP[0]: 8 loads, 8 LSLICEs
     Net miscAerSM/N_68_i: 6 loads, 6 LSLICEs
     Net miscAerFifo/State_DP[0]: 8 loads, 8 LSLICEs
     Net miscAerFifo/fifo/rden_i: 4 loads, 2 LSLICEs
     Net miscAerFifo/fifo/wren_i: 4 loads, 2 LSLICEs
     Net miscAerFifo/fifo/fcnt_en: 3 loads, 3 LSLICEs
     Net dvsaerSPIConfig/Run_S_RNO: 1 loads, 1 LSLICEs
     Net dvsaerSPIConfig/AckExtension_D_1_sqmuxa: 3 loads, 3 LSLICEs
     Net dvsaerSPIConfig/AckDelay_D_1_sqmuxa: 3 loads, 3 LSLICEs
     Net dvsAerSM/Count_DPe_0: 3 loads, 3 LSLICEs
     Net dvsAerSM/Count_DPe: 3 loads, 3 LSLICEs
     Net dvsAerSM/OutFifoDataRegEnable_S: 5 loads, 5 LSLICEs
     Net dvsAerFifo/State_DP[0]: 8 loads, 8 LSLICEs
     Net dvsAerFifo/fifo/rden_i: 4 loads, 2 LSLICEs
     Net dvsAerFifo/fifo/wren_i: 4 loads, 2 LSLICEs
     Net dvsAerFifo/fifo/fcnt_en: 3 loads, 3 LSLICEs
     Net MergerFifos/State_DP[2]: 9 loads, 9 LSLICEs
     Net MergerAerFifo/fifo/rden_i: 4 loads, 2 LSLICEs
     Net MergerAerFifo/fifo/wren_i: 4 loads, 2 LSLICEs
     Net MergerAerFifo/fifo/fcnt_en: 3 loads, 3 LSLICEs
     Net MergerAerFifo/State_DP[0]: 8 loads, 8 LSLICEs
     Net multiplexerSPIConfig/TimestampRun_S_RNO: 1 loads, 1 LSLICEs
     Net multiplexerSPIConfig/TimestampReset_S_RNO: 1 loads, 1 LSLICEs
     Net multiplexerSPIConfig/Run_S_RNO: 1 loads, 1 LSLICEs
     Net multiplexerSM/timestampChangeDetector/bufferChangeDetectedSignal/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net multiplexerSM/tsOverflowBuffer/un1_clear_si_4_i: 7 loads, 7 LSLICEs
     Net multiplexerSM/tsResetBuffer/MemoryFF_S_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net multiplexerSM/tsGenerator/timestampGenerator/un1_clear_si_4_i: 8 loads, 8 LSLICEs
     Net multiplexerSM/un1_State_DP_4_i: 1 loads, 1 LSLICEs
     Net logicUSBFifo/fifoDualClock/wren_i: 14 loads, 12 LSLICEs
     Net logicUSBFifo/fifoDualClock/rden_i: 14 loads, 12 LSLICEs
     Net logicUSBFifo.State_DP[0]: 16 loads, 0 LSLICEs
     Net usbFX3SM/earlyPacketCounter/N_528_i: 9 loads, 9 LSLICEs
     Net OMCellSPIConfig/configparamoutput_d15_0_a2_i_o2_RNI9L6T: 13 loads, 13 LSLICEs
     Net OMCellSPIConfig/configparamoutput_d15_0_a2_i_o2_RNI875H: 13 loads, 13 LSLICEs
     Net OMCellSPIConfig/configparamoutput_d15_0_a2_i_o2_RNI8GSI: 13 loads, 13 LSLICEs
     Net OMCellSM/N_8285_i: 1 loads, 1 LSLICEs
     Net OMCellSM/Inhibition1_S_1_sqmuxa: 142 loads, 142 LSLICEs
     Net OMCellSM/DecayCounter/N_33305_i: 13 loads, 13 LSLICEs
     Net OMCellSM/un1_State_DP_111_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_20_i: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_113_i_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_114_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_115_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_26_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_117_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_118_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_105_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_119_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_106_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_107_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_108_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_109_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_110_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_15_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_127_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_128_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_129_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_130_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_131_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_132_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_133_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_134_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_121_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_135_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_122_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_123_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_126_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_124_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_125_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_136_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_143_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_29_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_145_i_0: 18 loads, 18 LSLICEs
     Net OMCellSM/un1_State_DP_146_i_a3_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_147_i_a3_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_27_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_149_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_150_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_151_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_137_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_138_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_139_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_141_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_17_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_142_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_7_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_159_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_33_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_161_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_162_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_163_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_38_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_165_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_166_i_a3_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_167_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_153_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_154_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_155_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_4_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_157_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_158_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_9_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_175_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_23_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_177_i_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_178_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_179_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_40_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_181_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_182_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_169_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_170_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_183_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_171_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_18_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_173_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_174_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_11_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_191_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_28_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_193_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_194_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_195_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_31_i: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_197_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_198_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_199_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_185_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_186_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_187_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_2_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_189_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_190_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_16_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_207_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_41_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_209_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_210_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_211_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_25_i: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_213_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_214_i_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_215_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_201_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_0_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_202_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_203_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_206_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_205_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_1_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_223_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_34_i: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_225_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_226_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_227_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_22_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_229_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_230_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_218_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_231_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_217_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_219_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_14_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_222_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_221_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_i: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_239_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_42_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_241_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_242_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_243_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_32_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_245_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_246_i_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_247_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_233_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_234_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_235_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_237_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_10_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_238_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_3_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_15_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_35_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_17_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_18_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_19_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_43_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_21_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_22_i_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_23_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_9_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_10_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_11_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_13_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_13_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_14_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_6_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_31_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_32_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_33_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_34_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_35_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_36_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_37_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_38_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_39_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_25_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_26_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_27_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_28_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_29_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_30_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_40_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_47_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_36_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_49_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_50_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_51_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_39_i: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_53_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_54_i_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_8_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_55_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_41_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_42_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_43_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_45_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_46_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_5_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_63_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_64_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_65_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_66_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_67_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_68_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_69_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_70_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_71_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_57_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_58_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_59_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_61_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_60_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_62_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_72_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_79_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_30_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_81_i_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_82_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_83_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_37_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_85_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_86_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_87_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_73_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_74_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_75_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_19_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_77_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_78_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_12_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_95_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_96_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_97_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_98_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_99_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_100_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_101_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_102_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_103_i_0_0: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_89_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_90_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_92_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_91_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_93_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_94_i_0_0: 6 loads, 6 LSLICEs
     Net OMCellSM/un1_State_DP_104_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_255_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_24_i: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_257_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_258_i_0_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_259_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_N_3_mux_0_21_i: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_261_i_0: 7 loads, 7 LSLICEs
     Net OMCellSM/un1_State_DP_262_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_263_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_249_i_0: 4 loads, 4 LSLICEs
     Net OMCellSM/un1_State_DP_250_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_251_i_0_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_252_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_253_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/un1_State_DP_254_i: 8 loads, 8 LSLICEs
     Net OMCellSM/un1_State_DP_264_i_0: 5 loads, 5 LSLICEs
     Net OMCellSM/State_DP[5]: 13 loads, 13 LSLICEs
     Net OMCellSM/N_8274_i: 1 loads, 1 LSLICEs
     Net OMCellSM/N_8287_i: 35 loads, 35 LSLICEs
     Net OMCellSM/Inhibition2_S_1_sqmuxa: 119 loads, 119 LSLICEs
     Net CAVIAR_datace[5]: 4 loads, 3 LSLICEs
     Net BWSAER2CAVIAR/cnte: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net LogicReset_R merged into GSR:  5748
   Number of LSRs:  5
     Net LogicReset_R: 14 loads, 0 LSLICEs
     Net imuFifo/fifo/srst_ctr_r: 3 loads, 3 LSLICEs
     Net imuFifo/fifo/srst_ctr_w: 3 loads, 3 LSLICEs
     Net USBReset_R: 37 loads, 30 LSLICEs
     Net Reset_RI_c: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net imuSM/detectSampleRateDividerChange/VCC: 1238 loads
     Net OMCellSM/State_DP_fast[12]: 982 loads
     Net CAVIAR_data[7]: 773 loads
     Net CAVIAR_data[8]: 773 loads
     Net CAVIAR_data_1[7]: 770 loads
     Net CAVIAR_data_1[8]: 770 loads
     Net CAVIAR_data[6]: 522 loads
     Net OMCellSM/State_DP[12]: 509 loads
     Net OMCellSM/State_DP_1[12]: 509 loads
     Net OMCellSM/State_DP_12_rep1: 507 loads
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoPktEnd_SBO" arg2="H14"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoWrite_SBO" arg2="H13"  />
    <postMsg mid="51001230" type="Warning" dynamic="1" navigation="0" arg0="E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.lpf"  />
 

   Number of warnings:  22
   Number of errors:    0



Total CPU Time: 11 secs  
Total REAL Time: 13 secs  
Peak Memory Usage: 254 MB

Dumping design to file SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd.

trce -f "SeeBetterLogic_FX3_SeeBetterLogic_FX3.mt" -o "SeeBetterLogic_FX3_SeeBetterLogic_FX3.tw1" "SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf"
trce:  version Diamond (64-bit) 3.2.0.134

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file seebetterlogic_fx3_seebetterlogic_fx3_map.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application trce from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:27 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SeeBetterLogic_FX3_SeeBetterLogic_FX3.tw1 -gui SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf 
Design file:     seebetterlogic_fx3_seebetterlogic_fx3_map.ncd
Preference file: seebetterlogic_fx3_seebetterlogic_fx3.prf
Device,speed:    LFE3-17EA,7
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 55504464 paths, 2 nets, and 64497 connections (100.0% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:30:29 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SeeBetterLogic_FX3_SeeBetterLogic_FX3.tw1 -gui SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf 
Design file:     seebetterlogic_fx3_seebetterlogic_fx3_map.ncd
Preference file: seebetterlogic_fx3_seebetterlogic_fx3.prf
Device,speed:    LFE3-17EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 66  Score: 44307
Cumulative negative slack: 44307

Constraints cover 55504464 paths, 2 nets, and 64497 connections (100.0% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 66 (hold)
Score: 0 (setup), 44307 (hold)
Cumulative negative slack: 44307 (0+44307)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 6 secs 

ldbanno "SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd" -n VHDL -o "SeeBetterLogic_FX3_SeeBetterLogic_FX3_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.2.0.134
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the SeeBetterLogic_FX3_SeeBetterLogic_FX3_map design file.


Loading design for application ldbanno from file SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application ldbanno from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
Converting design SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd into .ldb format.
Writing VHDL netlist to file SeeBetterLogic_FX3_SeeBetterLogic_FX3_mapvho.vho
Writing SDF timing to file SeeBetterLogic_FX3_SeeBetterLogic_FX3_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "SeeBetterLogic_FX3_SeeBetterLogic_FX3.p2t" -f "SeeBetterLogic_FX3_SeeBetterLogic_FX3.p3t" -tf "SeeBetterLogic_FX3_SeeBetterLogic_FX3.pt" "SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd"
Mon Oct 06 15:30:50 2014

PAR: Place And Route Diamond (64-bit) 3.2.0.134.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.dir/5_1.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf
Preference file: SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application par from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
License checked out.


Ignore Preference Error(s):  True
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoPktEnd_SBO" arg2="H14"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoWrite_SBO" arg2="H13"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
Device utilization summary:

   PIO (prelim)      77/228          33% used
                     77/133          57% bonded
   IOLOGIC           41/224          18% used

   SLICE           8321/8640         96% used

   GSR                1/1           100% used
   EBR                7/38           18% used
   PLL                1/2            50% used


1 potential circuit loop found in timing analysis.
Set delay estimator push_ratio: 95
Number of Signals: 22521
Number of Connections: 64513

Pin Constraint Summary:
   77 out of 77 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    LogicClock_C (driver: logicClockPLL/pll/PLLInst_0, clk load #: 3809)


The following 6 signals are selected to use the secondary clock routing resources:
    USBClock_CI_c (driver: USBClock_CI, clk load #: 81, sr load #: 0, ce load #: 0)
    OMCellSM/Inhibition1_S_1_sqmuxa (driver: OMCellSM/SLICE_8264, clk load #: 0, sr load #: 0, ce load #: 142)
    OMCellSM/Inhibition2_S_1_sqmuxa (driver: OMCellSM/SLICE_8264, clk load #: 0, sr load #: 0, ce load #: 119)
    imuSM/I2CReadSRMode_S_0_sqmuxa (driver: imuSM/SLICE_6326, clk load #: 0, sr load #: 0, ce load #: 56)
    USBReset_R (driver: SLICE_4691, clk load #: 0, sr load #: 37, ce load #: 0)
    OMCellSM/N_8287_i (driver: OMCellSM/SLICE_4262, clk load #: 0, sr load #: 0, ce load #: 35)

Signal LogicReset_R is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 26 secs 

Starting Placer Phase 1.
.............................
Placer score = 9083417.
Finished Placer Phase 1.  REAL time: 1 mins 20 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 1 mins 30 secs 
1 potential circuit loop found in timing analysis.
..  ..
Placer score =  18290182
Finished Placer Phase 2.  REAL time: 1 mins 46 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  General PIO: 1 out of 224 (0%)
  PLL        : 1 out of 2 (50%)
  DCS        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "LogicClock_C" from CLKOP on comp "logicClockPLL/pll/PLLInst_0" on PLL site "PLL_R26C5", clk load = 3814
  SECONDARY "USBClock_CI_c" from comp "USBClock_CI" on PIO site "K3 (PL26E_C)", clk load = 81, ce load = 0, sr load = 0
  SECONDARY "OMCellSM/Inhibition1_S_1_sqmuxa" from F0 on comp "OMCellSM/SLICE_8264" on site "R2C27A", clk load = 0, ce load = 142, sr load = 0
  SECONDARY "OMCellSM/Inhibition2_S_1_sqmuxa" from F1 on comp "OMCellSM/SLICE_8264" on site "R2C27A", clk load = 0, ce load = 119, sr load = 0
  SECONDARY "imuSM/I2CReadSRMode_S_0_sqmuxa" from F1 on comp "imuSM/SLICE_6326" on site "R28C55C", clk load = 0, ce load = 56, sr load = 0
  SECONDARY "USBReset_R" from Q1 on comp "SLICE_4691" on site "R43C29B", clk load = 0, ce load = 0, sr load = 37
  SECONDARY "OMCellSM/N_8287_i" from F1 on comp "OMCellSM/SLICE_4262_ppo_0" on site "R25C2C", clk load = 0, ce load = 35, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
     DCC   : 1 out of 6 (16%)
  SECONDARY: 6 out of 8 (75%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   77 out of 228 (33.8%) PIO sites used.
   77 out of 133 (57.9%) bonded PIO sites used.
   Number of PIO comps: 77; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |  12 / 26  ( 46%) | 3.3V  |    OFF / OFF    |               
    1     |  13 / 14  ( 92%) | 3.3V  |    OFF / OFF    |               
    2     |   0 / 8   (  0%) |  OFF  |    OFF / OFF    |               
    3     |  10 / 18  ( 55%) | 3.3V  |    OFF / OFF    |               
    6     |  16 / 20  ( 80%) | 3.3V  |    OFF / OFF    |               
    7     |  16 / 23  ( 69%) | 3.3V  |    OFF / OFF    |               
    8     |  10 / 24  ( 41%) | 3.3V  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12
# of MULT9X9C                                            
# of MULT18X18C                                          
# of ALU24A                                              
# of ALU54A                                              

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 44 secs 

Dumping design to file SeeBetterLogic_FX3_SeeBetterLogic_FX3.dir/5_1.ncd.

1 potential circuit loop found in timing analysis.
0 connections routed; 64519 unrouted.
Starting router resource preassignment
    <postMsg mid="62131014" type="Warning" dynamic="1" navigation="0" arg0="USBClock_CI_c"  />

Completed router resource preassignment. Real time: 1 mins 54 secs 

Start NBR router at 15:32:46 10/06/14

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

1 potential circuit loop found in timing analysis.
Start NBR special constraint process at 15:32:48 10/06/14

Start NBR section for initial routing at 15:32:50 10/06/14
Level 1, iteration 1
118(0.01%) conflicts; 51108(79.21%) untouched conns; 18551 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-18.551ns; real time: 2 mins 13 secs 
Level 2, iteration 1
8(0.00%) conflicts; 50916(78.92%) untouched conns; 18551 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-18.551ns; real time: 2 mins 17 secs 
Level 3, iteration 1
1215(0.15%) conflicts; 38177(59.17%) untouched conns; 43515 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-43.516ns; real time: 2 mins 25 secs 
Level 4, iteration 1
5840(0.72%) conflicts; 0(0.00%) untouched conn; 137943 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-137.944ns; real time: 2 mins 40 secs 

Info: Initial congestion level at 75% usage is 16
Info: Initial congestion area  at 75% usage is 790 (27.62%)

Start NBR section for normal routing at 15:33:30 10/06/14
Level 4, iteration 1
1408(0.17%) conflicts; 0(0.00%) untouched conn; 400904 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-400.905ns; real time: 3 mins 4 secs 
Level 4, iteration 2
547(0.07%) conflicts; 0(0.00%) untouched conn; 605337 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-605.338ns; real time: 3 mins 14 secs 
Level 4, iteration 3
290(0.04%) conflicts; 0(0.00%) untouched conn; 1011424 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1011.425ns; real time: 3 mins 21 secs 
Level 4, iteration 4
149(0.02%) conflicts; 0(0.00%) untouched conn; 1011424 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1011.425ns; real time: 3 mins 24 secs 
Level 4, iteration 5
77(0.01%) conflicts; 0(0.00%) untouched conn; 1443259 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1443.259ns; real time: 3 mins 27 secs 
Level 4, iteration 6
52(0.01%) conflicts; 0(0.00%) untouched conn; 1443259 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1443.259ns; real time: 3 mins 29 secs 
Level 4, iteration 7
25(0.00%) conflicts; 0(0.00%) untouched conn; 1379050 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1379.050ns; real time: 3 mins 31 secs 
Level 4, iteration 8
20(0.00%) conflicts; 0(0.00%) untouched conn; 1379050 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1379.050ns; real time: 3 mins 32 secs 
Level 4, iteration 9
11(0.00%) conflicts; 0(0.00%) untouched conn; 1361688 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.688ns; real time: 3 mins 34 secs 
Level 4, iteration 10
4(0.00%) conflicts; 0(0.00%) untouched conn; 1361688 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.688ns; real time: 3 mins 34 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 1361677 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.677ns; real time: 3 mins 36 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 1361677 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.677ns; real time: 3 mins 36 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 1361677 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.677ns; real time: 3 mins 38 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 1361677 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.677ns; real time: 3 mins 38 secs 
Level 4, iteration 15
0(0.00%) conflict; 0(0.00%) untouched conn; 1361677 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.677ns; real time: 3 mins 40 secs 

Start NBR section for performance tuning (iteration 1) at 15:34:30 10/06/14
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1361677 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-1361.677ns; real time: 3 mins 40 secs 

Start NBR section for re-routing at 15:34:30 10/06/14
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 791841 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.976ns/-791.842ns; real time: 3 mins 46 secs 

Start NBR section for post-routing at 15:34:36 10/06/14
1 potential circuit loop found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 2116 (3.28%)
  Estimated worst slack<setup> : -3.976ns
  Timing score<setup> : 714550
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
Total CPU time 3 mins 52 secs 
Total REAL time: 4 mins 11 secs 
Completely routed.
End of route.  64519 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 45, hold timing errors: 64

Timing score: 714550 

Dumping design to file SeeBetterLogic_FX3_SeeBetterLogic_FX3.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -3.976
PAR_SUMMARY::Timing score<setup/<ns>> = 714.550
PAR_SUMMARY::Worst  slack<hold /<ns>> = -1.526
PAR_SUMMARY::Timing score<hold /<ns>> = 45.745
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 mins 56 secs 
Total REAL time to completion: 4 mins 16 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "SeeBetterLogic_FX3_SeeBetterLogic_FX3.pt" -o "SeeBetterLogic_FX3_SeeBetterLogic_FX3.twr" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf"
trce:  version Diamond (64-bit) 3.2.0.134

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file seebetterlogic_fx3_seebetterlogic_fx3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application trce from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:35:10 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o SeeBetterLogic_FX3_SeeBetterLogic_FX3.twr -gui SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf 
Design file:     seebetterlogic_fx3_seebetterlogic_fx3.ncd
Preference file: seebetterlogic_fx3_seebetterlogic_fx3.prf
Device,speed:    LFE3-17EA,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 2771  Score: 714550
Cumulative negative slack: 714550

Constraints cover 55512819 paths, 2 nets, and 64503 connections (100.0% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.2.0.134
Mon Oct 06 15:35:13 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o SeeBetterLogic_FX3_SeeBetterLogic_FX3.twr -gui SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf 
Design file:     seebetterlogic_fx3_seebetterlogic_fx3.ncd
Preference file: seebetterlogic_fx3_seebetterlogic_fx3.prf
Device,speed:    LFE3-17EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 64  Score: 45745
Cumulative negative slack: 45745

Constraints cover 55512819 paths, 2 nets, and 64503 connections (100.0% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2771 (setup), 64 (hold)
Score: 714550 (setup), 45745 (hold)
Cumulative negative slack: 760295 (714550+45745)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 9 secs 

iotiming  "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.2.0.134

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file seebetterlogic_fx3_seebetterlogic_fx3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application iotiming from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoPktEnd_SBO" arg2="H14"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoWrite_SBO" arg2="H13"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
1 potential circuit loop found in timing analysis.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file seebetterlogic_fx3_seebetterlogic_fx3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 8L
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoPktEnd_SBO" arg2="H14"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoWrite_SBO" arg2="H13"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
1 potential circuit loop found in timing analysis.
Running Performance Grade: 8L
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file seebetterlogic_fx3_seebetterlogic_fx3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 8
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoPktEnd_SBO" arg2="H14"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoWrite_SBO" arg2="H13"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
1 potential circuit loop found in timing analysis.
Running Performance Grade: 8
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file seebetterlogic_fx3_seebetterlogic_fx3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 9
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoPktEnd_SBO" arg2="H14"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoWrite_SBO" arg2="H13"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
1 potential circuit loop found in timing analysis.
Running Performance Grade: 9
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file seebetterlogic_fx3_seebetterlogic_fx3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: M
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoPktEnd_SBO" arg2="H14"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="" arg1="USBFifoWrite_SBO" arg2="H13"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
1 potential circuit loop found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

ltxt2ptxt  -path "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd"

Loading design for application ltxt2ptxt from file seebetterlogic_fx3_seebetterlogic_fx3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application ltxt2ptxt from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22

bitgen -w "SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd" -f "SeeBetterLogic_FX3_SeeBetterLogic_FX3.t2b" -e -s "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.sec" -k "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3.bek" "SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.2.0.134
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SeeBetterLogic_FX3_SeeBetterLogic_FX3.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application Bitgen from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                           SSPI  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                           SSPI  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.39.
 
Saving bit stream in "SeeBetterLogic_FX3_SeeBetterLogic_FX3.bit".
