// coreBuilder: This is an automated C header file. DO NOT EDIT.
#ifndef __DWC_CINIT_DEFAULTS__H__
#define __DWC_CINIT_DEFAULTS__H__
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.ddr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.lpddr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.lpddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.burst_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.burstchop= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.en_2t_timing_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.data_bus_width= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.dll_off_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.burst_rdwr= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.active_logical_ranks= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.active_ranks= ( MEMC_NUM_RANKS==2) ? 0x3 : 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.device_config= 0x0;
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR1_reg.rank_tmgreg_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR1_reg.rfc_tmgreg_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR1_reg.alt_addrmap_en= 0x0;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_FREQUENCY_NUM_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR2_reg.target_frequency= 0x0;
#endif //UMCTL2_FREQUENCY_NUM_GT_1
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR3_reg.geardown_mode= 0x0;
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR4_reg.wck_on= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mpr_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.pda_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.sw_init_int= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_rank= ( MEMC_NUM_RANKS==4) ? 0xF :(( MEMC_NUM_RANKS==2) ? 0x3 : 0x1);
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_cid= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mrr_done_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.pba_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL1_reg.mr_data= 0x0;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL2_reg.mr_device_sel= 0x0;
#endif //DDRCTL_DDR
#ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL3_reg.mr_rank_sel= ( MEMC_NUM_RANKS==16) ? 0xFFFF : ( MEMC_NUM_RANKS==8) ? 0xFF : ( MEMC_NUM_RANKS==4) ? 0xF : ( MEMC_NUM_RANKS==2) ? 0x3 : 0x1;
#endif //MEMC_NUM_RANKS_1_OR_2_OR_4
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.derate_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.lpddr4_refresh_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.derate_mr4_pause_fc= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.dis_trefi_x6x8= 0x1;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL1_reg.active_derate_byte_rank0= 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL2_reg.active_derate_byte_rank1= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL3_reg.active_derate_byte_rank2= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL4_reg.active_derate_byte_rank3= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL5_reg.derate_temp_limit_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL5_reg.derate_temp_limit_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL5_reg.derate_temp_limit_intr_force= 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL6_reg.derate_mr4_tuf_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL6_reg.derate_low_temp_limit= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL6_reg.derate_high_temp_limit= 0x5;
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATEDBGCTL_reg.dbg_mr4_grp_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DERATEDBGCTL_reg.dbg_mr4_rank_sel= 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.selfref_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.powerdown_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.actv_pd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.en_dfi_dram_clk_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.mpsm_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.selfref_sw= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.stay_in_selfref= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.dis_cam_drain_selfref= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.lpddr4_sr_allowed= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.dsm_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.srpd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.mpsm_pd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.mpsm_deep_pd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWLPCTL_reg.hw_lp_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWLPCTL_reg.hw_lp_exit_idle_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD0_reg.refresh_burst= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD0_reg.per_bank_refresh= 0x0;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD1_reg.same_bank_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD1_reg.tcr_refab_thr= 0x7;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD1_reg.fgr_mode= 0x0;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHCTL0_reg.dis_auto_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHCTL0_reg.refresh_update_level= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHCTL0_reg.rank_dis_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL0_reg.dis_mpsmx_zqcl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL0_reg.zq_resistor_shared= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL0_reg.dis_auto_zq= 0x0;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL1_reg.zq_reset= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL2_reg.dis_srx_zqcl= 0x0;
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQSOSCRUNTIME_reg.dqsosc_runtime= 0x40;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQSOSCRUNTIME_reg.wck2dqo_runtime= 0x40;
#endif //LPDDR45_DQSOSC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQSOSCCFG0_reg.dis_dqsosc_srx= 0x0;
#endif //LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.dis_opt_wrecc_collision_flush= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.prefer_write= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.pageclose= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.rdwr_switch_policy_sel= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.opt_wrcam_fill_level= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.dis_opt_ntt_by_act= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.dis_opt_ntt_by_pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.autopre_rmw= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.lpr_num_entries=  MEMC_NO_OF_ENTRY/2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.lpddr4_opt_act_timing= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.opt_vprw_sch= 0x0;
#ifdef MEMC_ENH_CAM_PTR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.delay_switch_write= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.visible_window_limit_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.visible_window_limit_rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.page_hit_limit_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.page_hit_limit_rd= 0x0;
#endif //MEMC_ENH_CAM_PTR
#ifdef UMCTL2_DYN_BSM
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED2_reg.dyn_bsm_mode= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED2_reg.dealloc_bsm_thr= ( UMCTL2_NUM_BSM*15)>>4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED2_reg.dealloc_num_bsm_m1=  UMCTL2_NUM_BSM>>4;
#endif //UMCTL2_DYN_BSM
#ifdef MEMC_ENH_RDWR_SWITCH
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.wrcam_lowthresh= 0x8;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.wrcam_highthresh= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.wr_pghit_num_thresh= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.rd_pghit_num_thresh= 0x4;
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_ENH_RDWR_SWITCH
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.rd_act_idle_gap= 0x10;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.wr_act_idle_gap= 0x8;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.rd_page_exp_cycles= 0x40;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.wr_page_exp_cycles= 0x8;
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_INLINE_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.wrecc_cam_lowthresh= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.wrecc_cam_highthresh= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.dis_opt_loaded_wrecc_cam_fill_level= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.dis_opt_valid_wrecc_cam_fill_level= 0x0;
#endif //MEMC_INLINE_ECC
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.hwffc_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.init_fsp= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.init_vrcg= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.target_vrcg= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.cke_power_down_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.power_saving_ctrl_word= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.ctrl_word_num= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_0_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_4_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_8_11= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_12_15= 0x0;
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_23
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_16_19= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_20_23= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_24_27= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_28_31= 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_GT_23
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_39
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_32_35= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_36_39= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_40_43= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_44_47= 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_GT_39
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_55
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_48_51= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_52_55= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_56_59= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_60_63= 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_GT_55
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_0_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_4_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_8_11= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_12_15= 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP5_reg.dis_dq_rank_swap= 0x0;
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_pd= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_sr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_dsm= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_mpsm= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_data= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_data_req_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_extra_gap_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.dfi_phyupd_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.ctrlupd_pre_srx= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.dis_auto_ctrlupd_srx= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.dis_auto_ctrlupd= 0x0;
#ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type0_wait_idle= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type1_wait_idle= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type2_wait_idle= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type3_wait_idle= 0x0;
#endif //UMCTL2_DFI_PHYUPD_WAIT_IDLE
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_init_complete_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.phy_dbi_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_data_cs_polarity= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.share_dfi_dram_clk_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_init_start= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dis_dyn_adr_tri= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.lp_optimized_write= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_frequency= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_channel_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFIPHYMSTR_reg.dfi_phymstr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_data= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_cmd= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_tout_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_req= 0x0;
#ifdef UMCTL2_INCL_ARB
#ifdef UMCTL2_A_AXI
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.wr_poison_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.wr_poison_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.wr_poison_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.rd_poison_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.rd_poison_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.rd_poison_intr_clr= 0x0;
#endif //UMCTL2_A_AXI
#endif //UMCTL2_INCL_ARB
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.test_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.dis_scrub= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_ap_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_remap_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_map= 0x7f;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.blk_channel_idle_time_x32= 0x3f;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_ap_err_threshold=  MEMC_MAX_INLINE_ECC_PER_BURST/2-1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_map_other= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_map_granu= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.data_poison_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.data_poison_bit= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.poison_chip_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.ecc_region_parity_lock= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.ecc_region_waste_lock= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.blk_channel_active_term= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.active_blk_channel=  MEMC_NO_OF_BLK_CHANNEL-1;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corrected_err_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorrected_err_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corr_err_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorr_err_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_ap_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corrected_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorrected_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_ap_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corrected_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorrected_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_ap_err_intr_force= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR0_reg.ecc_poison_col= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR0_reg.ecc_poison_cid= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR0_reg.ecc_poison_rank= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR1_reg.ecc_poison_row= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR1_reg.ecc_poison_bank= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR1_reg.ecc_poison_bg= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ADVECCINDEX_reg.ecc_syndrome_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ADVECCINDEX_reg.ecc_err_symbol_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ADVECCINDEX_reg.ecc_poison_beats_sel= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT0_reg.ecc_poison_data_31_0= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_DRAM_DATA_WIDTH_64
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT1_reg.ecc_poison_data_63_32= 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT2_reg.ecc_poison_data_71_64= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT2_reg.ecc_poison_data_79_72= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.oc_parity_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.oc_parity_type= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_addr_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_waddr_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_waddr_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_raddr_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_raddr_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_waddr_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_raddr_err_intr_force= 0x0;
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1
#ifdef UMCTL2_OCPAR_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_rd_dfi= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_rd_iecc_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_rd_port= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_wr_port= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_byte_num= 0x0;
#endif //UMCTL2_OCPAR_EN_1
#ifdef DDRCTL_OCSAP_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.ocsap_par_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.ocsap_poison_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.wdataram_addr_poison_loc= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.rdataram_addr_poison_loc= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.wdataram_addr_poison_ctl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.rdataram_addr_poison_ctl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.rdataram_addr_poison_port= 0x0;
#endif //DDRCTL_OCSAP_EN_1
#ifdef UMCTL2_OCECC_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_fec_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_uncorrected_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_wdata_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_uncorrected_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_uncorrected_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_corrected_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_rdata_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_corrected_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_corrected_err_intr_force= 0x0;
#endif //UMCTL2_OCECC_EN_1
#ifdef UMCTL2_OCECC_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_0_byte_num= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_xpi_rd_out= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_port_num= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_1_byte_num= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_xpi_rd_0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_ecc_corr_uncorr= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_pgen_rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_pgen_mr_wdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_pgen_mr_ecc= 0x0;
#endif //UMCTL2_OCECC_EN_1
#ifdef UMCTL2_OCCAP_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_cmp_poison_seq= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_cmp_poison_parallel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_cmp_poison_err_inj= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_raq_poison_en= 0x0;
#endif //UMCTL2_OCCAP_EN_1
#ifdef UMCTL2_OCCAP_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_poison_seq= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_poison_parallel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_poison_err_inj= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_seq= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_parallel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_err_inj= 0x0;
#endif //UMCTL2_OCCAP_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_int_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_fatl_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_max_reached_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.retry_ctrlupd_enable= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.retry_ctrlupd_wait= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.rd_crc_err_max_reached_int_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.rd_crc_err_max_reached_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.rd_crc_err_cnt_clr= 0x0;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.parity_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.rd_crc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.wr_crc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.crc_inc_dm= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.crc_parity_retry_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.alert_wait_for_sw= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.caparity_disable_before_sr= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.retry_add_rd_lat_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.retry_add_rd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.dfi_t_phy_rdlat= 0x20;
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL2_reg.dfi_alert_err_max_reached_th= 0xffff;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL2_reg.rd_crc_err_max_reached_th= 0xfff;
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CAPARPOISONCTL_reg.capar_poison_inject_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CAPARPOISONCTL_reg.capar_poison_cmdtype= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CAPARPOISONCTL_reg.capar_poison_position= 0x0;
#endif //UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPOISONCTL0_reg.crc_poison_inject_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPOISONCTL0_reg.crc_poison_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPOISONCTL0_reg.crc_poison_nibble= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_REGPAR_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_poison_en= 0x0;
#endif //UMCTL2_REGPAR_EN_1
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL0_reg.wr_link_ecc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL0_reg.rd_link_ecc_enable= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_intr_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_force= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_inject_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_rw= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_dmi_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_byte_sel= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCINDEX_reg.rd_link_ecc_err_byte_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCINDEX_reg.rd_link_ecc_err_rank_sel= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL0_reg.init_done= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL0_reg.dbg_st_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL0_reg.bist_st_en= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.pre_sb_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.pre_ab_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.pre_slot_config= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.wr_min_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.rd_min_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.prank_tmgreg_set_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.non_dyn_sched_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.selfref_wo_ref_pending= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.dfi_alert_assertion_mode= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.active_prank_bitmap= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.pads0_rsvd0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_rd2rd_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_wr2wr_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_rd2wr_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_wr2rd_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.pads0_rsvd1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.t_ppd_cnt_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.pads0_rsvd2= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.bg_bit_mask= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.bank_bit_mask= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.lrank_bit_mask= 0x8;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.prank_bit_mask= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.pads1_rsvd1= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrr_des1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrr_des2= 0x5;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrw_des1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrw_des2= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mpc_des1= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mpc_des2= 0x2;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL5_reg.base_timer_en= 0x1;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL6_reg.base_timer= 0xfff;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk0_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk1_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk2_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk3_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk4_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk5_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk6_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk7_en= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk0_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk1_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk2_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk3_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk4_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk5_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk6_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk7_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk8_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk9_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk10_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk11_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk12_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk13_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk14_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk15_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk16_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk17_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk18_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk19_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk20_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk21_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk22_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk23_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk24_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk25_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk26_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk27_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk28_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk29_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk30_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk31_en= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk0_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk1_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk2_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk3_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk4_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk5_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk6_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk7_trig= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk0_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk1_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk2_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk3_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk4_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk5_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk6_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk7_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk8_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk9_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk10_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk11_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk12_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk13_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk14_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk15_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk16_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk17_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk18_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk19_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk20_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk21_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk22_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk23_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk24_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk25_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk26_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk27_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk28_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk29_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk30_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk31_trig= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL11_reg.powerdown_entry_ba_0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL11_reg.powerdown_entry_size_0= 0x3;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL12_reg.powerdown_exit_ba_0= 0x8;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL12_reg.powerdown_exit_size_0= 0x3;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL13_reg.powerdown_entry_ba_1= 0x10;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL13_reg.powerdown_entry_size_1= 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL14_reg.powerdown_exit_ba_1= 0x18;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL14_reg.powerdown_exit_size_1= 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL15_reg.powerdown_entry_ba_2= 0x20;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL15_reg.powerdown_entry_size_2= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL16_reg.powerdown_exit_ba_2= 0x28;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL16_reg.powerdown_exit_size_2= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL17_reg.powerdown_entry_ba_3= 0x30;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL17_reg.powerdown_entry_size_3= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL18_reg.powerdown_exit_ba_3= 0x38;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL18_reg.powerdown_exit_size_3= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL20_reg.selfref_entry1_ba_0= 0x40;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL20_reg.selfref_entry1_size_0= 0x9;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL21_reg.selfref_entry2_ba_0= 0x4a;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL21_reg.selfref_entry2_size_0= 0x5;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL22_reg.selfref_exit1_ba_0= 0x50;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL22_reg.selfref_exit1_size_0= 0x34;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL23_reg.selfref_exit2_ba_0= 0x85;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL23_reg.selfref_exit2_size_0= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL24_reg.selfref_entry1_ba_1= 0x60;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL24_reg.selfref_entry1_size_1= 0x1;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL25_reg.selfref_entry2_ba_1= 0x62;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL25_reg.selfref_entry2_size_1= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL26_reg.selfref_exit1_ba_1= 0x6b;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL26_reg.selfref_exit1_size_1= 0x10;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL27_reg.selfref_exit2_ba_1= 0x7c;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL27_reg.selfref_exit2_size_1= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL28_reg.selfref_entry1_ba_2= 0x80;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL28_reg.selfref_entry1_size_2= 0x1;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL29_reg.selfref_entry2_ba_2= 0x82;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL29_reg.selfref_entry2_size_2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL30_reg.selfref_exit1_ba_2= 0x8b;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL30_reg.selfref_exit1_size_2= 0x10;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL31_reg.selfref_exit2_ba_2= 0x9c;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL31_reg.selfref_exit2_size_2= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL32_reg.selfref_entry1_ba_3= 0xa0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL32_reg.selfref_entry1_size_3= 0x1;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL33_reg.selfref_entry2_ba_3= 0xa2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL33_reg.selfref_entry2_size_3= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL34_reg.selfref_exit1_ba_3= 0xab;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL34_reg.selfref_exit1_size_3= 0x10;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL35_reg.selfref_exit2_ba_3= 0xbc;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL35_reg.selfref_exit2_size_3= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.powerdown_idle_ctrl_0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.powerdown_idle_ctrl_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.selfref_idle_ctrl_0= 0x3;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.selfref_idle_ctrl_1= 0x0;
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.dch_sync_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.dch_stagger_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.t_dch_stagger_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.t_selfref_exit_stagger= 0x0;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_BWL_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_win_len= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_en_len= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_ctrl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_en= 0x0;
#endif //DDRCTL_DDR_BWL_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.cmd_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.multi_cyc_cs_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.cmd_timer_x32= 0xfff;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.mrr_grp_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.dram_dq_width= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.ctrlupd_retry_thr= 0x5;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_ctrl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_code= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_seq_last= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_start= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CMDEXTCTL_reg.cmd_ext_ctrl= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.swcmd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.swcmd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.swcmd_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ducmd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ducmd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ducmd_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.lccmd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.lccmd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.lccmd_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ctrlupd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ctrlupd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ctrlupd_err_intr_force= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_wdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_select= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_op_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_start= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_wdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_select= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_op_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_start= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_wdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_op_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_start= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_wc= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_rd_bypass= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_act_bypass= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_collision_page_opt= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_max_rank_rd_opt= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_max_rank_wr_opt= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL1_reg.dis_dq= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL1_reg.dis_hif= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank0_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank1_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank2_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank3_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank4_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank5_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank6_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank7_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank8_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank9_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank10_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank11_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank12_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank13_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank14_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank15_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.zq_calib_short= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.ctrlupd= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.hw_ref_zq_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SWCTL_reg.sw_done= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_stagger_cs_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_addr_mirr_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_output_inv_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.mrs_a17_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.mrs_bg1_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_dis_bg_mirroring= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.lrdimm_bcom_cmd_prot= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_num= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_weak_drive= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_a_output_disabled= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_b_output_disabled= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_selfref_clock_stop_mode= 0x0;
#ifdef DDRCTL_PROG_CHCTL
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_CHCTL_reg.dual_channel_en= 0x1;
#endif //DDRCTL_PROG_CHCTL
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_rank_rd= 0xf;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_rank_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_logical_rank_rd= 0xf;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_logical_rank_wr= 0x0;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DBICTL_reg.dm_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DBICTL_reg.wr_dbi_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DBICTL_reg.rd_dbi_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank0_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank0_rd_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank1_wr_odt= ( MEMC_NUM_RANKS>1) ? 0x2 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank1_rd_odt= ( MEMC_NUM_RANKS>1) ? 0x2 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank2_wr_odt= ( MEMC_NUM_RANKS>=4) ? 0x4 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank2_rd_odt= ( MEMC_NUM_RANKS>=4) ? 0x4 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank3_wr_odt= ( MEMC_NUM_RANKS>=4) ? 0x8 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank3_rd_odt= ( MEMC_NUM_RANKS>=4) ? 0x8 : 0x0;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DATACTL0_reg.rd_data_copy_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DATACTL0_reg.wr_data_copy_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DATACTL0_reg.wr_data_x_en= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_SWCTLSTATIC_reg.sw_static_unlock= 0x0;
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK0_reg.k0_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK0_reg.k0_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK1_reg.k1_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK1_reg.k1_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK2_reg.k2_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK2_reg.k2_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK3_reg.k3_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK3_reg.k3_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK4_reg.k4_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK4_reg.k4_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK5_reg.k5_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK5_reg.k5_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK6_reg.k6_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK6_reg.k6_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK7_reg.k7_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK7_reg.k7_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK8_reg.k8_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK8_reg.k8_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK9_reg.k9_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK9_reg.k9_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK10_reg.k10_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK10_reg.k10_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK11_reg.k11_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK11_reg.k11_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK12_reg.k12_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK12_reg.k12_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK13_reg.k13_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK13_reg.k13_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK14_reg.k14_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK14_reg.k14_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK15_reg.k15_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK15_reg.k15_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG0_reg.pre_cke_x1024= 0x4e;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG0_reg.post_cke_x1024= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG0_reg.skip_dram_init= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG1_reg.dram_rstn_x1024= 0x0;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG2_reg.dev_zqinit_x32= 0x10;
#endif //DDRCTL_DDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DS_DBG_CTRL0_reg.dbg_bsm_sel_ctrl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH0_DS_DBG_CTRL0_reg.dbg_lrsm_sel_ctrl= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MSTR3_reg.geardown_mode= 0x0;
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MSTR4_reg.wck_on= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mpr_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.pda_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.sw_init_int= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_rank= ( MEMC_NUM_RANKS==4) ? 0xF :(( MEMC_NUM_RANKS==2) ? 0x3 : 0x1);
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_cid= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mrr_done_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.pba_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL1_reg.mr_data= 0x0;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL2_reg.mr_device_sel= 0x0;
#endif //DDRCTL_DDR
#ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL3_reg.mr_rank_sel= ( MEMC_NUM_RANKS==16) ? 0xFFFF : ( MEMC_NUM_RANKS==8) ? 0xFF : ( MEMC_NUM_RANKS==4) ? 0xF : ( MEMC_NUM_RANKS==2) ? 0x3 : 0x1;
#endif //MEMC_NUM_RANKS_1_OR_2_OR_4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DERATECTL5_reg.derate_temp_limit_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DERATECTL5_reg.derate_temp_limit_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DERATECTL5_reg.derate_temp_limit_intr_force= 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DERATEDBGCTL_reg.dbg_mr4_grp_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DERATEDBGCTL_reg.dbg_mr4_rank_sel= 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.selfref_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.powerdown_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.actv_pd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.en_dfi_dram_clk_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.mpsm_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.selfref_sw= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.stay_in_selfref= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.dis_cam_drain_selfref= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.lpddr4_sr_allowed= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.dsm_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.srpd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.mpsm_pd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.mpsm_deep_pd_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_HWLPCTL_reg.hw_lp_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_HWLPCTL_reg.hw_lp_exit_idle_en= 0x1;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ZQCTL1_reg.zq_reset= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_data= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_cmd= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_tout_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_req= 0x0;
#ifdef MEMC_ECC_SUPPORT_GT_0
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corrected_err_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorrected_err_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corr_err_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorr_err_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_ap_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corrected_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorrected_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_ap_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corrected_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorrected_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_ap_err_intr_force= 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.oc_parity_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.oc_parity_type= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_addr_slverr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_waddr_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_waddr_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_raddr_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_raddr_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_waddr_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_raddr_err_intr_force= 0x0;
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1
#ifdef UMCTL2_OCCAP_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_poison_seq= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_poison_parallel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_poison_err_inj= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_seq= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_parallel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_err_inj= 0x0;
#endif //UMCTL2_OCCAP_EN_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_int_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_fatl_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_max_reached_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.retry_ctrlupd_enable= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.retry_ctrlupd_wait= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.rd_crc_err_max_reached_int_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.rd_crc_err_max_reached_int_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.rd_crc_err_cnt_clr= 0x0;
#ifdef DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CAPARPOISONCTL_reg.capar_poison_inject_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CAPARPOISONCTL_reg.capar_poison_cmdtype= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CAPARPOISONCTL_reg.capar_poison_position= 0x0;
#endif //UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPOISONCTL0_reg.crc_poison_inject_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPOISONCTL0_reg.crc_poison_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPOISONCTL0_reg.crc_poison_nibble= 0x0;
#endif //DDRCTL_DDR
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL0_reg.wr_link_ecc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL0_reg.rd_link_ecc_enable= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_intr_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_cnt_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_force= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_inject_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_rw= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_dmi_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_byte_sel= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCINDEX_reg.rd_link_ecc_err_byte_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCINDEX_reg.rd_link_ecc_err_rank_sel= 0x0;
#endif //MEMC_LINK_ECC
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL0_reg.init_done= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL0_reg.dbg_st_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL0_reg.bist_st_en= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.pre_sb_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.pre_ab_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.pre_slot_config= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.wr_min_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.rd_min_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.prank_tmgreg_set_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.non_dyn_sched_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.selfref_wo_ref_pending= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.dfi_alert_assertion_mode= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.active_prank_bitmap= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.pads0_rsvd0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_rd2rd_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_wr2wr_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_rd2wr_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_wr2rd_gap= 0x4;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.pads0_rsvd1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.t_ppd_cnt_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.pads0_rsvd2= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.bg_bit_mask= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.bank_bit_mask= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.lrank_bit_mask= 0x8;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.prank_bit_mask= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.pads1_rsvd1= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrr_des1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrr_des2= 0x5;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrw_des1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrw_des2= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mpc_des1= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mpc_des2= 0x2;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL5_reg.base_timer_en= 0x1;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL6_reg.base_timer= 0xfff;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk0_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk1_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk2_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk3_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk4_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk5_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk6_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk7_en= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk0_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk1_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk2_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk3_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk4_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk5_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk6_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk7_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk8_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk9_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk10_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk11_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk12_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk13_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk14_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk15_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk16_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk17_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk18_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk19_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk20_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk21_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk22_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk23_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk24_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk25_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk26_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk27_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk28_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk29_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk30_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk31_en= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk0_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk1_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk2_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk3_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk4_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk5_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk6_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk7_trig= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk0_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk1_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk2_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk3_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk4_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk5_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk6_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk7_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk8_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk9_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk10_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk11_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk12_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk13_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk14_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk15_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk16_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk17_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk18_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk19_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk20_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk21_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk22_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk23_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk24_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk25_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk26_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk27_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk28_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk29_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk30_trig= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk31_trig= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL11_reg.powerdown_entry_ba_0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL11_reg.powerdown_entry_size_0= 0x3;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL12_reg.powerdown_exit_ba_0= 0x8;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL12_reg.powerdown_exit_size_0= 0x3;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL13_reg.powerdown_entry_ba_1= 0x10;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL13_reg.powerdown_entry_size_1= 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL14_reg.powerdown_exit_ba_1= 0x18;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL14_reg.powerdown_exit_size_1= 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL15_reg.powerdown_entry_ba_2= 0x20;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL15_reg.powerdown_entry_size_2= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL16_reg.powerdown_exit_ba_2= 0x28;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL16_reg.powerdown_exit_size_2= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL17_reg.powerdown_entry_ba_3= 0x30;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL17_reg.powerdown_entry_size_3= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL18_reg.powerdown_exit_ba_3= 0x38;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL18_reg.powerdown_exit_size_3= 0x3;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL20_reg.selfref_entry1_ba_0= 0x40;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL20_reg.selfref_entry1_size_0= 0x9;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL21_reg.selfref_entry2_ba_0= 0x4a;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL21_reg.selfref_entry2_size_0= 0x5;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL22_reg.selfref_exit1_ba_0= 0x50;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL22_reg.selfref_exit1_size_0= 0x34;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL23_reg.selfref_exit2_ba_0= 0x85;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL23_reg.selfref_exit2_size_0= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL24_reg.selfref_entry1_ba_1= 0x60;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL24_reg.selfref_entry1_size_1= 0x1;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL25_reg.selfref_entry2_ba_1= 0x62;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL25_reg.selfref_entry2_size_1= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL26_reg.selfref_exit1_ba_1= 0x6b;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL26_reg.selfref_exit1_size_1= 0x10;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL27_reg.selfref_exit2_ba_1= 0x7c;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL27_reg.selfref_exit2_size_1= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL28_reg.selfref_entry1_ba_2= 0x80;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL28_reg.selfref_entry1_size_2= 0x1;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL29_reg.selfref_entry2_ba_2= 0x82;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL29_reg.selfref_entry2_size_2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL30_reg.selfref_exit1_ba_2= 0x8b;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL30_reg.selfref_exit1_size_2= 0x10;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL31_reg.selfref_exit2_ba_2= 0x9c;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL31_reg.selfref_exit2_size_2= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL32_reg.selfref_entry1_ba_3= 0xa0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL32_reg.selfref_entry1_size_3= 0x1;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL33_reg.selfref_entry2_ba_3= 0xa2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL33_reg.selfref_entry2_size_3= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL34_reg.selfref_exit1_ba_3= 0xab;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL34_reg.selfref_exit1_size_3= 0x10;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL35_reg.selfref_exit2_ba_3= 0xbc;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL35_reg.selfref_exit2_size_3= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.powerdown_idle_ctrl_0= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.powerdown_idle_ctrl_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.selfref_idle_ctrl_0= 0x3;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.selfref_idle_ctrl_1= 0x0;
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.dch_sync_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.dch_stagger_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.t_dch_stagger_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.t_selfref_exit_stagger= 0x0;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_BWL_EN
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_win_len= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_en_len= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_ctrl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_en= 0x0;
#endif //DDRCTL_DDR_BWL_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.cmd_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.multi_cyc_cs_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.cmd_timer_x32= 0xfff;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.mrr_grp_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.dram_dq_width= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.ctrlupd_retry_thr= 0x5;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_ctrl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_code= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_seq_last= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_start= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_CMDEXTCTL_reg.cmd_ext_ctrl= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.swcmd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.swcmd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.swcmd_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ducmd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ducmd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ducmd_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.lccmd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.lccmd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.lccmd_err_intr_force= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ctrlupd_err_intr_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ctrlupd_err_intr_clr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ctrlupd_err_intr_force= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_wdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_select= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_op_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_start= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_wdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_select= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_op_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_start= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_wdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_addr= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_op_mode= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_type= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_start= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRL1_reg.dis_dq= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRL1_reg.dis_hif= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank0_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank1_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank2_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank3_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank4_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank5_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank6_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank7_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank8_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank9_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank10_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank11_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank12_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank13_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank14_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank15_refresh= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.zq_calib_short= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.ctrlupd= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.hw_ref_zq_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DBICTL_reg.dm_en= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DBICTL_reg.wr_dbi_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DBICTL_reg.rd_dbi_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank0_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank0_rd_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank1_wr_odt= ( MEMC_NUM_RANKS>1) ? 0x2 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank1_rd_odt= ( MEMC_NUM_RANKS>1) ? 0x2 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank2_wr_odt= ( MEMC_NUM_RANKS>=4) ? 0x4 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank2_rd_odt= ( MEMC_NUM_RANKS>=4) ? 0x4 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank3_wr_odt= ( MEMC_NUM_RANKS>=4) ? 0x8 : 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank3_rd_odt= ( MEMC_NUM_RANKS>=4) ? 0x8 : 0x0;
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK0_reg.k0_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK0_reg.k0_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK1_reg.k1_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK1_reg.k1_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK2_reg.k2_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK2_reg.k2_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK3_reg.k3_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK3_reg.k3_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK4_reg.k4_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK4_reg.k4_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK5_reg.k5_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK5_reg.k5_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK6_reg.k6_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK6_reg.k6_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK7_reg.k7_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK7_reg.k7_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK8_reg.k8_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK8_reg.k8_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK9_reg.k9_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK9_reg.k9_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK10_reg.k10_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK10_reg.k10_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK11_reg.k11_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK11_reg.k11_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK12_reg.k12_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK12_reg.k12_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK13_reg.k13_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK13_reg.k13_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK14_reg.k14_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK14_reg.k14_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK15_reg.k15_wr_odt= 0x1;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK15_reg.k15_rd_odt= 0x1;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG0_reg.pre_cke_x1024= 0x4e;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG0_reg.post_cke_x1024= 0x2;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG0_reg.skip_dram_init= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG1_reg.dram_rstn_x1024= 0x0;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG2_reg.dev_zqinit_x32= 0x10;
#endif //DDRCTL_DDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DS_DBG_CTRL0_reg.dbg_bsm_sel_ctrl= 0x0;
    cfg->memCtrlr_m.regs.REGB_DDRC_CH1_DS_DBG_CTRL0_reg.dbg_lrsm_sel_ctrl= 0x0;
#endif //MEMC_DDR5
#ifdef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP0_reg.addrmap_dch_bit0= 0x0;
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit3= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef UMCTL2_CID_WIDTH_GT_0
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP2_reg.addrmap_cid_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP2_reg.addrmap_cid_b1= 0x0;
#endif //UMCTL2_CID_WIDTH_GT_0
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP3_reg.addrmap_bank_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP3_reg.addrmap_bank_b1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP3_reg.addrmap_bank_b2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP4_reg.addrmap_bg_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP4_reg.addrmap_bg_b1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP4_reg.addrmap_bg_b2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b7= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b8= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b9= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b10= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b3= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b4= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b5= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b6= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b14= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b15= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b16= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b17= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b10= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b11= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b12= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b13= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b6= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b7= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b8= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b9= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b3= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b4= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b5= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP11_reg.addrmap_row_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP11_reg.addrmap_row_b1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP12_reg.nonbinary_device_density= 0x0;
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP1_reg.addrmap_cs_bit0= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef UMCTL2_CID_WIDTH_GT_0
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP2_reg.addrmap_cid_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP2_reg.addrmap_cid_b1= 0x0;
#endif //UMCTL2_CID_WIDTH_GT_0
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP3_reg.addrmap_bank_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP3_reg.addrmap_bank_b1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP3_reg.addrmap_bank_b2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP4_reg.addrmap_bg_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP4_reg.addrmap_bg_b1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP4_reg.addrmap_bg_b2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b7= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b8= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b9= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b10= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b3= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b4= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b5= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b6= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b14= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b15= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b16= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b17= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b10= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b11= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b12= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b13= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b6= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b7= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b8= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b9= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b3= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b4= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b5= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP11_reg.addrmap_row_b0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP11_reg.addrmap_row_b1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCCFG_reg.go2critical_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCCFG_reg.pagematch_limit= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCCFG_reg.dch_density_ratio= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_0
#ifdef UMCTL2_PORT_CH0_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_0
#ifdef UMCTL2_PORT_CH1_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_0
#ifdef UMCTL2_PORT_CH1_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_0
#ifdef UMCTL2_PORT_CH2_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_0
#ifdef UMCTL2_PORT_CH2_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_0
#ifdef UMCTL2_PORT_CH3_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_0
#ifdef UMCTL2_PORT_CH3_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_0
#ifdef UMCTL2_PORT_CH4_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_0
#ifdef UMCTL2_PORT_CH4_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_0
#ifdef UMCTL2_PORT_CH5_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_0
#ifdef UMCTL2_PORT_CH5_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_0
#ifdef UMCTL2_PORT_CH6_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_0
#ifdef UMCTL2_PORT_CH6_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_0
#ifdef UMCTL2_PORT_CH7_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_0
#ifdef UMCTL2_PORT_CH7_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_0
#ifdef UMCTL2_PORT_CH8_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_0
#ifdef UMCTL2_PORT_CH8_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_0
#ifdef UMCTL2_PORT_CH9_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_0
#ifdef UMCTL2_PORT_CH9_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_0
#ifdef UMCTL2_PORT_CH10_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_0
#ifdef UMCTL2_PORT_CH10_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_0
#ifdef UMCTL2_PORT_CH11_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_0
#ifdef UMCTL2_PORT_CH11_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_0
#ifdef UMCTL2_PORT_CH12_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_0
#ifdef UMCTL2_PORT_CH12_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_0
#ifdef UMCTL2_PORT_CH13_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_0
#ifdef UMCTL2_PORT_CH13_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_0
#ifdef UMCTL2_PORT_CH14_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_0
#ifdef UMCTL2_PORT_CH14_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_0
#ifdef UMCTL2_PORT_CH15_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_0
#ifdef UMCTL2_PORT_CH15_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
#ifdef UMCTL2_A_SAR_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE0_reg.base_addr= 0x0;
#endif //UMCTL2_A_SAR_0
#ifdef UMCTL2_A_SAR_0
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE0_reg.nblocks= 0x0;
#endif //UMCTL2_A_SAR_0
#ifdef UMCTL2_A_SAR_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE1_reg.base_addr= 0x1;
#endif //UMCTL2_A_SAR_1
#ifdef UMCTL2_A_SAR_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE1_reg.nblocks= 0x0;
#endif //UMCTL2_A_SAR_1
#ifdef UMCTL2_A_SAR_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE2_reg.base_addr= 0x2;
#endif //UMCTL2_A_SAR_2
#ifdef UMCTL2_A_SAR_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE2_reg.nblocks= 0x0;
#endif //UMCTL2_A_SAR_2
#ifdef UMCTL2_A_SAR_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE3_reg.base_addr= 0x3;
#endif //UMCTL2_A_SAR_3
#ifdef UMCTL2_A_SAR_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE3_reg.nblocks= 0x0;
#endif //UMCTL2_A_SAR_3
#ifdef UMCTL2_SBR_EN_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_during_lowpower= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_en_dch1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_burst_length_normal= 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_interval= 0xff;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_cmd_type= 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.gen_rmw= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_burst_length_lp= 0x1;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRWDATA0_reg.scrub_pattern0= 0x0;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DRAM_DATA_WIDTH_64
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRWDATA1_reg.scrub_pattern1= 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART0_reg.sbr_address_start_mask_0= 0x0;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART1_reg.sbr_address_start_mask_1= 0x0;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE0_reg.sbr_address_range_mask_0= 0x0;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE1_reg.sbr_address_range_mask_1= 0x0;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART0DCH1_reg.sbr_address_start_mask_dch1_0= 0x0;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART1DCH1_reg.sbr_address_start_mask_dch1_1= 0x0;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE0DCH1_reg.sbr_address_range_mask_dch1_0= 0x0;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE1DCH1_reg.sbr_address_range_mask_dch1_1= 0x0;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
#ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_4= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_6= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_8= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_9= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_10= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_11= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_12= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_13= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_14= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_15= 0x0;
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#endif //UMCTL2_DUAL_DATA_CHANNEL
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_1
#ifdef UMCTL2_PORT_CH0_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_1
#ifdef UMCTL2_PORT_CH1_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_1
#ifdef UMCTL2_PORT_CH1_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_1
#ifdef UMCTL2_PORT_CH2_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_1
#ifdef UMCTL2_PORT_CH2_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_1
#ifdef UMCTL2_PORT_CH3_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_1
#ifdef UMCTL2_PORT_CH3_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_1
#ifdef UMCTL2_PORT_CH4_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_1
#ifdef UMCTL2_PORT_CH4_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_1
#ifdef UMCTL2_PORT_CH5_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_1
#ifdef UMCTL2_PORT_CH5_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_1
#ifdef UMCTL2_PORT_CH6_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_1
#ifdef UMCTL2_PORT_CH6_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_1
#ifdef UMCTL2_PORT_CH7_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_1
#ifdef UMCTL2_PORT_CH7_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_1
#ifdef UMCTL2_PORT_CH8_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_1
#ifdef UMCTL2_PORT_CH8_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_1
#ifdef UMCTL2_PORT_CH9_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_1
#ifdef UMCTL2_PORT_CH9_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_1
#ifdef UMCTL2_PORT_CH10_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_1
#ifdef UMCTL2_PORT_CH10_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_1
#ifdef UMCTL2_PORT_CH11_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_1
#ifdef UMCTL2_PORT_CH11_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_1
#ifdef UMCTL2_PORT_CH12_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_1
#ifdef UMCTL2_PORT_CH12_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_1
#ifdef UMCTL2_PORT_CH13_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_1
#ifdef UMCTL2_PORT_CH13_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_1
#ifdef UMCTL2_PORT_CH14_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_1
#ifdef UMCTL2_PORT_CH14_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_1
#ifdef UMCTL2_PORT_CH15_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_1
#ifdef UMCTL2_PORT_CH15_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_1
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_2
#ifdef UMCTL2_PORT_CH0_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_2
#ifdef UMCTL2_PORT_CH1_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_2
#ifdef UMCTL2_PORT_CH1_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_2
#ifdef UMCTL2_PORT_CH2_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_2
#ifdef UMCTL2_PORT_CH2_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_2
#ifdef UMCTL2_PORT_CH3_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_2
#ifdef UMCTL2_PORT_CH3_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_2
#ifdef UMCTL2_PORT_CH4_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_2
#ifdef UMCTL2_PORT_CH4_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_2
#ifdef UMCTL2_PORT_CH5_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_2
#ifdef UMCTL2_PORT_CH5_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_2
#ifdef UMCTL2_PORT_CH6_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_2
#ifdef UMCTL2_PORT_CH6_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_2
#ifdef UMCTL2_PORT_CH7_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_2
#ifdef UMCTL2_PORT_CH7_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_2
#ifdef UMCTL2_PORT_CH8_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_2
#ifdef UMCTL2_PORT_CH8_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_2
#ifdef UMCTL2_PORT_CH9_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_2
#ifdef UMCTL2_PORT_CH9_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_2
#ifdef UMCTL2_PORT_CH10_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_2
#ifdef UMCTL2_PORT_CH10_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_2
#ifdef UMCTL2_PORT_CH11_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_2
#ifdef UMCTL2_PORT_CH11_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_2
#ifdef UMCTL2_PORT_CH12_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_2
#ifdef UMCTL2_PORT_CH12_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_2
#ifdef UMCTL2_PORT_CH13_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_2
#ifdef UMCTL2_PORT_CH13_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_2
#ifdef UMCTL2_PORT_CH14_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_2
#ifdef UMCTL2_PORT_CH14_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_2
#ifdef UMCTL2_PORT_CH15_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_2
#ifdef UMCTL2_PORT_CH15_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_2
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_3
#ifdef UMCTL2_PORT_CH0_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_3
#ifdef UMCTL2_PORT_CH1_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_3
#ifdef UMCTL2_PORT_CH1_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_3
#ifdef UMCTL2_PORT_CH2_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_3
#ifdef UMCTL2_PORT_CH2_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_3
#ifdef UMCTL2_PORT_CH3_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_3
#ifdef UMCTL2_PORT_CH3_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_3
#ifdef UMCTL2_PORT_CH4_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_3
#ifdef UMCTL2_PORT_CH4_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_3
#ifdef UMCTL2_PORT_CH5_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_3
#ifdef UMCTL2_PORT_CH5_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_3
#ifdef UMCTL2_PORT_CH6_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_3
#ifdef UMCTL2_PORT_CH6_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_3
#ifdef UMCTL2_PORT_CH7_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_3
#ifdef UMCTL2_PORT_CH7_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_3
#ifdef UMCTL2_PORT_CH8_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_3
#ifdef UMCTL2_PORT_CH8_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_3
#ifdef UMCTL2_PORT_CH9_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_3
#ifdef UMCTL2_PORT_CH9_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_3
#ifdef UMCTL2_PORT_CH10_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_3
#ifdef UMCTL2_PORT_CH10_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_3
#ifdef UMCTL2_PORT_CH11_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_3
#ifdef UMCTL2_PORT_CH11_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_3
#ifdef UMCTL2_PORT_CH12_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_3
#ifdef UMCTL2_PORT_CH12_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_3
#ifdef UMCTL2_PORT_CH13_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_3
#ifdef UMCTL2_PORT_CH13_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_3
#ifdef UMCTL2_PORT_CH14_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_3
#ifdef UMCTL2_PORT_CH14_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_3
#ifdef UMCTL2_PORT_CH15_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_3
#ifdef UMCTL2_PORT_CH15_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_3
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_4
#ifdef UMCTL2_PORT_CH0_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_4
#ifdef UMCTL2_PORT_CH1_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_4
#ifdef UMCTL2_PORT_CH1_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_4
#ifdef UMCTL2_PORT_CH2_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_4
#ifdef UMCTL2_PORT_CH2_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_4
#ifdef UMCTL2_PORT_CH3_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_4
#ifdef UMCTL2_PORT_CH3_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_4
#ifdef UMCTL2_PORT_CH4_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_4
#ifdef UMCTL2_PORT_CH4_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_4
#ifdef UMCTL2_PORT_CH5_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_4
#ifdef UMCTL2_PORT_CH5_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_4
#ifdef UMCTL2_PORT_CH6_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_4
#ifdef UMCTL2_PORT_CH6_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_4
#ifdef UMCTL2_PORT_CH7_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_4
#ifdef UMCTL2_PORT_CH7_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_4
#ifdef UMCTL2_PORT_CH8_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_4
#ifdef UMCTL2_PORT_CH8_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_4
#ifdef UMCTL2_PORT_CH9_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_4
#ifdef UMCTL2_PORT_CH9_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_4
#ifdef UMCTL2_PORT_CH10_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_4
#ifdef UMCTL2_PORT_CH10_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_4
#ifdef UMCTL2_PORT_CH11_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_4
#ifdef UMCTL2_PORT_CH11_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_4
#ifdef UMCTL2_PORT_CH12_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_4
#ifdef UMCTL2_PORT_CH12_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_4
#ifdef UMCTL2_PORT_CH13_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_4
#ifdef UMCTL2_PORT_CH13_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_4
#ifdef UMCTL2_PORT_CH14_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_4
#ifdef UMCTL2_PORT_CH14_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_4
#ifdef UMCTL2_PORT_CH15_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_4
#ifdef UMCTL2_PORT_CH15_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_4
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_5
#ifdef UMCTL2_PORT_CH0_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_5
#ifdef UMCTL2_PORT_CH1_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_5
#ifdef UMCTL2_PORT_CH1_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_5
#ifdef UMCTL2_PORT_CH2_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_5
#ifdef UMCTL2_PORT_CH2_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_5
#ifdef UMCTL2_PORT_CH3_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_5
#ifdef UMCTL2_PORT_CH3_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_5
#ifdef UMCTL2_PORT_CH4_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_5
#ifdef UMCTL2_PORT_CH4_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_5
#ifdef UMCTL2_PORT_CH5_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_5
#ifdef UMCTL2_PORT_CH5_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_5
#ifdef UMCTL2_PORT_CH6_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_5
#ifdef UMCTL2_PORT_CH6_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_5
#ifdef UMCTL2_PORT_CH7_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_5
#ifdef UMCTL2_PORT_CH7_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_5
#ifdef UMCTL2_PORT_CH8_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_5
#ifdef UMCTL2_PORT_CH8_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_5
#ifdef UMCTL2_PORT_CH9_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_5
#ifdef UMCTL2_PORT_CH9_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_5
#ifdef UMCTL2_PORT_CH10_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_5
#ifdef UMCTL2_PORT_CH10_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_5
#ifdef UMCTL2_PORT_CH11_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_5
#ifdef UMCTL2_PORT_CH11_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_5
#ifdef UMCTL2_PORT_CH12_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_5
#ifdef UMCTL2_PORT_CH12_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_5
#ifdef UMCTL2_PORT_CH13_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_5
#ifdef UMCTL2_PORT_CH13_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_5
#ifdef UMCTL2_PORT_CH14_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_5
#ifdef UMCTL2_PORT_CH14_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_5
#ifdef UMCTL2_PORT_CH15_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_5
#ifdef UMCTL2_PORT_CH15_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_5
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_6
#ifdef UMCTL2_PORT_CH0_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_6
#ifdef UMCTL2_PORT_CH1_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_6
#ifdef UMCTL2_PORT_CH1_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_6
#ifdef UMCTL2_PORT_CH2_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_6
#ifdef UMCTL2_PORT_CH2_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_6
#ifdef UMCTL2_PORT_CH3_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_6
#ifdef UMCTL2_PORT_CH3_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_6
#ifdef UMCTL2_PORT_CH4_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_6
#ifdef UMCTL2_PORT_CH4_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_6
#ifdef UMCTL2_PORT_CH5_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_6
#ifdef UMCTL2_PORT_CH5_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_6
#ifdef UMCTL2_PORT_CH6_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_6
#ifdef UMCTL2_PORT_CH6_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_6
#ifdef UMCTL2_PORT_CH7_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_6
#ifdef UMCTL2_PORT_CH7_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_6
#ifdef UMCTL2_PORT_CH8_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_6
#ifdef UMCTL2_PORT_CH8_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_6
#ifdef UMCTL2_PORT_CH9_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_6
#ifdef UMCTL2_PORT_CH9_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_6
#ifdef UMCTL2_PORT_CH10_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_6
#ifdef UMCTL2_PORT_CH10_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_6
#ifdef UMCTL2_PORT_CH11_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_6
#ifdef UMCTL2_PORT_CH11_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_6
#ifdef UMCTL2_PORT_CH12_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_6
#ifdef UMCTL2_PORT_CH12_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_6
#ifdef UMCTL2_PORT_CH13_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_6
#ifdef UMCTL2_PORT_CH13_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_6
#ifdef UMCTL2_PORT_CH14_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_6
#ifdef UMCTL2_PORT_CH14_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_6
#ifdef UMCTL2_PORT_CH15_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_6
#ifdef UMCTL2_PORT_CH15_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_6
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_7
#ifdef UMCTL2_PORT_CH0_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_7
#ifdef UMCTL2_PORT_CH1_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_7
#ifdef UMCTL2_PORT_CH1_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_7
#ifdef UMCTL2_PORT_CH2_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_7
#ifdef UMCTL2_PORT_CH2_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_7
#ifdef UMCTL2_PORT_CH3_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_7
#ifdef UMCTL2_PORT_CH3_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_7
#ifdef UMCTL2_PORT_CH4_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_7
#ifdef UMCTL2_PORT_CH4_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_7
#ifdef UMCTL2_PORT_CH5_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_7
#ifdef UMCTL2_PORT_CH5_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_7
#ifdef UMCTL2_PORT_CH6_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_7
#ifdef UMCTL2_PORT_CH6_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_7
#ifdef UMCTL2_PORT_CH7_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_7
#ifdef UMCTL2_PORT_CH7_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_7
#ifdef UMCTL2_PORT_CH8_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_7
#ifdef UMCTL2_PORT_CH8_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_7
#ifdef UMCTL2_PORT_CH9_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_7
#ifdef UMCTL2_PORT_CH9_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_7
#ifdef UMCTL2_PORT_CH10_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_7
#ifdef UMCTL2_PORT_CH10_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_7
#ifdef UMCTL2_PORT_CH11_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_7
#ifdef UMCTL2_PORT_CH11_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_7
#ifdef UMCTL2_PORT_CH12_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_7
#ifdef UMCTL2_PORT_CH12_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_7
#ifdef UMCTL2_PORT_CH13_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_7
#ifdef UMCTL2_PORT_CH13_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_7
#ifdef UMCTL2_PORT_CH14_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_7
#ifdef UMCTL2_PORT_CH14_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_7
#ifdef UMCTL2_PORT_CH15_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_7
#ifdef UMCTL2_PORT_CH15_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_7
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_8
#ifdef UMCTL2_PORT_CH0_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_8
#ifdef UMCTL2_PORT_CH1_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_8
#ifdef UMCTL2_PORT_CH1_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_8
#ifdef UMCTL2_PORT_CH2_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_8
#ifdef UMCTL2_PORT_CH2_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_8
#ifdef UMCTL2_PORT_CH3_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_8
#ifdef UMCTL2_PORT_CH3_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_8
#ifdef UMCTL2_PORT_CH4_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_8
#ifdef UMCTL2_PORT_CH4_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_8
#ifdef UMCTL2_PORT_CH5_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_8
#ifdef UMCTL2_PORT_CH5_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_8
#ifdef UMCTL2_PORT_CH6_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_8
#ifdef UMCTL2_PORT_CH6_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_8
#ifdef UMCTL2_PORT_CH7_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_8
#ifdef UMCTL2_PORT_CH7_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_8
#ifdef UMCTL2_PORT_CH8_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_8
#ifdef UMCTL2_PORT_CH8_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_8
#ifdef UMCTL2_PORT_CH9_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_8
#ifdef UMCTL2_PORT_CH9_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_8
#ifdef UMCTL2_PORT_CH10_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_8
#ifdef UMCTL2_PORT_CH10_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_8
#ifdef UMCTL2_PORT_CH11_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_8
#ifdef UMCTL2_PORT_CH11_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_8
#ifdef UMCTL2_PORT_CH12_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_8
#ifdef UMCTL2_PORT_CH12_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_8
#ifdef UMCTL2_PORT_CH13_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_8
#ifdef UMCTL2_PORT_CH13_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_8
#ifdef UMCTL2_PORT_CH14_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_8
#ifdef UMCTL2_PORT_CH14_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_8
#ifdef UMCTL2_PORT_CH15_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_8
#ifdef UMCTL2_PORT_CH15_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_8
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_9
#ifdef UMCTL2_PORT_CH0_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_9
#ifdef UMCTL2_PORT_CH1_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_9
#ifdef UMCTL2_PORT_CH1_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_9
#ifdef UMCTL2_PORT_CH2_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_9
#ifdef UMCTL2_PORT_CH2_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_9
#ifdef UMCTL2_PORT_CH3_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_9
#ifdef UMCTL2_PORT_CH3_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_9
#ifdef UMCTL2_PORT_CH4_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_9
#ifdef UMCTL2_PORT_CH4_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_9
#ifdef UMCTL2_PORT_CH5_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_9
#ifdef UMCTL2_PORT_CH5_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_9
#ifdef UMCTL2_PORT_CH6_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_9
#ifdef UMCTL2_PORT_CH6_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_9
#ifdef UMCTL2_PORT_CH7_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_9
#ifdef UMCTL2_PORT_CH7_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_9
#ifdef UMCTL2_PORT_CH8_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_9
#ifdef UMCTL2_PORT_CH8_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_9
#ifdef UMCTL2_PORT_CH9_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_9
#ifdef UMCTL2_PORT_CH9_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_9
#ifdef UMCTL2_PORT_CH10_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_9
#ifdef UMCTL2_PORT_CH10_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_9
#ifdef UMCTL2_PORT_CH11_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_9
#ifdef UMCTL2_PORT_CH11_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_9
#ifdef UMCTL2_PORT_CH12_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_9
#ifdef UMCTL2_PORT_CH12_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_9
#ifdef UMCTL2_PORT_CH13_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_9
#ifdef UMCTL2_PORT_CH13_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_9
#ifdef UMCTL2_PORT_CH14_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_9
#ifdef UMCTL2_PORT_CH14_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_9
#ifdef UMCTL2_PORT_CH15_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_9
#ifdef UMCTL2_PORT_CH15_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_9
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_10
#ifdef UMCTL2_PORT_CH0_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_10
#ifdef UMCTL2_PORT_CH1_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_10
#ifdef UMCTL2_PORT_CH1_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_10
#ifdef UMCTL2_PORT_CH2_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_10
#ifdef UMCTL2_PORT_CH2_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_10
#ifdef UMCTL2_PORT_CH3_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_10
#ifdef UMCTL2_PORT_CH3_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_10
#ifdef UMCTL2_PORT_CH4_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_10
#ifdef UMCTL2_PORT_CH4_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_10
#ifdef UMCTL2_PORT_CH5_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_10
#ifdef UMCTL2_PORT_CH5_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_10
#ifdef UMCTL2_PORT_CH6_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_10
#ifdef UMCTL2_PORT_CH6_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_10
#ifdef UMCTL2_PORT_CH7_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_10
#ifdef UMCTL2_PORT_CH7_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_10
#ifdef UMCTL2_PORT_CH8_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_10
#ifdef UMCTL2_PORT_CH8_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_10
#ifdef UMCTL2_PORT_CH9_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_10
#ifdef UMCTL2_PORT_CH9_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_10
#ifdef UMCTL2_PORT_CH10_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_10
#ifdef UMCTL2_PORT_CH10_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_10
#ifdef UMCTL2_PORT_CH11_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_10
#ifdef UMCTL2_PORT_CH11_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_10
#ifdef UMCTL2_PORT_CH12_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_10
#ifdef UMCTL2_PORT_CH12_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_10
#ifdef UMCTL2_PORT_CH13_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_10
#ifdef UMCTL2_PORT_CH13_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_10
#ifdef UMCTL2_PORT_CH14_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_10
#ifdef UMCTL2_PORT_CH14_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_10
#ifdef UMCTL2_PORT_CH15_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_10
#ifdef UMCTL2_PORT_CH15_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_10
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_11
#ifdef UMCTL2_PORT_CH0_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_11
#ifdef UMCTL2_PORT_CH1_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_11
#ifdef UMCTL2_PORT_CH1_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_11
#ifdef UMCTL2_PORT_CH2_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_11
#ifdef UMCTL2_PORT_CH2_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_11
#ifdef UMCTL2_PORT_CH3_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_11
#ifdef UMCTL2_PORT_CH3_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_11
#ifdef UMCTL2_PORT_CH4_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_11
#ifdef UMCTL2_PORT_CH4_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_11
#ifdef UMCTL2_PORT_CH5_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_11
#ifdef UMCTL2_PORT_CH5_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_11
#ifdef UMCTL2_PORT_CH6_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_11
#ifdef UMCTL2_PORT_CH6_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_11
#ifdef UMCTL2_PORT_CH7_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_11
#ifdef UMCTL2_PORT_CH7_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_11
#ifdef UMCTL2_PORT_CH8_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_11
#ifdef UMCTL2_PORT_CH8_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_11
#ifdef UMCTL2_PORT_CH9_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_11
#ifdef UMCTL2_PORT_CH9_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_11
#ifdef UMCTL2_PORT_CH10_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_11
#ifdef UMCTL2_PORT_CH10_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_11
#ifdef UMCTL2_PORT_CH11_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_11
#ifdef UMCTL2_PORT_CH11_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_11
#ifdef UMCTL2_PORT_CH12_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_11
#ifdef UMCTL2_PORT_CH12_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_11
#ifdef UMCTL2_PORT_CH13_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_11
#ifdef UMCTL2_PORT_CH13_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_11
#ifdef UMCTL2_PORT_CH14_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_11
#ifdef UMCTL2_PORT_CH14_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_11
#ifdef UMCTL2_PORT_CH15_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_11
#ifdef UMCTL2_PORT_CH15_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_11
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_12
#ifdef UMCTL2_PORT_CH0_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_12
#ifdef UMCTL2_PORT_CH1_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_12
#ifdef UMCTL2_PORT_CH1_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_12
#ifdef UMCTL2_PORT_CH2_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_12
#ifdef UMCTL2_PORT_CH2_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_12
#ifdef UMCTL2_PORT_CH3_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_12
#ifdef UMCTL2_PORT_CH3_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_12
#ifdef UMCTL2_PORT_CH4_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_12
#ifdef UMCTL2_PORT_CH4_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_12
#ifdef UMCTL2_PORT_CH5_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_12
#ifdef UMCTL2_PORT_CH5_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_12
#ifdef UMCTL2_PORT_CH6_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_12
#ifdef UMCTL2_PORT_CH6_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_12
#ifdef UMCTL2_PORT_CH7_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_12
#ifdef UMCTL2_PORT_CH7_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_12
#ifdef UMCTL2_PORT_CH8_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_12
#ifdef UMCTL2_PORT_CH8_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_12
#ifdef UMCTL2_PORT_CH9_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_12
#ifdef UMCTL2_PORT_CH9_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_12
#ifdef UMCTL2_PORT_CH10_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_12
#ifdef UMCTL2_PORT_CH10_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_12
#ifdef UMCTL2_PORT_CH11_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_12
#ifdef UMCTL2_PORT_CH11_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_12
#ifdef UMCTL2_PORT_CH12_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_12
#ifdef UMCTL2_PORT_CH12_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_12
#ifdef UMCTL2_PORT_CH13_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_12
#ifdef UMCTL2_PORT_CH13_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_12
#ifdef UMCTL2_PORT_CH14_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_12
#ifdef UMCTL2_PORT_CH14_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_12
#ifdef UMCTL2_PORT_CH15_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_12
#ifdef UMCTL2_PORT_CH15_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_12
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_13
#ifdef UMCTL2_PORT_CH0_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_13
#ifdef UMCTL2_PORT_CH1_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_13
#ifdef UMCTL2_PORT_CH1_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_13
#ifdef UMCTL2_PORT_CH2_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_13
#ifdef UMCTL2_PORT_CH2_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_13
#ifdef UMCTL2_PORT_CH3_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_13
#ifdef UMCTL2_PORT_CH3_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_13
#ifdef UMCTL2_PORT_CH4_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_13
#ifdef UMCTL2_PORT_CH4_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_13
#ifdef UMCTL2_PORT_CH5_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_13
#ifdef UMCTL2_PORT_CH5_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_13
#ifdef UMCTL2_PORT_CH6_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_13
#ifdef UMCTL2_PORT_CH6_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_13
#ifdef UMCTL2_PORT_CH7_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_13
#ifdef UMCTL2_PORT_CH7_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_13
#ifdef UMCTL2_PORT_CH8_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_13
#ifdef UMCTL2_PORT_CH8_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_13
#ifdef UMCTL2_PORT_CH9_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_13
#ifdef UMCTL2_PORT_CH9_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_13
#ifdef UMCTL2_PORT_CH10_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_13
#ifdef UMCTL2_PORT_CH10_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_13
#ifdef UMCTL2_PORT_CH11_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_13
#ifdef UMCTL2_PORT_CH11_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_13
#ifdef UMCTL2_PORT_CH12_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_13
#ifdef UMCTL2_PORT_CH12_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_13
#ifdef UMCTL2_PORT_CH13_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_13
#ifdef UMCTL2_PORT_CH13_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_13
#ifdef UMCTL2_PORT_CH14_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_13
#ifdef UMCTL2_PORT_CH14_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_13
#ifdef UMCTL2_PORT_CH15_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_13
#ifdef UMCTL2_PORT_CH15_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_13
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_14
#ifdef UMCTL2_PORT_CH0_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_14
#ifdef UMCTL2_PORT_CH1_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_14
#ifdef UMCTL2_PORT_CH1_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_14
#ifdef UMCTL2_PORT_CH2_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_14
#ifdef UMCTL2_PORT_CH2_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_14
#ifdef UMCTL2_PORT_CH3_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_14
#ifdef UMCTL2_PORT_CH3_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_14
#ifdef UMCTL2_PORT_CH4_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_14
#ifdef UMCTL2_PORT_CH4_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_14
#ifdef UMCTL2_PORT_CH5_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_14
#ifdef UMCTL2_PORT_CH5_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_14
#ifdef UMCTL2_PORT_CH6_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_14
#ifdef UMCTL2_PORT_CH6_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_14
#ifdef UMCTL2_PORT_CH7_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_14
#ifdef UMCTL2_PORT_CH7_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_14
#ifdef UMCTL2_PORT_CH8_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_14
#ifdef UMCTL2_PORT_CH8_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_14
#ifdef UMCTL2_PORT_CH9_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_14
#ifdef UMCTL2_PORT_CH9_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_14
#ifdef UMCTL2_PORT_CH10_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_14
#ifdef UMCTL2_PORT_CH10_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_14
#ifdef UMCTL2_PORT_CH11_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_14
#ifdef UMCTL2_PORT_CH11_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_14
#ifdef UMCTL2_PORT_CH12_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_14
#ifdef UMCTL2_PORT_CH12_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_14
#ifdef UMCTL2_PORT_CH13_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_14
#ifdef UMCTL2_PORT_CH13_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_14
#ifdef UMCTL2_PORT_CH14_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_14
#ifdef UMCTL2_PORT_CH14_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_14
#ifdef UMCTL2_PORT_CH15_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_14
#ifdef UMCTL2_PORT_CH15_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_14
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.read_reorder_bypass_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_pagematch_en= ( MEMC_DDR4_EN==1) ? 0x0 : 0x1;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rdwr_ordered_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_priority= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_aging_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_urgent_en= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_pagematch_en= 0x1;
#ifdef UMCTL2_PORT_CH0_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH0_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH0_15
#ifdef UMCTL2_PORT_CH0_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH0_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH0_15
#ifdef UMCTL2_PORT_CH1_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH1_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH1_15
#ifdef UMCTL2_PORT_CH1_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH1_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH1_15
#ifdef UMCTL2_PORT_CH2_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH2_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH2_15
#ifdef UMCTL2_PORT_CH2_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH2_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH2_15
#ifdef UMCTL2_PORT_CH3_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH3_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH3_15
#ifdef UMCTL2_PORT_CH3_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH3_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH3_15
#ifdef UMCTL2_PORT_CH4_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH4_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH4_15
#ifdef UMCTL2_PORT_CH4_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH4_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH4_15
#ifdef UMCTL2_PORT_CH5_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH5_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH5_15
#ifdef UMCTL2_PORT_CH5_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH5_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH5_15
#ifdef UMCTL2_PORT_CH6_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH6_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH6_15
#ifdef UMCTL2_PORT_CH6_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH6_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH6_15
#ifdef UMCTL2_PORT_CH7_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH7_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH7_15
#ifdef UMCTL2_PORT_CH7_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH7_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH7_15
#ifdef UMCTL2_PORT_CH8_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH8_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH8_15
#ifdef UMCTL2_PORT_CH8_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH8_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH8_15
#ifdef UMCTL2_PORT_CH9_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH9_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH9_15
#ifdef UMCTL2_PORT_CH9_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH9_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH9_15
#ifdef UMCTL2_PORT_CH10_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH10_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH10_15
#ifdef UMCTL2_PORT_CH10_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH10_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH10_15
#ifdef UMCTL2_PORT_CH11_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH11_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH11_15
#ifdef UMCTL2_PORT_CH11_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH11_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH11_15
#ifdef UMCTL2_PORT_CH12_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH12_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH12_15
#ifdef UMCTL2_PORT_CH12_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH12_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH12_15
#ifdef UMCTL2_PORT_CH13_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH13_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH13_15
#ifdef UMCTL2_PORT_CH13_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH13_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH13_15
#ifdef UMCTL2_PORT_CH14_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH14_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH14_15
#ifdef UMCTL2_PORT_CH14_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH14_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH14_15
#ifdef UMCTL2_PORT_CH15_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH15_reg.id_mask= 0x0;
#endif //UMCTL2_PORT_CH15_15
#ifdef UMCTL2_PORT_CH15_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH15_reg.id_value= 0x0;
#endif //UMCTL2_PORT_CH15_15
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCTRL_reg.port_en=  UMCTL2_PORT_EN_RESET_VALUE;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_region2= 0x2;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS1_reg.rqos_map_timeoutb= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS1_reg.rqos_map_timeoutr= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_level1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_level2= 0xe;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_region0= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_region1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_region2= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS1_reg.wqos_map_timeout1= 0x0;
    cfg->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS1_reg.wqos_map_timeout2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_pd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_sr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_dsm= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_mpsm= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG1_reg.dfi_lp_wakeup_data= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG1_reg.dfi_tlp_resp= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG0_reg.dfi_t_ctrlup_min= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG0_reg.dfi_t_ctrlup_max= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIMSGTMG0_reg.dfi_t_ctrlmsg_resp= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFWR1_reg.w_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_TMGCFG_reg.frequency_ratio= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_TMGCFG_reg.dfi_freq_fsp= 0x0;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_pd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_sr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_dsm= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_mpsm= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG1_reg.dfi_lp_wakeup_data= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG1_reg.dfi_tlp_resp= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG0_reg.dfi_t_ctrlup_min= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG0_reg.dfi_t_ctrlup_max= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIMSGTMG0_reg.dfi_t_ctrlmsg_resp= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFWR1_reg.w_xact_run_length= 0xf;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFWR1_reg.w_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_TMGCFG_reg.frequency_ratio= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_TMGCFG_reg.dfi_freq_fsp= 0x0;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFWR1_reg.w_xact_run_length= 0xf;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFWR1_reg.w_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_TMGCFG_reg.frequency_ratio= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_TMGCFG_reg.dfi_freq_fsp= 0x0;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFWR1_reg.w_xact_run_length= 0xf;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFWR1_reg.w_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_TMGCFG_reg.frequency_ratio= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_TMGCFG_reg.dfi_freq_fsp= 0x0;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.t_ras_max= 0x1b;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.t_faw= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.wr2pre= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG1_reg.t_rc= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG1_reg.rd2pre= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG1_reg.t_xp= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.wr2rd= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.rd2wr= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.read_latency= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.write_latency= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG3_reg.wr2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG3_reg.rd2mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG3_reg.t_mr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_ccd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_rcd= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_cke= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_ckesr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_cksre= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_cksrx= 0x5;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG6_reg.t_ckcsx= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG7_reg.t_csh= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_x32= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.wr2rd_s= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.t_rrd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.t_ccd_s= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble= 0x0;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_gear_hold= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_gear_setup= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_cmd_gear= 0x18;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_sync_gear= 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.t_ckmpe= 0x1c;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.t_mpx_s= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.t_mpx_lh= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32= 0x44;
#endif //DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG12_reg.t_mrd_pda= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG12_reg.t_cmdcke= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG12_reg.t_wr_mpr= 0x1a;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.t_ppd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.t_ccd_w2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.t_ccd_mw= 0x20;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.odtloff= 0x1c;
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG14_reg.t_xsr= 0xa0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG14_reg.t_osco= 0x8;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG15_reg.t_stab_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab= 0x0;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_ccd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_rrd_dlr= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_faw_dlr= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity= 0x5;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG17_reg.t_vrcg_disable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG17_reg.t_vrcg_enable= 0x0;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG18_reg.t_mpdpxact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG18_reg.t_mpsmx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG18_reg.t_pd= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_h= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_s= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_latch= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_csl_srexit= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_csh_srexit= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_casrx= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_cpded= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_osco_ddr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_vrefca_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_mpc_hold= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_mpc_setup= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_mpc_cs= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_csl= 0x10;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr= 0x0;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG23_reg.t_pdn= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.max_wr_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.max_rd_sync= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.rd2wr_s= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.bank_org= 0x0;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG25_reg.rda2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG25_reg.wra2pre= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre= 0x0;
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_r= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_w= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_r_s= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_w_s= 0x8;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG27_reg.t_mrr2mpc= 0x2d;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG28_reg.t_srx2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG28_reg.t_cpded2srx= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG28_reg.t_cssr= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG29_reg.t_ckact= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG29_reg.t_ckoff= 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG30_reg.mrr2rd= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG30_reg.mrr2wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG30_reg.mrr2mrw= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_r_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_w_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG1_reg.t_ras_min_2= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG1_reg.t_faw_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG1_reg.t_wr2pre_2= 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG2_reg.t_rc_2= 0x14;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG2_reg.rd2pre_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG3_reg.wr2rd_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG3_reg.rd2wr_2= 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_rp_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_rrd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_ccd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_rcd_2= 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG6_reg.wr2rd_s_2= 0xd;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG6_reg.t_rrd_s_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG7_reg.t_ppd_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2= 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2= 0x5;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_x32_2= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2= 0x44;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2= 0x3;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2= 0x3;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG10_reg.t_mr_2= 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2= 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3= 0x8;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2= 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG0_reg.t_ras_min_mram= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG0_reg.t_faw_mram= 0x10;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG1_reg.t_rc_mram= 0x14;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG2_reg.t_rp_mram= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG2_reg.t_rrd_mram= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG2_reg.t_rcd_mram= 0x5;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG3_reg.t_rrd_s_mram= 0x4;
#endif //UMCTL2_DDR4_MRAM_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR0_reg.emr= 0x510;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR0_reg.mr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR1_reg.emr3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR1_reg.emr2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR2_reg.mr5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR2_reg.mr4= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR3_reg.mr6= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR3_reg.mr22= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_tphy_wrlat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_tphy_wrdata= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_t_rddata_en= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_t_ctrl_delay= 0x7;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_dram_clk_enable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_dram_clk_disable= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_wrdata_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_parin_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_cmd_lat= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG2_reg.dfi_tphy_wrcslat= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG2_reg.dfi_tphy_rdcslat= 0x2;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG3_reg.dfi_t_geardown_delay= 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_dis= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_en_fs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_en_wr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_en_rd= 0x0;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_toggle_post= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_toggle_cs= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_toggle= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_fast_toggle= 0x0;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG7_reg.dfi_t_2n_mode_delay= 0x0;
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32= 0x62;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.refresh_margin= 0x2;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG1_reg.t_rfc_min= 0x8c;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG2_reg.t_pbr2pbr= 0x8c;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG2_reg.t_pbr2act= 0x8c;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG3_reg.t_rfcsb= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG3_reg.t_refsbrd= 0x0;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32= 0x0;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr= 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG8_reg.t_rfc_min_het= 0x8c;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG0_reg.t_rfc_min_2= 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2= 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG2_reg.t_rfcsb_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG2_reg.t_refsbrd_2= 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2= 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG0_reg.t_zq_long_nop= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG0_reg.t_zq_short_nop= 0x40;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024= 0x100;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG1_reg.t_zq_reset_nop= 0x20;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2= 0x200;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2= 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT1_reg.ctrl_word_1= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT1_reg.ctrl_word_2= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT2_reg.ctrl_word_3= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT2_reg.ctrl_word_4= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT3_reg.ctrl_word_5= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT3_reg.ctrl_word_6= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT4_reg.ctrl_word_7= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT4_reg.ctrl_word_8= 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DQSOSCCTL0_reg.dqsosc_enable= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DQSOSCCTL0_reg.dqsosc_interval= 0x7;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEINT_reg.mr4_read_interval= 0x800000;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_rrd= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_rp= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_ras_min= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_rcd= 0x5;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL1_reg.derated_t_rc= 0x14;
#endif //DDRCTL_LPDDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_HWLPTMG0_reg.hw_lp_idle_x32= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_SCHEDTMG0_reg.pageclose_timer= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_SCHEDTMG0_reg.rdwr_idle_gap= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFHPR1_reg.hpr_max_starve= 0x1;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFHPR1_reg.hpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFLPR1_reg.lpr_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFLPR1_reg.lpr_xact_run_length= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFWR1_reg.w_max_starve= 0x7f;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFWR1_reg.w_xact_run_length= 0xf;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG0_reg.diff_rank_rd_gap= 0x6;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG0_reg.diff_rank_wr_gap= 0x6;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG1_reg.wr2rd_dr= 0xf;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG1_reg.rd2wr_dr= 0xf;
#endif //MEMC_NUM_RANKS_GT_1
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PWRTMG_reg.powerdown_to_x32= 0x10;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_PWRTMG_reg.selfref_to_x32= 0x40;
#ifdef DDRCTL_DDR
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.rd_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.rd_odt_hold= 0x4;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.wr_odt_delay= 0x0;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.wr_odt_hold= 0x4;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4= 0xc;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max= 0x5;
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG0_reg.t_par_alert_pw_max= 0x30;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
    cfg->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG1_reg.t_csalt= 0x8;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#endif

