

================================================================
== Vitis HLS Report for 'broadcaster_and_mac_request'
================================================================
* Date:           Wed Nov  3 14:22:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.450 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpTableRequest_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataIn_V_last_V, i64 %dataIn_V_strb_V, i64 %dataIn_V_keep_V, i512 %dataIn_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bmr_fsm_state_load = load i1 %bmr_fsm_state"   --->   Operation 15 'load' 'bmr_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V, i32 1"   --->   Operation 16 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %bmr_fsm_state_load, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:52]   --->   Operation 17 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp, void %._crit_edge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:54]   --->   Operation 18 'br' 'br_ln54' <Predicate = (!bmr_fsm_state_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V"   --->   Operation 19 'read' 'empty' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_26 = extractvalue i641 %empty"   --->   Operation 20 'extractvalue' 'tmp_26' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_24 = extractvalue i641 %empty"   --->   Operation 21 'extractvalue' 'tmp_24' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_27 = extractvalue i641 %empty"   --->   Operation 22 'extractvalue' 'tmp_27' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dst_ip_addr_V = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_26, i32 128, i32 159"   --->   Operation 23 'partselect' 'dst_ip_addr_V' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rhs_V = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %regSubNetMask"   --->   Operation 24 'read' 'rhs_V' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_V_1 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %regDefaultGateway"   --->   Operation 25 'read' 'lhs_V_1' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1049)   --->   "%xor_ln1049 = xor i32 %lhs_V_1, i32 %dst_ip_addr_V"   --->   Operation 26 'xor' 'xor_ln1049' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1049)   --->   "%and_ln1049 = and i32 %rhs_V, i32 %xor_ln1049"   --->   Operation 27 'and' 'and_ln1049' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1049 = icmp_eq  i32 %and_ln1049, i32 0"   --->   Operation 28 'icmp' 'icmp_ln1049' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln1049, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:58]   --->   Operation 29 'br' 'br_ln58' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %tmp_27, void, void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:67]   --->   Operation 30 'br' 'br_ln67' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %bmr_fsm_state"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!bmr_fsm_state_load & tmp & !tmp_27)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln68 = br void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:68]   --->   Operation 32 'br' 'br_ln68' <Predicate = (!bmr_fsm_state_load & tmp & !tmp_27)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln69 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:69]   --->   Operation 33 'br' 'br_ln69' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln70 = br void %broadcaster_and_mac_request.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:70]   --->   Operation 34 'br' 'br_ln70' <Predicate = (!bmr_fsm_state_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:72]   --->   Operation 35 'br' 'br_ln72' <Predicate = (bmr_fsm_state_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_26 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V"   --->   Operation 36 'read' 'empty_26' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_20 = extractvalue i641 %empty_26"   --->   Operation 37 'extractvalue' 'tmp_20' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_21 = extractvalue i641 %empty_26"   --->   Operation 38 'extractvalue' 'tmp_21' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_28 = extractvalue i641 %empty_26"   --->   Operation 39 'extractvalue' 'tmp_28' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %tmp_28, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:78]   --->   Operation 40 'br' 'br_ln78' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %bmr_fsm_state"   --->   Operation 41 'store' 'store_ln0' <Predicate = (bmr_fsm_state_load & tmp & tmp_28)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln79 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:79]   --->   Operation 42 'br' 'br_ln79' <Predicate = (bmr_fsm_state_load & tmp & tmp_28)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln80 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:80]   --->   Operation 43 'br' 'br_ln80' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln81 = br void %broadcaster_and_mac_request.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:81]   --->   Operation 44 'br' 'br_ln81' <Predicate = (bmr_fsm_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 45 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest_V, i32 %lhs_V_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!bmr_fsm_state_load & tmp & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest_V, i32 %dst_ip_addr_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!bmr_fsm_state_load & tmp & icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_52_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %tmp_27, i64 %tmp_24, i512 %tmp_26" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'bitconcatenate' 'tmp_52_i' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i577 %tmp_52_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'zext' 'zext_ln174_1' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ip_header_out, i1024 %zext_ln174_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (!bmr_fsm_state_load & tmp)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_47_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %tmp_28, i64 %tmp_21, i512 %tmp_20" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'bitconcatenate' 'tmp_47_i' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %tmp_47_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'zext' 'zext_ln174' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %no_ip_header_out, i1024 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (bmr_fsm_state_load & tmp)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest_V, i32 %lhs_V_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (!bmr_fsm_state_load & tmp & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!bmr_fsm_state_load & tmp & !icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest_V, i32 %dst_ip_addr_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = (!bmr_fsm_state_load & tmp & icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:59]   --->   Operation 56 'br' 'br_ln59' <Predicate = (!bmr_fsm_state_load & tmp & icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpTableRequest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ regSubNetMask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regDefaultGateway]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bmr_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_header_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ no_ip_header_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specpipeline_ln0   (specpipeline  ) [ 0000]
bmr_fsm_state_load (load          ) [ 0111]
tmp                (nbreadreq     ) [ 0111]
br_ln52            (br            ) [ 0000]
br_ln54            (br            ) [ 0000]
empty              (read          ) [ 0000]
tmp_26             (extractvalue  ) [ 0110]
tmp_24             (extractvalue  ) [ 0110]
tmp_27             (extractvalue  ) [ 0110]
dst_ip_addr_V      (partselect    ) [ 0111]
rhs_V              (read          ) [ 0000]
lhs_V_1            (read          ) [ 0111]
xor_ln1049         (xor           ) [ 0000]
and_ln1049         (and           ) [ 0000]
icmp_ln1049        (icmp          ) [ 0111]
br_ln58            (br            ) [ 0000]
br_ln67            (br            ) [ 0000]
store_ln0          (store         ) [ 0000]
br_ln68            (br            ) [ 0000]
br_ln69            (br            ) [ 0000]
br_ln70            (br            ) [ 0000]
br_ln72            (br            ) [ 0000]
empty_26           (read          ) [ 0000]
tmp_20             (extractvalue  ) [ 0110]
tmp_21             (extractvalue  ) [ 0110]
tmp_28             (extractvalue  ) [ 0110]
br_ln78            (br            ) [ 0000]
store_ln0          (store         ) [ 0000]
br_ln79            (br            ) [ 0000]
br_ln80            (br            ) [ 0000]
br_ln81            (br            ) [ 0000]
tmp_52_i           (bitconcatenate) [ 0000]
zext_ln174_1       (zext          ) [ 0000]
write_ln174        (write         ) [ 0000]
tmp_47_i           (bitconcatenate) [ 0000]
zext_ln174         (zext          ) [ 0000]
write_ln174        (write         ) [ 0000]
write_ln174        (write         ) [ 0000]
br_ln0             (br            ) [ 0000]
write_ln174        (write         ) [ 0000]
br_ln59            (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataIn_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arpTableRequest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableRequest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regSubNetMask">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSubNetMask"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regDefaultGateway">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regDefaultGateway"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bmr_fsm_state">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmr_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ip_header_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_header_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="no_ip_header_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_ip_header_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_nbreadreq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="64" slack="0"/>
<pin id="63" dir="0" index="4" bw="1" slack="0"/>
<pin id="64" dir="0" index="5" bw="1" slack="0"/>
<pin id="65" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="641" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="0" index="3" bw="64" slack="0"/>
<pin id="77" dir="0" index="4" bw="1" slack="0"/>
<pin id="78" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_26/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rhs_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lhs_V_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln174_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="1024" slack="0"/>
<pin id="106" dir="0" index="2" bw="577" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln174_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="0" index="2" bw="577" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="641" slack="0"/>
<pin id="119" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_26/1 tmp_20/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="641" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_24/1 tmp_21/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="641" slack="0"/>
<pin id="127" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_27/1 tmp_28/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="512" slack="1"/>
<pin id="131" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 tmp_20 "/>
</bind>
</comp>

<comp id="133" class="1005" name="reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 tmp_21 "/>
</bind>
</comp>

<comp id="137" class="1004" name="bmr_fsm_state_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bmr_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="dst_ip_addr_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="512" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="0" index="3" bw="9" slack="0"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_ip_addr_V/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="xor_ln1049_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1049/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="and_ln1049_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1049/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln1049_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_52_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="577" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="1"/>
<pin id="184" dir="0" index="2" bw="64" slack="1"/>
<pin id="185" dir="0" index="3" bw="512" slack="1"/>
<pin id="186" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52_i/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln174_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="577" slack="0"/>
<pin id="192" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_47_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="577" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="1"/>
<pin id="198" dir="0" index="2" bw="64" slack="1"/>
<pin id="199" dir="0" index="3" bw="512" slack="1"/>
<pin id="200" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47_i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln174_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="577" slack="0"/>
<pin id="206" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="bmr_fsm_state_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bmr_fsm_state_load "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_27_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="222" class="1005" name="dst_ip_addr_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_ip_addr_V "/>
</bind>
</comp>

<comp id="227" class="1005" name="lhs_V_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln1049_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_28_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="72" pin="5"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="72" pin="5"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="72" pin="5"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="117" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="121" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="117" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="155"><net_src comp="90" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="141" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="133" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="129" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="193"><net_src comp="181" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="133" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="129" pin="1"/><net_sink comp="195" pin=3"/></net>

<net id="207"><net_src comp="195" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="212"><net_src comp="137" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="58" pin="6"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="125" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="225"><net_src comp="141" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="230"><net_src comp="90" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="235"><net_src comp="163" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="125" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="195" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arpTableRequest_V | {3 }
	Port: bmr_fsm_state | {1 }
	Port: ip_header_out | {2 }
	Port: no_ip_header_out | {2 }
 - Input state : 
	Port: broadcaster_and_mac_request : dataIn_V_data_V | {1 }
	Port: broadcaster_and_mac_request : dataIn_V_keep_V | {1 }
	Port: broadcaster_and_mac_request : dataIn_V_strb_V | {1 }
	Port: broadcaster_and_mac_request : dataIn_V_last_V | {1 }
	Port: broadcaster_and_mac_request : regSubNetMask | {1 }
	Port: broadcaster_and_mac_request : regDefaultGateway | {1 }
	Port: broadcaster_and_mac_request : bmr_fsm_state | {1 }
  - Chain level:
	State 1
		br_ln52 : 1
		dst_ip_addr_V : 1
		xor_ln1049 : 2
		and_ln1049 : 2
		icmp_ln1049 : 2
		br_ln58 : 3
		br_ln67 : 1
		br_ln78 : 1
	State 2
		zext_ln174_1 : 1
		write_ln174 : 2
		zext_ln174 : 1
		write_ln174 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln1049_fu_151    |    0    |    32   |
|----------|--------------------------|---------|---------|
|    and   |     and_ln1049_fu_157    |    0    |    32   |
|----------|--------------------------|---------|---------|
|   icmp   |    icmp_ln1049_fu_163    |    0    |    20   |
|----------|--------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_58   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      grp_read_fu_72      |    0    |    0    |
|   read   |     rhs_V_read_fu_84     |    0    |    0    |
|          |    lhs_V_1_read_fu_90    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      grp_write_fu_96     |    0    |    0    |
|   write  | write_ln174_write_fu_103 |    0    |    0    |
|          | write_ln174_write_fu_110 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_117        |    0    |    0    |
|extractvalue|        grp_fu_121        |    0    |    0    |
|          |        grp_fu_125        |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|   dst_ip_addr_V_fu_141   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      tmp_52_i_fu_181     |    0    |    0    |
|          |      tmp_47_i_fu_195     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |    zext_ln174_1_fu_190   |    0    |    0    |
|          |     zext_ln174_fu_204    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    84   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|bmr_fsm_state_load_reg_209|    1   |
|   dst_ip_addr_V_reg_222  |   32   |
|    icmp_ln1049_reg_232   |    1   |
|      lhs_V_1_reg_227     |   32   |
|          reg_129         |   512  |
|          reg_133         |   64   |
|      tmp_27_reg_217      |    1   |
|      tmp_28_reg_236      |    1   |
|        tmp_reg_213       |    1   |
+--------------------------+--------+
|           Total          |   645  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   645  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   645  |   93   |
+-----------+--------+--------+--------+
