INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/buffer_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/debouncer_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/distortion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/i2s_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/mode_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/volume_color.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume_color
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
