Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c97f4a68656649c7b8417f0a61655045 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot iobuffer_tb_behav xil_defaultlib.iobuffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture io_buffer_arch of entity xil_defaultlib.iobuffer_example [iobuffer_example_default]
Compiling architecture behavioral of entity xil_defaultlib.iobuffer_tb
Built simulation snapshot iobuffer_tb_behav
