Design Assistant report for bias_card
Fri Jan 15 17:28:55 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Fri Jan 15 17:28:55 2010 ;
; Revision Name                     ; bias_card                           ;
; Top-level Entity Name             ; bias_card                           ;
; Family                            ; Stratix                             ;
; Total Critical Violations         ; 690                                 ;
; - Rule A102                       ; 690                                 ;
; Total High Violations             ; 1                                   ;
; - Rule R101                       ; 1                                   ;
; Total Medium Violations           ; 2                                   ;
; - Rule C105                       ; 1                                   ;
; - Rule C106                       ; 1                                   ;
; Total Information only Violations ; 161                                 ;
; - Rule T101                       ; 111                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                                   ; Setting      ; To ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                    ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                            ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                        ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                           ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                        ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                     ; On           ;    ;
; Rule C102: Logic cell should not be used to generate inverted clock                                                                                                                                                                                                                      ; On           ;    ;
; Rule C103: Gated clock is not feeding at least a pre-defined number of clock port to effectively save power                                                                                                                                                                              ; On           ;    ;
; Rule C104: Clock signal source should drive only input clock ports                                                                                                                                                                                                                       ; On           ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.)     ; On           ;    ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges                                                                                                                                                                                    ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                             ; On           ;    ;
; Rule R102: External reset should be synchronized using two cascaded registers                                                                                                                                                                                                            ; On           ;    ;
; Rule R103: External reset should be correctly synchronized                                                                                                                                                                                                                               ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and is used in the other clock domain, should be correctly synchronized                                                                                                                                                ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and is used in the other clock domain, should be synchronized                                                                                                                                                          ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                         ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                                 ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                                 ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                               ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                        ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                             ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                               ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                             ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                          ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                             ; On           ;    ;
; Rule A109: Combinational logic should not directly drive write enable signal of asynchronous RAM                                                                                                                                                                                         ; On           ;    ;
; Rule A110: Design should not contain asynchronous memory                                                                                                                                                                                                                                 ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                                 ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                    ; On           ;    ;
; Rule S103: More than one asynchronous signal port of the same register should not be driven by the same signal source                                                                                                                                                                    ; On           ;    ;
; Rule S104: Clock port and any other signal port of same register should not be driven by the same signal source                                                                                                                                                                          ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                            ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                     ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                  ; On           ;    ;
; Rule H101: Only one VREF pin should be assigned to the HardCopy test pin in an I/O bank (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.) ; On           ;    ;
; Rule H102: PLL clock output drives multiple clock network types (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.)                         ; On           ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                            ; Off          ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                       ; Off          ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                         ; Off          ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                             ; Off          ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                            ; Off          ;    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Rule name                                                                                                                  ; Name                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 1   ;                                                                                    ;
;  Structure 1                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][15]  ;
;  Structure 1                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3635    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 2   ;                                                                                    ;
;  Structure 2                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][15]  ;
;  Structure 2                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3636    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 3   ;                                                                                    ;
;  Structure 3                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][15]  ;
;  Structure 3                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3637    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 4   ;                                                                                    ;
;  Structure 4                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][15]  ;
;  Structure 4                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3638    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 5   ;                                                                                    ;
;  Structure 5                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][15]  ;
;  Structure 5                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3639    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 6   ;                                                                                    ;
;  Structure 6                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][15]  ;
;  Structure 6                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3640    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 7   ;                                                                                    ;
;  Structure 7                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][15]  ;
;  Structure 7                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3641    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 8   ;                                                                                    ;
;  Structure 8                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][15]  ;
;  Structure 8                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3642    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 9   ;                                                                                    ;
;  Structure 9                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][15]  ;
;  Structure 9                                                                                                               ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3643    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 10  ;                                                                                    ;
;  Structure 10                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][15]  ;
;  Structure 10                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3644    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 11  ;                                                                                    ;
;  Structure 11                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][15] ;
;  Structure 11                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3645    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 12  ;                                                                                    ;
;  Structure 12                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][15] ;
;  Structure 12                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3646    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 13  ;                                                                                    ;
;  Structure 13                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][15] ;
;  Structure 13                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3647    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 14  ;                                                                                    ;
;  Structure 14                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][15] ;
;  Structure 14                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3648    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 15  ;                                                                                    ;
;  Structure 15                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][15] ;
;  Structure 15                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3649    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 16  ;                                                                                    ;
;  Structure 16                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][15] ;
;  Structure 16                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3651    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 17  ;                                                                                    ;
;  Structure 17                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][15] ;
;  Structure 17                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3653    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 18  ;                                                                                    ;
;  Structure 18                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][15] ;
;  Structure 18                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3655    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 19  ;                                                                                    ;
;  Structure 19                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][15] ;
;  Structure 19                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3657    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 20  ;                                                                                    ;
;  Structure 20                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][15] ;
;  Structure 20                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3659    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 21  ;                                                                                    ;
;  Structure 21                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][15] ;
;  Structure 21                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3661    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 22  ;                                                                                    ;
;  Structure 22                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][15] ;
;  Structure 22                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3663    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 23  ;                                                                                    ;
;  Structure 23                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][15] ;
;  Structure 23                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3665    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 24  ;                                                                                    ;
;  Structure 24                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][15] ;
;  Structure 24                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3667    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 25  ;                                                                                    ;
;  Structure 25                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][15] ;
;  Structure 25                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3669    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 26  ;                                                                                    ;
;  Structure 26                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][15] ;
;  Structure 26                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3671    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 27  ;                                                                                    ;
;  Structure 27                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][15] ;
;  Structure 27                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3673    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 28  ;                                                                                    ;
;  Structure 28                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][15] ;
;  Structure 28                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3675    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 29  ;                                                                                    ;
;  Structure 29                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][15] ;
;  Structure 29                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3677    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 30  ;                                                                                    ;
;  Structure 30                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][15] ;
;  Structure 30                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3679    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 31  ;                                                                                    ;
;  Structure 31                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][15] ;
;  Structure 31                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3681    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 32  ;                                                                                    ;
;  Structure 32                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][15] ;
;  Structure 32                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3682    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 33  ;                                                                                    ;
;  Structure 33                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][15]  ;
;  Structure 33                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1323    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 34  ;                                                                                    ;
;  Structure 34                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][15]  ;
;  Structure 34                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1324    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 35  ;                                                                                    ;
;  Structure 35                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][15]  ;
;  Structure 35                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1325    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 36  ;                                                                                    ;
;  Structure 36                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][15]  ;
;  Structure 36                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1326    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 37  ;                                                                                    ;
;  Structure 37                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][15]  ;
;  Structure 37                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1327    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 38  ;                                                                                    ;
;  Structure 38                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][15]  ;
;  Structure 38                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1328    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 39  ;                                                                                    ;
;  Structure 39                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][15] ;
;  Structure 39                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1329    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 40  ;                                                                                    ;
;  Structure 40                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][15]  ;
;  Structure 40                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1330    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 41  ;                                                                                    ;
;  Structure 41                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][15]  ;
;  Structure 41                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1331    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 42  ;                                                                                    ;
;  Structure 42                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][15]  ;
;  Structure 42                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1332    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 43  ;                                                                                    ;
;  Structure 43                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][15] ;
;  Structure 43                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1333    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 44  ;                                                                                    ;
;  Structure 44                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][14]  ;
;  Structure 44                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3683    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 45  ;                                                                                    ;
;  Structure 45                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][14]  ;
;  Structure 45                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3684    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 46  ;                                                                                    ;
;  Structure 46                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][14]  ;
;  Structure 46                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3685    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 47  ;                                                                                    ;
;  Structure 47                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][14]  ;
;  Structure 47                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3686    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 48  ;                                                                                    ;
;  Structure 48                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][14]  ;
;  Structure 48                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3687    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 49  ;                                                                                    ;
;  Structure 49                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][14]  ;
;  Structure 49                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3688    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 50  ;                                                                                    ;
;  Structure 50                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][14]  ;
;  Structure 50                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3689    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 51  ;                                                                                    ;
;  Structure 51                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][14]  ;
;  Structure 51                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3690    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 52  ;                                                                                    ;
;  Structure 52                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][14]  ;
;  Structure 52                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3691    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 53  ;                                                                                    ;
;  Structure 53                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][14]  ;
;  Structure 53                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3692    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 54  ;                                                                                    ;
;  Structure 54                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][14] ;
;  Structure 54                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3693    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 55  ;                                                                                    ;
;  Structure 55                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][14] ;
;  Structure 55                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3694    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 56  ;                                                                                    ;
;  Structure 56                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][14] ;
;  Structure 56                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3695    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 57  ;                                                                                    ;
;  Structure 57                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][14] ;
;  Structure 57                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3696    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 58  ;                                                                                    ;
;  Structure 58                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][14] ;
;  Structure 58                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3697    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 59  ;                                                                                    ;
;  Structure 59                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][14] ;
;  Structure 59                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3698    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 60  ;                                                                                    ;
;  Structure 60                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][14] ;
;  Structure 60                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3699    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 61  ;                                                                                    ;
;  Structure 61                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][14] ;
;  Structure 61                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3700    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 62  ;                                                                                    ;
;  Structure 62                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][14] ;
;  Structure 62                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3701    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 63  ;                                                                                    ;
;  Structure 63                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][14] ;
;  Structure 63                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3702    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 64  ;                                                                                    ;
;  Structure 64                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][14] ;
;  Structure 64                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3703    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 65  ;                                                                                    ;
;  Structure 65                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][14] ;
;  Structure 65                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3704    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 66  ;                                                                                    ;
;  Structure 66                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][14] ;
;  Structure 66                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3705    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 67  ;                                                                                    ;
;  Structure 67                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][14] ;
;  Structure 67                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3706    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 68  ;                                                                                    ;
;  Structure 68                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][14] ;
;  Structure 68                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3707    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 69  ;                                                                                    ;
;  Structure 69                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][14] ;
;  Structure 69                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3708    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 70  ;                                                                                    ;
;  Structure 70                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][14] ;
;  Structure 70                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3709    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 71  ;                                                                                    ;
;  Structure 71                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][14] ;
;  Structure 71                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3710    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 72  ;                                                                                    ;
;  Structure 72                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][14] ;
;  Structure 72                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3711    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 73  ;                                                                                    ;
;  Structure 73                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][14] ;
;  Structure 73                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3712    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 74  ;                                                                                    ;
;  Structure 74                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][14] ;
;  Structure 74                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3713    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 75  ;                                                                                    ;
;  Structure 75                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][14] ;
;  Structure 75                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3714    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 76  ;                                                                                    ;
;  Structure 76                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][14]  ;
;  Structure 76                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1334    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 77  ;                                                                                    ;
;  Structure 77                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][14]  ;
;  Structure 77                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1335    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 78  ;                                                                                    ;
;  Structure 78                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][14]  ;
;  Structure 78                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1336    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 79  ;                                                                                    ;
;  Structure 79                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][14]  ;
;  Structure 79                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1337    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 80  ;                                                                                    ;
;  Structure 80                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][14]  ;
;  Structure 80                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1338    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 81  ;                                                                                    ;
;  Structure 81                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][14]  ;
;  Structure 81                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1339    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 82  ;                                                                                    ;
;  Structure 82                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][14] ;
;  Structure 82                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1340    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 83  ;                                                                                    ;
;  Structure 83                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][14]  ;
;  Structure 83                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1341    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 84  ;                                                                                    ;
;  Structure 84                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][14]  ;
;  Structure 84                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1342    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 85  ;                                                                                    ;
;  Structure 85                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][14]  ;
;  Structure 85                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1343    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 86  ;                                                                                    ;
;  Structure 86                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][14] ;
;  Structure 86                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1344    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 87  ;                                                                                    ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[0]      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~30                      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[1]      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[2]      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[3]      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[4]      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[5]      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~31                      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~32                      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Add2~1                    ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~33                      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~14               ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~35                      ;
;  Structure 87                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~34                      ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 88  ;                                                                                    ;
;  Structure 88                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][13]  ;
;  Structure 88                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3715    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 89  ;                                                                                    ;
;  Structure 89                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][13]  ;
;  Structure 89                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3716    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 90  ;                                                                                    ;
;  Structure 90                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][13]  ;
;  Structure 90                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3717    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 91  ;                                                                                    ;
;  Structure 91                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][13]  ;
;  Structure 91                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3718    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 92  ;                                                                                    ;
;  Structure 92                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][13]  ;
;  Structure 92                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3719    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 93  ;                                                                                    ;
;  Structure 93                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][13]  ;
;  Structure 93                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3720    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 94  ;                                                                                    ;
;  Structure 94                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][13]  ;
;  Structure 94                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3721    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 95  ;                                                                                    ;
;  Structure 95                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][13]  ;
;  Structure 95                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3722    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 96  ;                                                                                    ;
;  Structure 96                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][13]  ;
;  Structure 96                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3723    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 97  ;                                                                                    ;
;  Structure 97                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][13]  ;
;  Structure 97                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3724    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 98  ;                                                                                    ;
;  Structure 98                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][13] ;
;  Structure 98                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3725    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 99  ;                                                                                    ;
;  Structure 99                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][13] ;
;  Structure 99                                                                                                              ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3726    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 100 ;                                                                                    ;
;  Structure 100                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][13] ;
;  Structure 100                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3727    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 101 ;                                                                                    ;
;  Structure 101                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][13] ;
;  Structure 101                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3728    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 102 ;                                                                                    ;
;  Structure 102                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][13] ;
;  Structure 102                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3729    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 103 ;                                                                                    ;
;  Structure 103                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][13] ;
;  Structure 103                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3730    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 104 ;                                                                                    ;
;  Structure 104                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][13] ;
;  Structure 104                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3731    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 105 ;                                                                                    ;
;  Structure 105                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][13] ;
;  Structure 105                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3732    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 106 ;                                                                                    ;
;  Structure 106                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][13] ;
;  Structure 106                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3733    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 107 ;                                                                                    ;
;  Structure 107                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][13] ;
;  Structure 107                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3734    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 108 ;                                                                                    ;
;  Structure 108                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][13] ;
;  Structure 108                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3735    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 109 ;                                                                                    ;
;  Structure 109                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][13] ;
;  Structure 109                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3736    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 110 ;                                                                                    ;
;  Structure 110                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][13] ;
;  Structure 110                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3737    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 111 ;                                                                                    ;
;  Structure 111                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][13] ;
;  Structure 111                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3738    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 112 ;                                                                                    ;
;  Structure 112                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][13] ;
;  Structure 112                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3739    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 113 ;                                                                                    ;
;  Structure 113                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][13] ;
;  Structure 113                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3740    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 114 ;                                                                                    ;
;  Structure 114                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][13] ;
;  Structure 114                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3741    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 115 ;                                                                                    ;
;  Structure 115                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][13] ;
;  Structure 115                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3742    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 116 ;                                                                                    ;
;  Structure 116                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][13] ;
;  Structure 116                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3743    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 117 ;                                                                                    ;
;  Structure 117                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][13] ;
;  Structure 117                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3744    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 118 ;                                                                                    ;
;  Structure 118                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][13] ;
;  Structure 118                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3745    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 119 ;                                                                                    ;
;  Structure 119                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][13] ;
;  Structure 119                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3746    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 120 ;                                                                                    ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[0]      ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~37                      ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[2]      ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[1]      ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[3]      ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~38                      ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~40                      ;
;  Structure 120                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|i~39                      ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 121 ;                                                                                    ;
;  Structure 121                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][13]  ;
;  Structure 121                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1345    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 122 ;                                                                                    ;
;  Structure 122                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][13]  ;
;  Structure 122                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1346    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 123 ;                                                                                    ;
;  Structure 123                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][13]  ;
;  Structure 123                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1347    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 124 ;                                                                                    ;
;  Structure 124                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][13]  ;
;  Structure 124                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1348    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 125 ;                                                                                    ;
;  Structure 125                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][13]  ;
;  Structure 125                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1349    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 126 ;                                                                                    ;
;  Structure 126                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][13]  ;
;  Structure 126                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1350    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 127 ;                                                                                    ;
;  Structure 127                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][13] ;
;  Structure 127                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1351    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 128 ;                                                                                    ;
;  Structure 128                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][13]  ;
;  Structure 128                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1352    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 129 ;                                                                                    ;
;  Structure 129                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][13]  ;
;  Structure 129                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1353    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 130 ;                                                                                    ;
;  Structure 130                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][13]  ;
;  Structure 130                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1354    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 131 ;                                                                                    ;
;  Structure 131                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][13] ;
;  Structure 131                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1355    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 132 ;                                                                                    ;
;  Structure 132                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][12]  ;
;  Structure 132                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3747    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 133 ;                                                                                    ;
;  Structure 133                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][12]  ;
;  Structure 133                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3748    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 134 ;                                                                                    ;
;  Structure 134                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][12]  ;
;  Structure 134                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3749    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 135 ;                                                                                    ;
;  Structure 135                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][12]  ;
;  Structure 135                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3750    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 136 ;                                                                                    ;
;  Structure 136                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][12]  ;
;  Structure 136                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3751    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 137 ;                                                                                    ;
;  Structure 137                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][12]  ;
;  Structure 137                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3752    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 138 ;                                                                                    ;
;  Structure 138                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][12]  ;
;  Structure 138                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3753    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 139 ;                                                                                    ;
;  Structure 139                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][12]  ;
;  Structure 139                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3754    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 140 ;                                                                                    ;
;  Structure 140                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][12]  ;
;  Structure 140                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3755    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 141 ;                                                                                    ;
;  Structure 141                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][12]  ;
;  Structure 141                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3756    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 142 ;                                                                                    ;
;  Structure 142                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][12] ;
;  Structure 142                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3757    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 143 ;                                                                                    ;
;  Structure 143                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][12] ;
;  Structure 143                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3758    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 144 ;                                                                                    ;
;  Structure 144                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][12] ;
;  Structure 144                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3759    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 145 ;                                                                                    ;
;  Structure 145                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][12] ;
;  Structure 145                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3760    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 146 ;                                                                                    ;
;  Structure 146                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][12] ;
;  Structure 146                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3761    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 147 ;                                                                                    ;
;  Structure 147                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][12] ;
;  Structure 147                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3762    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 148 ;                                                                                    ;
;  Structure 148                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][12] ;
;  Structure 148                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3763    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 149 ;                                                                                    ;
;  Structure 149                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][12] ;
;  Structure 149                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3764    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 150 ;                                                                                    ;
;  Structure 150                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][12] ;
;  Structure 150                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3765    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 151 ;                                                                                    ;
;  Structure 151                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][12] ;
;  Structure 151                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3766    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 152 ;                                                                                    ;
;  Structure 152                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][12] ;
;  Structure 152                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3767    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 153 ;                                                                                    ;
;  Structure 153                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][12] ;
;  Structure 153                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3768    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 154 ;                                                                                    ;
;  Structure 154                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][12] ;
;  Structure 154                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3769    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 155 ;                                                                                    ;
;  Structure 155                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][12] ;
;  Structure 155                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3770    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 156 ;                                                                                    ;
;  Structure 156                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][12] ;
;  Structure 156                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3771    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 157 ;                                                                                    ;
;  Structure 157                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][12] ;
;  Structure 157                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3772    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 158 ;                                                                                    ;
;  Structure 158                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][12] ;
;  Structure 158                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3773    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 159 ;                                                                                    ;
;  Structure 159                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][12] ;
;  Structure 159                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3774    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 160 ;                                                                                    ;
;  Structure 160                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][12] ;
;  Structure 160                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3775    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 161 ;                                                                                    ;
;  Structure 161                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][12] ;
;  Structure 161                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3776    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 162 ;                                                                                    ;
;  Structure 162                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][12] ;
;  Structure 162                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3777    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 163 ;                                                                                    ;
;  Structure 163                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][12] ;
;  Structure 163                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3778    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 164 ;                                                                                    ;
;  Structure 164                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][12]  ;
;  Structure 164                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1356    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 165 ;                                                                                    ;
;  Structure 165                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][12]  ;
;  Structure 165                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1357    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 166 ;                                                                                    ;
;  Structure 166                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][12]  ;
;  Structure 166                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1358    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 167 ;                                                                                    ;
;  Structure 167                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][12]  ;
;  Structure 167                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1359    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 168 ;                                                                                    ;
;  Structure 168                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][12]  ;
;  Structure 168                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1360    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 169 ;                                                                                    ;
;  Structure 169                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][12]  ;
;  Structure 169                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1361    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 170 ;                                                                                    ;
;  Structure 170                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][12] ;
;  Structure 170                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1362    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 171 ;                                                                                    ;
;  Structure 171                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][12]  ;
;  Structure 171                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1363    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 172 ;                                                                                    ;
;  Structure 172                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][12]  ;
;  Structure 172                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1364    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 173 ;                                                                                    ;
;  Structure 173                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][12]  ;
;  Structure 173                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1365    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 174 ;                                                                                    ;
;  Structure 174                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][12] ;
;  Structure 174                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1366    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 175 ;                                                                                    ;
;  Structure 175                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][11]  ;
;  Structure 175                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3779    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 176 ;                                                                                    ;
;  Structure 176                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][11]  ;
;  Structure 176                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3780    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 177 ;                                                                                    ;
;  Structure 177                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][11]  ;
;  Structure 177                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3781    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 178 ;                                                                                    ;
;  Structure 178                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][11]  ;
;  Structure 178                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3782    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 179 ;                                                                                    ;
;  Structure 179                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][11]  ;
;  Structure 179                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3783    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 180 ;                                                                                    ;
;  Structure 180                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][11]  ;
;  Structure 180                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3784    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 181 ;                                                                                    ;
;  Structure 181                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][11]  ;
;  Structure 181                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3785    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 182 ;                                                                                    ;
;  Structure 182                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][11]  ;
;  Structure 182                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3786    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 183 ;                                                                                    ;
;  Structure 183                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][11]  ;
;  Structure 183                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3787    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 184 ;                                                                                    ;
;  Structure 184                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][11]  ;
;  Structure 184                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3788    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 185 ;                                                                                    ;
;  Structure 185                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][11] ;
;  Structure 185                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3789    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 186 ;                                                                                    ;
;  Structure 186                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][11] ;
;  Structure 186                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3790    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 187 ;                                                                                    ;
;  Structure 187                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][11] ;
;  Structure 187                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3791    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 188 ;                                                                                    ;
;  Structure 188                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][11] ;
;  Structure 188                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3792    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 189 ;                                                                                    ;
;  Structure 189                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][11] ;
;  Structure 189                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3793    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 190 ;                                                                                    ;
;  Structure 190                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][11] ;
;  Structure 190                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3794    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 191 ;                                                                                    ;
;  Structure 191                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][11] ;
;  Structure 191                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3795    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 192 ;                                                                                    ;
;  Structure 192                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][11] ;
;  Structure 192                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3796    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 193 ;                                                                                    ;
;  Structure 193                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][11] ;
;  Structure 193                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3797    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 194 ;                                                                                    ;
;  Structure 194                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][11] ;
;  Structure 194                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3798    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 195 ;                                                                                    ;
;  Structure 195                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][11] ;
;  Structure 195                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3799    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 196 ;                                                                                    ;
;  Structure 196                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][11] ;
;  Structure 196                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3800    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 197 ;                                                                                    ;
;  Structure 197                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][11] ;
;  Structure 197                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3801    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 198 ;                                                                                    ;
;  Structure 198                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][11] ;
;  Structure 198                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3802    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 199 ;                                                                                    ;
;  Structure 199                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][11] ;
;  Structure 199                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3803    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 200 ;                                                                                    ;
;  Structure 200                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][11] ;
;  Structure 200                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3804    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 201 ;                                                                                    ;
;  Structure 201                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][11] ;
;  Structure 201                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3805    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 202 ;                                                                                    ;
;  Structure 202                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][11] ;
;  Structure 202                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3806    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 203 ;                                                                                    ;
;  Structure 203                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][11] ;
;  Structure 203                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3807    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 204 ;                                                                                    ;
;  Structure 204                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][11] ;
;  Structure 204                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3808    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 205 ;                                                                                    ;
;  Structure 205                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][11] ;
;  Structure 205                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3809    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 206 ;                                                                                    ;
;  Structure 206                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][11] ;
;  Structure 206                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3810    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 207 ;                                                                                    ;
;  Structure 207                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][11]  ;
;  Structure 207                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1367    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 208 ;                                                                                    ;
;  Structure 208                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][11]  ;
;  Structure 208                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1368    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 209 ;                                                                                    ;
;  Structure 209                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][11]  ;
;  Structure 209                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1369    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 210 ;                                                                                    ;
;  Structure 210                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][11]  ;
;  Structure 210                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1370    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 211 ;                                                                                    ;
;  Structure 211                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][11]  ;
;  Structure 211                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1371    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 212 ;                                                                                    ;
;  Structure 212                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][11]  ;
;  Structure 212                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1372    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 213 ;                                                                                    ;
;  Structure 213                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][11] ;
;  Structure 213                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1373    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 214 ;                                                                                    ;
;  Structure 214                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][11]  ;
;  Structure 214                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1374    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 215 ;                                                                                    ;
;  Structure 215                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][11]  ;
;  Structure 215                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1375    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 216 ;                                                                                    ;
;  Structure 216                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][11]  ;
;  Structure 216                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1376    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 217 ;                                                                                    ;
;  Structure 217                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][11] ;
;  Structure 217                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1377    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 218 ;                                                                                    ;
;  Structure 218                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][10]  ;
;  Structure 218                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3811    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 219 ;                                                                                    ;
;  Structure 219                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][10]  ;
;  Structure 219                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3812    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 220 ;                                                                                    ;
;  Structure 220                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][10]  ;
;  Structure 220                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3813    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 221 ;                                                                                    ;
;  Structure 221                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][10]  ;
;  Structure 221                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3814    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 222 ;                                                                                    ;
;  Structure 222                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][10]  ;
;  Structure 222                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3815    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 223 ;                                                                                    ;
;  Structure 223                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][10]  ;
;  Structure 223                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3816    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 224 ;                                                                                    ;
;  Structure 224                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][10]  ;
;  Structure 224                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3817    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 225 ;                                                                                    ;
;  Structure 225                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][10]  ;
;  Structure 225                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3818    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 226 ;                                                                                    ;
;  Structure 226                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][10]  ;
;  Structure 226                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3819    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 227 ;                                                                                    ;
;  Structure 227                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][10]  ;
;  Structure 227                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3820    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 228 ;                                                                                    ;
;  Structure 228                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][10] ;
;  Structure 228                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3821    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 229 ;                                                                                    ;
;  Structure 229                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][10] ;
;  Structure 229                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3822    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 230 ;                                                                                    ;
;  Structure 230                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][10] ;
;  Structure 230                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3823    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 231 ;                                                                                    ;
;  Structure 231                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][10] ;
;  Structure 231                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3824    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 232 ;                                                                                    ;
;  Structure 232                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][10] ;
;  Structure 232                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3825    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 233 ;                                                                                    ;
;  Structure 233                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][10] ;
;  Structure 233                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3826    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 234 ;                                                                                    ;
;  Structure 234                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][10] ;
;  Structure 234                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3827    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 235 ;                                                                                    ;
;  Structure 235                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][10] ;
;  Structure 235                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3828    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 236 ;                                                                                    ;
;  Structure 236                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][10] ;
;  Structure 236                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3829    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 237 ;                                                                                    ;
;  Structure 237                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][10] ;
;  Structure 237                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3830    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 238 ;                                                                                    ;
;  Structure 238                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][10] ;
;  Structure 238                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3831    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 239 ;                                                                                    ;
;  Structure 239                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][10] ;
;  Structure 239                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3832    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 240 ;                                                                                    ;
;  Structure 240                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][10] ;
;  Structure 240                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3833    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 241 ;                                                                                    ;
;  Structure 241                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][10] ;
;  Structure 241                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3834    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 242 ;                                                                                    ;
;  Structure 242                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][10] ;
;  Structure 242                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3835    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 243 ;                                                                                    ;
;  Structure 243                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][10] ;
;  Structure 243                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3836    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 244 ;                                                                                    ;
;  Structure 244                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][10] ;
;  Structure 244                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3837    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 245 ;                                                                                    ;
;  Structure 245                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][10] ;
;  Structure 245                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3838    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 246 ;                                                                                    ;
;  Structure 246                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][10] ;
;  Structure 246                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3839    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 247 ;                                                                                    ;
;  Structure 247                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][10] ;
;  Structure 247                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3840    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 248 ;                                                                                    ;
;  Structure 248                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][10] ;
;  Structure 248                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3841    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 249 ;                                                                                    ;
;  Structure 249                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][10] ;
;  Structure 249                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3842    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 250 ;                                                                                    ;
;  Structure 250                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][10]  ;
;  Structure 250                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1378    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 251 ;                                                                                    ;
;  Structure 251                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][10]  ;
;  Structure 251                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1379    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 252 ;                                                                                    ;
;  Structure 252                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][10]  ;
;  Structure 252                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1380    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 253 ;                                                                                    ;
;  Structure 253                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][10]  ;
;  Structure 253                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1381    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 254 ;                                                                                    ;
;  Structure 254                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][10]  ;
;  Structure 254                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1382    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 255 ;                                                                                    ;
;  Structure 255                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][10]  ;
;  Structure 255                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1383    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 256 ;                                                                                    ;
;  Structure 256                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][10] ;
;  Structure 256                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1384    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 257 ;                                                                                    ;
;  Structure 257                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][10]  ;
;  Structure 257                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1385    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 258 ;                                                                                    ;
;  Structure 258                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][10]  ;
;  Structure 258                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1386    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 259 ;                                                                                    ;
;  Structure 259                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][10]  ;
;  Structure 259                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1387    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 260 ;                                                                                    ;
;  Structure 260                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][10] ;
;  Structure 260                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1388    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 261 ;                                                                                    ;
;  Structure 261                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][9]   ;
;  Structure 261                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3843    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 262 ;                                                                                    ;
;  Structure 262                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][9]   ;
;  Structure 262                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3844    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 263 ;                                                                                    ;
;  Structure 263                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][9]   ;
;  Structure 263                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3845    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 264 ;                                                                                    ;
;  Structure 264                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][9]   ;
;  Structure 264                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3846    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 265 ;                                                                                    ;
;  Structure 265                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][9]   ;
;  Structure 265                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3847    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 266 ;                                                                                    ;
;  Structure 266                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][9]   ;
;  Structure 266                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3848    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 267 ;                                                                                    ;
;  Structure 267                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][9]   ;
;  Structure 267                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3849    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 268 ;                                                                                    ;
;  Structure 268                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][9]   ;
;  Structure 268                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3850    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 269 ;                                                                                    ;
;  Structure 269                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][9]   ;
;  Structure 269                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3851    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 270 ;                                                                                    ;
;  Structure 270                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][9]   ;
;  Structure 270                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3852    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 271 ;                                                                                    ;
;  Structure 271                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][9]  ;
;  Structure 271                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3853    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 272 ;                                                                                    ;
;  Structure 272                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][9]  ;
;  Structure 272                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3854    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 273 ;                                                                                    ;
;  Structure 273                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][9]  ;
;  Structure 273                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3855    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 274 ;                                                                                    ;
;  Structure 274                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][9]  ;
;  Structure 274                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3856    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 275 ;                                                                                    ;
;  Structure 275                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][9]  ;
;  Structure 275                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3857    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 276 ;                                                                                    ;
;  Structure 276                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][9]  ;
;  Structure 276                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3858    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 277 ;                                                                                    ;
;  Structure 277                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][9]  ;
;  Structure 277                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3859    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 278 ;                                                                                    ;
;  Structure 278                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][9]  ;
;  Structure 278                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3860    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 279 ;                                                                                    ;
;  Structure 279                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][9]  ;
;  Structure 279                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3861    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 280 ;                                                                                    ;
;  Structure 280                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][9]  ;
;  Structure 280                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3862    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 281 ;                                                                                    ;
;  Structure 281                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][9]  ;
;  Structure 281                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3863    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 282 ;                                                                                    ;
;  Structure 282                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][9]  ;
;  Structure 282                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3864    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 283 ;                                                                                    ;
;  Structure 283                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][9]  ;
;  Structure 283                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3865    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 284 ;                                                                                    ;
;  Structure 284                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][9]  ;
;  Structure 284                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3866    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 285 ;                                                                                    ;
;  Structure 285                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][9]  ;
;  Structure 285                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3867    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 286 ;                                                                                    ;
;  Structure 286                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][9]  ;
;  Structure 286                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3868    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 287 ;                                                                                    ;
;  Structure 287                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][9]  ;
;  Structure 287                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3869    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 288 ;                                                                                    ;
;  Structure 288                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][9]  ;
;  Structure 288                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3870    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 289 ;                                                                                    ;
;  Structure 289                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][9]  ;
;  Structure 289                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3871    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 290 ;                                                                                    ;
;  Structure 290                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][9]  ;
;  Structure 290                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3872    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 291 ;                                                                                    ;
;  Structure 291                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][9]  ;
;  Structure 291                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3873    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 292 ;                                                                                    ;
;  Structure 292                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][9]  ;
;  Structure 292                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3874    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 293 ;                                                                                    ;
;  Structure 293                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][9]   ;
;  Structure 293                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1389    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 294 ;                                                                                    ;
;  Structure 294                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][9]   ;
;  Structure 294                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1390    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 295 ;                                                                                    ;
;  Structure 295                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][9]   ;
;  Structure 295                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1391    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 296 ;                                                                                    ;
;  Structure 296                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][9]   ;
;  Structure 296                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1392    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 297 ;                                                                                    ;
;  Structure 297                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][9]   ;
;  Structure 297                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1393    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 298 ;                                                                                    ;
;  Structure 298                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][9]   ;
;  Structure 298                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1394    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 299 ;                                                                                    ;
;  Structure 299                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][9]  ;
;  Structure 299                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1395    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 300 ;                                                                                    ;
;  Structure 300                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][9]   ;
;  Structure 300                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1396    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 301 ;                                                                                    ;
;  Structure 301                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][9]   ;
;  Structure 301                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1397    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 302 ;                                                                                    ;
;  Structure 302                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][9]   ;
;  Structure 302                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1398    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 303 ;                                                                                    ;
;  Structure 303                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][9]  ;
;  Structure 303                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1399    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 304 ;                                                                                    ;
;  Structure 304                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][8]   ;
;  Structure 304                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3875    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 305 ;                                                                                    ;
;  Structure 305                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][8]   ;
;  Structure 305                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3876    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 306 ;                                                                                    ;
;  Structure 306                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][8]   ;
;  Structure 306                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3877    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 307 ;                                                                                    ;
;  Structure 307                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][8]   ;
;  Structure 307                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3878    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 308 ;                                                                                    ;
;  Structure 308                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][8]   ;
;  Structure 308                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3879    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 309 ;                                                                                    ;
;  Structure 309                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][8]   ;
;  Structure 309                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3880    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 310 ;                                                                                    ;
;  Structure 310                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][8]   ;
;  Structure 310                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3881    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 311 ;                                                                                    ;
;  Structure 311                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][8]   ;
;  Structure 311                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3882    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 312 ;                                                                                    ;
;  Structure 312                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][8]   ;
;  Structure 312                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3883    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 313 ;                                                                                    ;
;  Structure 313                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][8]   ;
;  Structure 313                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3884    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 314 ;                                                                                    ;
;  Structure 314                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][8]  ;
;  Structure 314                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3885    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 315 ;                                                                                    ;
;  Structure 315                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][8]  ;
;  Structure 315                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3886    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 316 ;                                                                                    ;
;  Structure 316                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][8]  ;
;  Structure 316                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3887    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 317 ;                                                                                    ;
;  Structure 317                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][8]  ;
;  Structure 317                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3888    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 318 ;                                                                                    ;
;  Structure 318                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][8]  ;
;  Structure 318                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3889    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 319 ;                                                                                    ;
;  Structure 319                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][8]  ;
;  Structure 319                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3890    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 320 ;                                                                                    ;
;  Structure 320                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][8]  ;
;  Structure 320                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3891    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 321 ;                                                                                    ;
;  Structure 321                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][8]  ;
;  Structure 321                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3892    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 322 ;                                                                                    ;
;  Structure 322                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][8]  ;
;  Structure 322                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3893    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 323 ;                                                                                    ;
;  Structure 323                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][8]  ;
;  Structure 323                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3894    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 324 ;                                                                                    ;
;  Structure 324                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][8]  ;
;  Structure 324                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3895    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 325 ;                                                                                    ;
;  Structure 325                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][8]  ;
;  Structure 325                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3896    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 326 ;                                                                                    ;
;  Structure 326                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][8]  ;
;  Structure 326                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3897    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 327 ;                                                                                    ;
;  Structure 327                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][8]  ;
;  Structure 327                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3898    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 328 ;                                                                                    ;
;  Structure 328                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][8]  ;
;  Structure 328                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3899    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 329 ;                                                                                    ;
;  Structure 329                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][8]  ;
;  Structure 329                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3900    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 330 ;                                                                                    ;
;  Structure 330                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][8]  ;
;  Structure 330                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3901    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 331 ;                                                                                    ;
;  Structure 331                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][8]  ;
;  Structure 331                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3902    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 332 ;                                                                                    ;
;  Structure 332                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][8]  ;
;  Structure 332                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3903    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 333 ;                                                                                    ;
;  Structure 333                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][8]  ;
;  Structure 333                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3904    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 334 ;                                                                                    ;
;  Structure 334                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][8]  ;
;  Structure 334                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3905    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 335 ;                                                                                    ;
;  Structure 335                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][8]  ;
;  Structure 335                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3906    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 336 ;                                                                                    ;
;  Structure 336                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][8]   ;
;  Structure 336                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1400    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 337 ;                                                                                    ;
;  Structure 337                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][8]   ;
;  Structure 337                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1401    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 338 ;                                                                                    ;
;  Structure 338                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][8]   ;
;  Structure 338                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1402    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 339 ;                                                                                    ;
;  Structure 339                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][8]   ;
;  Structure 339                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1403    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 340 ;                                                                                    ;
;  Structure 340                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][8]   ;
;  Structure 340                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1404    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 341 ;                                                                                    ;
;  Structure 341                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][8]   ;
;  Structure 341                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1405    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 342 ;                                                                                    ;
;  Structure 342                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][8]  ;
;  Structure 342                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1406    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 343 ;                                                                                    ;
;  Structure 343                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][8]   ;
;  Structure 343                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1407    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 344 ;                                                                                    ;
;  Structure 344                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][8]   ;
;  Structure 344                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1408    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 345 ;                                                                                    ;
;  Structure 345                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][8]   ;
;  Structure 345                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1409    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 346 ;                                                                                    ;
;  Structure 346                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][8]  ;
;  Structure 346                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1410    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 347 ;                                                                                    ;
;  Structure 347                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][7]   ;
;  Structure 347                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3907    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 348 ;                                                                                    ;
;  Structure 348                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][7]   ;
;  Structure 348                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3908    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 349 ;                                                                                    ;
;  Structure 349                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][7]   ;
;  Structure 349                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3909    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 350 ;                                                                                    ;
;  Structure 350                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][7]   ;
;  Structure 350                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3910    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 351 ;                                                                                    ;
;  Structure 351                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][7]   ;
;  Structure 351                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3911    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 352 ;                                                                                    ;
;  Structure 352                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][7]   ;
;  Structure 352                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3912    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 353 ;                                                                                    ;
;  Structure 353                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][7]   ;
;  Structure 353                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3913    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 354 ;                                                                                    ;
;  Structure 354                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][7]   ;
;  Structure 354                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3914    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 355 ;                                                                                    ;
;  Structure 355                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][7]   ;
;  Structure 355                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3915    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 356 ;                                                                                    ;
;  Structure 356                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][7]   ;
;  Structure 356                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3916    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 357 ;                                                                                    ;
;  Structure 357                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][7]  ;
;  Structure 357                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3917    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 358 ;                                                                                    ;
;  Structure 358                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][7]  ;
;  Structure 358                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3918    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 359 ;                                                                                    ;
;  Structure 359                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][7]  ;
;  Structure 359                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3919    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 360 ;                                                                                    ;
;  Structure 360                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][7]  ;
;  Structure 360                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3920    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 361 ;                                                                                    ;
;  Structure 361                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][7]  ;
;  Structure 361                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3921    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 362 ;                                                                                    ;
;  Structure 362                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][7]  ;
;  Structure 362                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3922    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 363 ;                                                                                    ;
;  Structure 363                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][7]  ;
;  Structure 363                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3923    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 364 ;                                                                                    ;
;  Structure 364                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][7]  ;
;  Structure 364                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3924    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 365 ;                                                                                    ;
;  Structure 365                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][7]  ;
;  Structure 365                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3925    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 366 ;                                                                                    ;
;  Structure 366                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][7]  ;
;  Structure 366                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3926    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 367 ;                                                                                    ;
;  Structure 367                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][7]  ;
;  Structure 367                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3927    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 368 ;                                                                                    ;
;  Structure 368                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][7]  ;
;  Structure 368                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3928    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 369 ;                                                                                    ;
;  Structure 369                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][7]  ;
;  Structure 369                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3929    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 370 ;                                                                                    ;
;  Structure 370                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][7]  ;
;  Structure 370                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3930    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 371 ;                                                                                    ;
;  Structure 371                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][7]  ;
;  Structure 371                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3931    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 372 ;                                                                                    ;
;  Structure 372                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][7]  ;
;  Structure 372                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3932    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 373 ;                                                                                    ;
;  Structure 373                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][7]  ;
;  Structure 373                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3933    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 374 ;                                                                                    ;
;  Structure 374                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][7]  ;
;  Structure 374                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3934    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 375 ;                                                                                    ;
;  Structure 375                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][7]  ;
;  Structure 375                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3935    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 376 ;                                                                                    ;
;  Structure 376                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][7]  ;
;  Structure 376                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3936    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 377 ;                                                                                    ;
;  Structure 377                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][7]  ;
;  Structure 377                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3937    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 378 ;                                                                                    ;
;  Structure 378                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][7]  ;
;  Structure 378                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3938    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 379 ;                                                                                    ;
;  Structure 379                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][7]   ;
;  Structure 379                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1411    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 380 ;                                                                                    ;
;  Structure 380                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][7]   ;
;  Structure 380                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1412    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 381 ;                                                                                    ;
;  Structure 381                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][7]   ;
;  Structure 381                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1413    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 382 ;                                                                                    ;
;  Structure 382                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][7]   ;
;  Structure 382                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1414    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 383 ;                                                                                    ;
;  Structure 383                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][7]   ;
;  Structure 383                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1415    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 384 ;                                                                                    ;
;  Structure 384                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][7]   ;
;  Structure 384                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1416    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 385 ;                                                                                    ;
;  Structure 385                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][7]  ;
;  Structure 385                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1417    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 386 ;                                                                                    ;
;  Structure 386                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][7]   ;
;  Structure 386                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1418    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 387 ;                                                                                    ;
;  Structure 387                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][7]   ;
;  Structure 387                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1419    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 388 ;                                                                                    ;
;  Structure 388                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][7]   ;
;  Structure 388                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1420    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 389 ;                                                                                    ;
;  Structure 389                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][7]  ;
;  Structure 389                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1421    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 390 ;                                                                                    ;
;  Structure 390                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][6]   ;
;  Structure 390                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3939    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 391 ;                                                                                    ;
;  Structure 391                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][6]   ;
;  Structure 391                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3940    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 392 ;                                                                                    ;
;  Structure 392                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][6]   ;
;  Structure 392                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3941    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 393 ;                                                                                    ;
;  Structure 393                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][6]   ;
;  Structure 393                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3942    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 394 ;                                                                                    ;
;  Structure 394                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][6]   ;
;  Structure 394                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3943    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 395 ;                                                                                    ;
;  Structure 395                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][6]   ;
;  Structure 395                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3944    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 396 ;                                                                                    ;
;  Structure 396                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][6]   ;
;  Structure 396                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3945    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 397 ;                                                                                    ;
;  Structure 397                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][6]   ;
;  Structure 397                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3946    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 398 ;                                                                                    ;
;  Structure 398                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][6]   ;
;  Structure 398                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3947    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 399 ;                                                                                    ;
;  Structure 399                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][6]   ;
;  Structure 399                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3948    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 400 ;                                                                                    ;
;  Structure 400                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][6]  ;
;  Structure 400                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3949    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 401 ;                                                                                    ;
;  Structure 401                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][6]  ;
;  Structure 401                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3950    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 402 ;                                                                                    ;
;  Structure 402                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][6]  ;
;  Structure 402                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3951    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 403 ;                                                                                    ;
;  Structure 403                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][6]  ;
;  Structure 403                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3952    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 404 ;                                                                                    ;
;  Structure 404                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][6]  ;
;  Structure 404                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3953    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 405 ;                                                                                    ;
;  Structure 405                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][6]  ;
;  Structure 405                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3954    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 406 ;                                                                                    ;
;  Structure 406                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][6]  ;
;  Structure 406                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3955    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 407 ;                                                                                    ;
;  Structure 407                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][6]  ;
;  Structure 407                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3956    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 408 ;                                                                                    ;
;  Structure 408                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][6]  ;
;  Structure 408                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3957    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 409 ;                                                                                    ;
;  Structure 409                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][6]  ;
;  Structure 409                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3958    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 410 ;                                                                                    ;
;  Structure 410                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][6]  ;
;  Structure 410                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3959    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 411 ;                                                                                    ;
;  Structure 411                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][6]  ;
;  Structure 411                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3960    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 412 ;                                                                                    ;
;  Structure 412                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][6]  ;
;  Structure 412                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3961    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 413 ;                                                                                    ;
;  Structure 413                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][6]  ;
;  Structure 413                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3962    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 414 ;                                                                                    ;
;  Structure 414                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][6]  ;
;  Structure 414                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3963    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 415 ;                                                                                    ;
;  Structure 415                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][6]  ;
;  Structure 415                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3964    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 416 ;                                                                                    ;
;  Structure 416                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][6]  ;
;  Structure 416                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3965    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 417 ;                                                                                    ;
;  Structure 417                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][6]  ;
;  Structure 417                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3966    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 418 ;                                                                                    ;
;  Structure 418                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][6]  ;
;  Structure 418                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3967    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 419 ;                                                                                    ;
;  Structure 419                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][6]  ;
;  Structure 419                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3968    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 420 ;                                                                                    ;
;  Structure 420                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][6]  ;
;  Structure 420                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3969    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 421 ;                                                                                    ;
;  Structure 421                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][6]  ;
;  Structure 421                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3970    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 422 ;                                                                                    ;
;  Structure 422                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][6]   ;
;  Structure 422                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1422    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 423 ;                                                                                    ;
;  Structure 423                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][6]   ;
;  Structure 423                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1423    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 424 ;                                                                                    ;
;  Structure 424                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][6]   ;
;  Structure 424                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1424    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 425 ;                                                                                    ;
;  Structure 425                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][6]   ;
;  Structure 425                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1425    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 426 ;                                                                                    ;
;  Structure 426                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][6]   ;
;  Structure 426                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1426    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 427 ;                                                                                    ;
;  Structure 427                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][6]   ;
;  Structure 427                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1427    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 428 ;                                                                                    ;
;  Structure 428                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][6]  ;
;  Structure 428                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1428    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 429 ;                                                                                    ;
;  Structure 429                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][6]   ;
;  Structure 429                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1429    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 430 ;                                                                                    ;
;  Structure 430                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][6]   ;
;  Structure 430                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1430    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 431 ;                                                                                    ;
;  Structure 431                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][6]   ;
;  Structure 431                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1431    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 432 ;                                                                                    ;
;  Structure 432                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][6]  ;
;  Structure 432                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1432    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 433 ;                                                                                    ;
;  Structure 433                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][5]   ;
;  Structure 433                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3971    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 434 ;                                                                                    ;
;  Structure 434                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][5]   ;
;  Structure 434                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3972    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 435 ;                                                                                    ;
;  Structure 435                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][5]   ;
;  Structure 435                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3973    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 436 ;                                                                                    ;
;  Structure 436                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][5]   ;
;  Structure 436                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3974    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 437 ;                                                                                    ;
;  Structure 437                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][5]   ;
;  Structure 437                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3975    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 438 ;                                                                                    ;
;  Structure 438                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][5]   ;
;  Structure 438                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3976    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 439 ;                                                                                    ;
;  Structure 439                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][5]   ;
;  Structure 439                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3977    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 440 ;                                                                                    ;
;  Structure 440                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][5]   ;
;  Structure 440                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3978    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 441 ;                                                                                    ;
;  Structure 441                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][5]   ;
;  Structure 441                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3979    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 442 ;                                                                                    ;
;  Structure 442                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][5]   ;
;  Structure 442                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3980    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 443 ;                                                                                    ;
;  Structure 443                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][5]  ;
;  Structure 443                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3981    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 444 ;                                                                                    ;
;  Structure 444                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][5]  ;
;  Structure 444                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3982    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 445 ;                                                                                    ;
;  Structure 445                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][5]  ;
;  Structure 445                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3983    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 446 ;                                                                                    ;
;  Structure 446                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][5]  ;
;  Structure 446                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3984    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 447 ;                                                                                    ;
;  Structure 447                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][5]  ;
;  Structure 447                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3985    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 448 ;                                                                                    ;
;  Structure 448                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][5]  ;
;  Structure 448                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3986    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 449 ;                                                                                    ;
;  Structure 449                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][5]  ;
;  Structure 449                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3987    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 450 ;                                                                                    ;
;  Structure 450                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][5]  ;
;  Structure 450                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3988    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 451 ;                                                                                    ;
;  Structure 451                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][5]  ;
;  Structure 451                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3989    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 452 ;                                                                                    ;
;  Structure 452                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][5]  ;
;  Structure 452                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3990    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 453 ;                                                                                    ;
;  Structure 453                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][5]  ;
;  Structure 453                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3991    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 454 ;                                                                                    ;
;  Structure 454                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][5]  ;
;  Structure 454                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3992    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 455 ;                                                                                    ;
;  Structure 455                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][5]  ;
;  Structure 455                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3993    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 456 ;                                                                                    ;
;  Structure 456                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][5]  ;
;  Structure 456                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3994    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 457 ;                                                                                    ;
;  Structure 457                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][5]  ;
;  Structure 457                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3995    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 458 ;                                                                                    ;
;  Structure 458                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][5]  ;
;  Structure 458                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3996    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 459 ;                                                                                    ;
;  Structure 459                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][5]  ;
;  Structure 459                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3997    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 460 ;                                                                                    ;
;  Structure 460                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][5]  ;
;  Structure 460                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3998    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 461 ;                                                                                    ;
;  Structure 461                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][5]  ;
;  Structure 461                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~3999    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 462 ;                                                                                    ;
;  Structure 462                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][5]  ;
;  Structure 462                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4000    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 463 ;                                                                                    ;
;  Structure 463                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][5]  ;
;  Structure 463                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4001    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 464 ;                                                                                    ;
;  Structure 464                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][5]  ;
;  Structure 464                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4002    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 465 ;                                                                                    ;
;  Structure 465                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][5]   ;
;  Structure 465                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1433    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 466 ;                                                                                    ;
;  Structure 466                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][5]   ;
;  Structure 466                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1434    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 467 ;                                                                                    ;
;  Structure 467                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][5]   ;
;  Structure 467                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1435    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 468 ;                                                                                    ;
;  Structure 468                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][5]   ;
;  Structure 468                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1436    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 469 ;                                                                                    ;
;  Structure 469                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][5]   ;
;  Structure 469                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1437    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 470 ;                                                                                    ;
;  Structure 470                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][5]   ;
;  Structure 470                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1438    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 471 ;                                                                                    ;
;  Structure 471                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][5]  ;
;  Structure 471                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1439    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 472 ;                                                                                    ;
;  Structure 472                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][5]   ;
;  Structure 472                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1440    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 473 ;                                                                                    ;
;  Structure 473                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][5]   ;
;  Structure 473                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1441    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 474 ;                                                                                    ;
;  Structure 474                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][5]   ;
;  Structure 474                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1442    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 475 ;                                                                                    ;
;  Structure 475                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][5]  ;
;  Structure 475                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1443    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 476 ;                                                                                    ;
;  Structure 476                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][4]   ;
;  Structure 476                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4003    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 477 ;                                                                                    ;
;  Structure 477                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][4]   ;
;  Structure 477                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4004    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 478 ;                                                                                    ;
;  Structure 478                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][4]   ;
;  Structure 478                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4005    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 479 ;                                                                                    ;
;  Structure 479                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][4]   ;
;  Structure 479                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4006    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 480 ;                                                                                    ;
;  Structure 480                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][4]   ;
;  Structure 480                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4007    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 481 ;                                                                                    ;
;  Structure 481                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][4]   ;
;  Structure 481                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4008    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 482 ;                                                                                    ;
;  Structure 482                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][4]   ;
;  Structure 482                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4009    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 483 ;                                                                                    ;
;  Structure 483                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][4]   ;
;  Structure 483                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4010    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 484 ;                                                                                    ;
;  Structure 484                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][4]   ;
;  Structure 484                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4011    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 485 ;                                                                                    ;
;  Structure 485                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][4]   ;
;  Structure 485                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4012    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 486 ;                                                                                    ;
;  Structure 486                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][4]  ;
;  Structure 486                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4013    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 487 ;                                                                                    ;
;  Structure 487                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][4]  ;
;  Structure 487                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4014    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 488 ;                                                                                    ;
;  Structure 488                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][4]  ;
;  Structure 488                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4015    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 489 ;                                                                                    ;
;  Structure 489                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][4]  ;
;  Structure 489                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4016    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 490 ;                                                                                    ;
;  Structure 490                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][4]  ;
;  Structure 490                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4017    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 491 ;                                                                                    ;
;  Structure 491                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][4]  ;
;  Structure 491                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4018    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 492 ;                                                                                    ;
;  Structure 492                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][4]  ;
;  Structure 492                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4019    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 493 ;                                                                                    ;
;  Structure 493                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][4]  ;
;  Structure 493                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4020    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 494 ;                                                                                    ;
;  Structure 494                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][4]  ;
;  Structure 494                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4021    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 495 ;                                                                                    ;
;  Structure 495                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][4]  ;
;  Structure 495                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4022    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 496 ;                                                                                    ;
;  Structure 496                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][4]  ;
;  Structure 496                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4023    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 497 ;                                                                                    ;
;  Structure 497                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][4]  ;
;  Structure 497                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4024    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 498 ;                                                                                    ;
;  Structure 498                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][4]  ;
;  Structure 498                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4025    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 499 ;                                                                                    ;
;  Structure 499                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][4]  ;
;  Structure 499                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4026    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 500 ;                                                                                    ;
;  Structure 500                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][4]  ;
;  Structure 500                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4027    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 501 ;                                                                                    ;
;  Structure 501                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][4]  ;
;  Structure 501                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4028    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 502 ;                                                                                    ;
;  Structure 502                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][4]  ;
;  Structure 502                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4029    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 503 ;                                                                                    ;
;  Structure 503                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][4]  ;
;  Structure 503                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4030    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 504 ;                                                                                    ;
;  Structure 504                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][4]  ;
;  Structure 504                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4031    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 505 ;                                                                                    ;
;  Structure 505                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][4]  ;
;  Structure 505                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4032    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 506 ;                                                                                    ;
;  Structure 506                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][4]  ;
;  Structure 506                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4033    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 507 ;                                                                                    ;
;  Structure 507                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][4]  ;
;  Structure 507                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4034    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 508 ;                                                                                    ;
;  Structure 508                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][4]   ;
;  Structure 508                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1444    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 509 ;                                                                                    ;
;  Structure 509                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][4]   ;
;  Structure 509                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1445    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 510 ;                                                                                    ;
;  Structure 510                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][4]   ;
;  Structure 510                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1446    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 511 ;                                                                                    ;
;  Structure 511                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][4]   ;
;  Structure 511                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1447    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 512 ;                                                                                    ;
;  Structure 512                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][4]   ;
;  Structure 512                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1448    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 513 ;                                                                                    ;
;  Structure 513                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][4]   ;
;  Structure 513                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1449    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 514 ;                                                                                    ;
;  Structure 514                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][4]  ;
;  Structure 514                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1450    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 515 ;                                                                                    ;
;  Structure 515                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][4]   ;
;  Structure 515                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1451    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 516 ;                                                                                    ;
;  Structure 516                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][4]   ;
;  Structure 516                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1452    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 517 ;                                                                                    ;
;  Structure 517                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][4]   ;
;  Structure 517                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1453    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 518 ;                                                                                    ;
;  Structure 518                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][4]  ;
;  Structure 518                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1454    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 519 ;                                                                                    ;
;  Structure 519                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][3]   ;
;  Structure 519                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4035    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 520 ;                                                                                    ;
;  Structure 520                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][3]   ;
;  Structure 520                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4036    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 521 ;                                                                                    ;
;  Structure 521                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][3]   ;
;  Structure 521                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4037    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 522 ;                                                                                    ;
;  Structure 522                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][3]   ;
;  Structure 522                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4038    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 523 ;                                                                                    ;
;  Structure 523                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][3]   ;
;  Structure 523                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4039    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 524 ;                                                                                    ;
;  Structure 524                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][3]   ;
;  Structure 524                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4040    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 525 ;                                                                                    ;
;  Structure 525                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][3]   ;
;  Structure 525                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4041    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 526 ;                                                                                    ;
;  Structure 526                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][3]   ;
;  Structure 526                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4042    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 527 ;                                                                                    ;
;  Structure 527                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][3]   ;
;  Structure 527                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4043    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 528 ;                                                                                    ;
;  Structure 528                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][3]   ;
;  Structure 528                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4044    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 529 ;                                                                                    ;
;  Structure 529                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][3]  ;
;  Structure 529                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4045    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 530 ;                                                                                    ;
;  Structure 530                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][3]  ;
;  Structure 530                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4046    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 531 ;                                                                                    ;
;  Structure 531                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][3]  ;
;  Structure 531                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4047    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 532 ;                                                                                    ;
;  Structure 532                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][3]  ;
;  Structure 532                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4048    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 533 ;                                                                                    ;
;  Structure 533                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][3]  ;
;  Structure 533                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4049    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 534 ;                                                                                    ;
;  Structure 534                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][3]  ;
;  Structure 534                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4050    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 535 ;                                                                                    ;
;  Structure 535                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][3]  ;
;  Structure 535                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4051    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 536 ;                                                                                    ;
;  Structure 536                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][3]  ;
;  Structure 536                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4052    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 537 ;                                                                                    ;
;  Structure 537                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][3]  ;
;  Structure 537                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4053    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 538 ;                                                                                    ;
;  Structure 538                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][3]  ;
;  Structure 538                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4054    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 539 ;                                                                                    ;
;  Structure 539                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][3]  ;
;  Structure 539                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4055    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 540 ;                                                                                    ;
;  Structure 540                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][3]  ;
;  Structure 540                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4056    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 541 ;                                                                                    ;
;  Structure 541                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][3]  ;
;  Structure 541                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4057    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 542 ;                                                                                    ;
;  Structure 542                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][3]  ;
;  Structure 542                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4058    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 543 ;                                                                                    ;
;  Structure 543                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][3]  ;
;  Structure 543                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4059    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 544 ;                                                                                    ;
;  Structure 544                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][3]  ;
;  Structure 544                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4060    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 545 ;                                                                                    ;
;  Structure 545                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][3]  ;
;  Structure 545                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4061    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 546 ;                                                                                    ;
;  Structure 546                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][3]  ;
;  Structure 546                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4062    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 547 ;                                                                                    ;
;  Structure 547                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][3]  ;
;  Structure 547                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4063    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 548 ;                                                                                    ;
;  Structure 548                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][3]  ;
;  Structure 548                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4064    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 549 ;                                                                                    ;
;  Structure 549                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][3]  ;
;  Structure 549                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4065    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 550 ;                                                                                    ;
;  Structure 550                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][3]  ;
;  Structure 550                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4066    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 551 ;                                                                                    ;
;  Structure 551                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][3]   ;
;  Structure 551                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1455    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 552 ;                                                                                    ;
;  Structure 552                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][3]   ;
;  Structure 552                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1456    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 553 ;                                                                                    ;
;  Structure 553                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][3]   ;
;  Structure 553                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1457    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 554 ;                                                                                    ;
;  Structure 554                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][3]   ;
;  Structure 554                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1458    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 555 ;                                                                                    ;
;  Structure 555                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][3]   ;
;  Structure 555                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1459    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 556 ;                                                                                    ;
;  Structure 556                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][3]   ;
;  Structure 556                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1460    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 557 ;                                                                                    ;
;  Structure 557                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][3]  ;
;  Structure 557                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1461    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 558 ;                                                                                    ;
;  Structure 558                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][3]   ;
;  Structure 558                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1462    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 559 ;                                                                                    ;
;  Structure 559                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][3]   ;
;  Structure 559                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1463    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 560 ;                                                                                    ;
;  Structure 560                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][3]   ;
;  Structure 560                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1464    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 561 ;                                                                                    ;
;  Structure 561                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][3]  ;
;  Structure 561                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1465    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 562 ;                                                                                    ;
;  Structure 562                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][2]   ;
;  Structure 562                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4067    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 563 ;                                                                                    ;
;  Structure 563                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][2]   ;
;  Structure 563                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4068    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 564 ;                                                                                    ;
;  Structure 564                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][2]   ;
;  Structure 564                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4069    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 565 ;                                                                                    ;
;  Structure 565                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][2]   ;
;  Structure 565                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4070    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 566 ;                                                                                    ;
;  Structure 566                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][2]   ;
;  Structure 566                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4071    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 567 ;                                                                                    ;
;  Structure 567                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][2]   ;
;  Structure 567                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4072    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 568 ;                                                                                    ;
;  Structure 568                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][2]   ;
;  Structure 568                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4073    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 569 ;                                                                                    ;
;  Structure 569                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][2]   ;
;  Structure 569                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4074    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 570 ;                                                                                    ;
;  Structure 570                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][2]   ;
;  Structure 570                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4075    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 571 ;                                                                                    ;
;  Structure 571                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][2]   ;
;  Structure 571                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4076    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 572 ;                                                                                    ;
;  Structure 572                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][2]  ;
;  Structure 572                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4077    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 573 ;                                                                                    ;
;  Structure 573                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][2]  ;
;  Structure 573                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4078    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 574 ;                                                                                    ;
;  Structure 574                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][2]  ;
;  Structure 574                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4079    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 575 ;                                                                                    ;
;  Structure 575                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][2]  ;
;  Structure 575                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4080    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 576 ;                                                                                    ;
;  Structure 576                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][2]  ;
;  Structure 576                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4081    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 577 ;                                                                                    ;
;  Structure 577                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][2]  ;
;  Structure 577                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4082    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 578 ;                                                                                    ;
;  Structure 578                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][2]  ;
;  Structure 578                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4083    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 579 ;                                                                                    ;
;  Structure 579                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][2]  ;
;  Structure 579                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4084    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 580 ;                                                                                    ;
;  Structure 580                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][2]  ;
;  Structure 580                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4085    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 581 ;                                                                                    ;
;  Structure 581                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][2]  ;
;  Structure 581                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4086    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 582 ;                                                                                    ;
;  Structure 582                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][2]  ;
;  Structure 582                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4087    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 583 ;                                                                                    ;
;  Structure 583                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][2]  ;
;  Structure 583                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4088    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 584 ;                                                                                    ;
;  Structure 584                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][2]  ;
;  Structure 584                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4089    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 585 ;                                                                                    ;
;  Structure 585                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][2]  ;
;  Structure 585                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4090    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 586 ;                                                                                    ;
;  Structure 586                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][2]  ;
;  Structure 586                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4091    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 587 ;                                                                                    ;
;  Structure 587                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][2]  ;
;  Structure 587                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4092    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 588 ;                                                                                    ;
;  Structure 588                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][2]  ;
;  Structure 588                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4093    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 589 ;                                                                                    ;
;  Structure 589                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][2]  ;
;  Structure 589                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4094    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 590 ;                                                                                    ;
;  Structure 590                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][2]  ;
;  Structure 590                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4095    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 591 ;                                                                                    ;
;  Structure 591                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][2]  ;
;  Structure 591                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4096    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 592 ;                                                                                    ;
;  Structure 592                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][2]  ;
;  Structure 592                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4097    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 593 ;                                                                                    ;
;  Structure 593                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][2]  ;
;  Structure 593                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4098    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 594 ;                                                                                    ;
;  Structure 594                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][2]   ;
;  Structure 594                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1466    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 595 ;                                                                                    ;
;  Structure 595                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][2]   ;
;  Structure 595                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1467    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 596 ;                                                                                    ;
;  Structure 596                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][2]   ;
;  Structure 596                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1468    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 597 ;                                                                                    ;
;  Structure 597                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][2]   ;
;  Structure 597                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1469    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 598 ;                                                                                    ;
;  Structure 598                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][2]   ;
;  Structure 598                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1470    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 599 ;                                                                                    ;
;  Structure 599                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][2]   ;
;  Structure 599                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1471    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 600 ;                                                                                    ;
;  Structure 600                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][2]  ;
;  Structure 600                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1472    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 601 ;                                                                                    ;
;  Structure 601                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][2]   ;
;  Structure 601                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1473    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 602 ;                                                                                    ;
;  Structure 602                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][2]   ;
;  Structure 602                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1474    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 603 ;                                                                                    ;
;  Structure 603                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][2]   ;
;  Structure 603                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1475    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 604 ;                                                                                    ;
;  Structure 604                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][2]  ;
;  Structure 604                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1476    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 605 ;                                                                                    ;
;  Structure 605                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][1]   ;
;  Structure 605                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4099    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 606 ;                                                                                    ;
;  Structure 606                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][1]   ;
;  Structure 606                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4100    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 607 ;                                                                                    ;
;  Structure 607                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][1]   ;
;  Structure 607                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4101    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 608 ;                                                                                    ;
;  Structure 608                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][1]   ;
;  Structure 608                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4102    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 609 ;                                                                                    ;
;  Structure 609                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][1]   ;
;  Structure 609                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4103    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 610 ;                                                                                    ;
;  Structure 610                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][1]   ;
;  Structure 610                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4104    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 611 ;                                                                                    ;
;  Structure 611                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][1]   ;
;  Structure 611                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4105    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 612 ;                                                                                    ;
;  Structure 612                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][1]   ;
;  Structure 612                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4106    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 613 ;                                                                                    ;
;  Structure 613                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][1]   ;
;  Structure 613                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4107    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 614 ;                                                                                    ;
;  Structure 614                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][1]   ;
;  Structure 614                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4108    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 615 ;                                                                                    ;
;  Structure 615                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][1]  ;
;  Structure 615                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4109    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 616 ;                                                                                    ;
;  Structure 616                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][1]  ;
;  Structure 616                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4110    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 617 ;                                                                                    ;
;  Structure 617                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][1]  ;
;  Structure 617                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4111    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 618 ;                                                                                    ;
;  Structure 618                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][1]  ;
;  Structure 618                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4112    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 619 ;                                                                                    ;
;  Structure 619                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][1]  ;
;  Structure 619                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4113    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 620 ;                                                                                    ;
;  Structure 620                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][1]  ;
;  Structure 620                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4114    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 621 ;                                                                                    ;
;  Structure 621                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][1]  ;
;  Structure 621                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4115    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 622 ;                                                                                    ;
;  Structure 622                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][1]  ;
;  Structure 622                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4116    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 623 ;                                                                                    ;
;  Structure 623                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][1]  ;
;  Structure 623                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4117    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 624 ;                                                                                    ;
;  Structure 624                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][1]  ;
;  Structure 624                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4118    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 625 ;                                                                                    ;
;  Structure 625                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][1]  ;
;  Structure 625                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4119    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 626 ;                                                                                    ;
;  Structure 626                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][1]  ;
;  Structure 626                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4120    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 627 ;                                                                                    ;
;  Structure 627                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][1]  ;
;  Structure 627                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4121    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 628 ;                                                                                    ;
;  Structure 628                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][1]  ;
;  Structure 628                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4122    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 629 ;                                                                                    ;
;  Structure 629                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][1]  ;
;  Structure 629                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4123    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 630 ;                                                                                    ;
;  Structure 630                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][1]  ;
;  Structure 630                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4124    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 631 ;                                                                                    ;
;  Structure 631                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][1]  ;
;  Structure 631                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4125    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 632 ;                                                                                    ;
;  Structure 632                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][1]  ;
;  Structure 632                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4126    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 633 ;                                                                                    ;
;  Structure 633                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][1]  ;
;  Structure 633                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4127    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 634 ;                                                                                    ;
;  Structure 634                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][1]  ;
;  Structure 634                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4128    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 635 ;                                                                                    ;
;  Structure 635                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][1]  ;
;  Structure 635                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4129    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 636 ;                                                                                    ;
;  Structure 636                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][1]  ;
;  Structure 636                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4130    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 637 ;                                                                                    ;
;  Structure 637                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][1]   ;
;  Structure 637                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1477    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 638 ;                                                                                    ;
;  Structure 638                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][1]   ;
;  Structure 638                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1478    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 639 ;                                                                                    ;
;  Structure 639                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][1]   ;
;  Structure 639                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1479    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 640 ;                                                                                    ;
;  Structure 640                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][1]   ;
;  Structure 640                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1480    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 641 ;                                                                                    ;
;  Structure 641                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][1]   ;
;  Structure 641                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1481    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 642 ;                                                                                    ;
;  Structure 642                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][1]   ;
;  Structure 642                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1482    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 643 ;                                                                                    ;
;  Structure 643                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][1]  ;
;  Structure 643                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1483    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 644 ;                                                                                    ;
;  Structure 644                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][1]   ;
;  Structure 644                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1484    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 645 ;                                                                                    ;
;  Structure 645                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][1]   ;
;  Structure 645                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1485    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 646 ;                                                                                    ;
;  Structure 646                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][1]   ;
;  Structure 646                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1486    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 647 ;                                                                                    ;
;  Structure 647                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][1]  ;
;  Structure 647                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1487    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 648 ;                                                                                    ;
;  Structure 648                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][0]   ;
;  Structure 648                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4131    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 649 ;                                                                                    ;
;  Structure 649                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][0]   ;
;  Structure 649                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4132    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 650 ;                                                                                    ;
;  Structure 650                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][0]   ;
;  Structure 650                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4133    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 651 ;                                                                                    ;
;  Structure 651                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][0]   ;
;  Structure 651                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4134    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 652 ;                                                                                    ;
;  Structure 652                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][0]   ;
;  Structure 652                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4135    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 653 ;                                                                                    ;
;  Structure 653                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][0]   ;
;  Structure 653                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4136    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 654 ;                                                                                    ;
;  Structure 654                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][0]   ;
;  Structure 654                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4137    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 655 ;                                                                                    ;
;  Structure 655                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][0]   ;
;  Structure 655                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4138    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 656 ;                                                                                    ;
;  Structure 656                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][0]   ;
;  Structure 656                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4139    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 657 ;                                                                                    ;
;  Structure 657                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][0]   ;
;  Structure 657                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4140    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 658 ;                                                                                    ;
;  Structure 658                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][0]  ;
;  Structure 658                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4141    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 659 ;                                                                                    ;
;  Structure 659                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][0]  ;
;  Structure 659                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4142    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 660 ;                                                                                    ;
;  Structure 660                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][0]  ;
;  Structure 660                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4143    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 661 ;                                                                                    ;
;  Structure 661                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][0]  ;
;  Structure 661                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4144    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 662 ;                                                                                    ;
;  Structure 662                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][0]  ;
;  Structure 662                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4145    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 663 ;                                                                                    ;
;  Structure 663                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][0]  ;
;  Structure 663                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4146    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 664 ;                                                                                    ;
;  Structure 664                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][0]  ;
;  Structure 664                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4147    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 665 ;                                                                                    ;
;  Structure 665                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][0]  ;
;  Structure 665                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4148    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 666 ;                                                                                    ;
;  Structure 666                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][0]  ;
;  Structure 666                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4149    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 667 ;                                                                                    ;
;  Structure 667                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][0]  ;
;  Structure 667                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4150    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 668 ;                                                                                    ;
;  Structure 668                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][0]  ;
;  Structure 668                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4151    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 669 ;                                                                                    ;
;  Structure 669                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][0]  ;
;  Structure 669                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4152    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 670 ;                                                                                    ;
;  Structure 670                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][0]  ;
;  Structure 670                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4153    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 671 ;                                                                                    ;
;  Structure 671                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][0]  ;
;  Structure 671                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4154    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 672 ;                                                                                    ;
;  Structure 672                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][0]  ;
;  Structure 672                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4155    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 673 ;                                                                                    ;
;  Structure 673                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][0]  ;
;  Structure 673                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4156    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 674 ;                                                                                    ;
;  Structure 674                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][0]  ;
;  Structure 674                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4157    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 675 ;                                                                                    ;
;  Structure 675                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][0]  ;
;  Structure 675                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4158    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 676 ;                                                                                    ;
;  Structure 676                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][0]  ;
;  Structure 676                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4159    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 677 ;                                                                                    ;
;  Structure 677                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][0]  ;
;  Structure 677                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4160    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 678 ;                                                                                    ;
;  Structure 678                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[30][0]  ;
;  Structure 678                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4161    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 679 ;                                                                                    ;
;  Structure 679                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[31][0]  ;
;  Structure 679                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp~4162    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 680 ;                                                                                    ;
;  Structure 680                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[1][0]   ;
;  Structure 680                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1488    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 681 ;                                                                                    ;
;  Structure 681                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[2][0]   ;
;  Structure 681                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1489    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 682 ;                                                                                    ;
;  Structure 682                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[3][0]   ;
;  Structure 682                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1490    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 683 ;                                                                                    ;
;  Structure 683                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[4][0]   ;
;  Structure 683                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1491    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 684 ;                                                                                    ;
;  Structure 684                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[5][0]   ;
;  Structure 684                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1492    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 685 ;                                                                                    ;
;  Structure 685                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[6][0]   ;
;  Structure 685                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1493    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 686 ;                                                                                    ;
;  Structure 686                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[10][0]  ;
;  Structure 686                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1494    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 687 ;                                                                                    ;
;  Structure 687                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[7][0]   ;
;  Structure 687                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1495    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 688 ;                                                                                    ;
;  Structure 688                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[8][0]   ;
;  Structure 688                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1496    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 689 ;                                                                                    ;
;  Structure 689                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[9][0]   ;
;  Structure 689                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1497    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 690 ;                                                                                    ;
;  Structure 690                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp[11][0]  ;
;  Structure 690                                                                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|ln_bias_data_temp~1498    ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                 ;
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Rule name                                                                    ; Name                                                                                             ;
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Rule R101: Combinational logic used as a reset signal should be synchronized ; rst                                                                                              ;
;  Reset signal destination node(s) list                                       ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_cols_to_read_data[0]                    ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[33] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[33] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[32] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[32] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[31] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[31] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[30] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[30] ;
;  Reset signal destination node(s) list                                       ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[29] ;
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                             ; Name                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C104: Clock signal source should drive only input clock ports                                    ; bc_pll:pll0|altpll:altpll_component|_clk3                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:0:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:1:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:2:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:3:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:4:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:5:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:6:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:7:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:8:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Clock ports destination node(s) list                                                                 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:9:spi_dac_ctrl_i|spi_if:i_spi_if|spi_csb_o                                             ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:0:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:1:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:2:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:3:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:4:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:5:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:6:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:7:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:8:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
;  Non-clock ports destination node(s) list                                                             ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:9:spi_dac_ctrl_i|spi_if:i_spi_if|spi_sclk_o~1                                          ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges ; bc_pll:pll0|altpll:altpll_component|_clk0                                                                                                                                     ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[0]                                                                               ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.DONE                                                                                          ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.IDLE                                                                                          ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP                                                                                         ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SEND                                                                                          ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[0]                                                                               ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP                                                                                         ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.IDLE                                                                                          ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.DONE                                                                                          ;
;  Positive edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SEND                                                                                          ;
;  Negative edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg1  ;
;  Negative edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg3  ;
;  Negative edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg1 ;
;  Negative edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg3 ;
;  Negative edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg1 ;
;  Negative edge destination node(s) list                                                               ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg3 ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                              ; Fan-Out ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|Selector2~1                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst                                                                                                                                                                                               ; 3316    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|write_nread                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|Selector2~1                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|write_nread                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|Equal0~1                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer|Equal0~2                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|Equal0~2                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.IDLE                                                                                                                                 ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data_a~192                                                                                                                              ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|Equal0~2                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_DATA                                                                                                                              ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~3                                                                                                                                 ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_HDR                                                                                                                               ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|Selector5~1                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.WB_CYCLE                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|reg:hdr0|reg_o[11]                                                                                                                                                                  ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~24                                                                                                                                          ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|pres_state.FETCH                                                                                                                                                                    ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.DONE                                                                                                                                       ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux12~0                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr[0]                                                                                                                                                  ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr[2]                                                                                                                                                  ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr[1]                                                                                                                                                  ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_ready                                                                                                                             ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[15] ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[0]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[1]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[2]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[3]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[4]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[5]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[6]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[7]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[8]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[9]  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[10] ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[11] ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[12] ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[13] ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[14] ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|reg:hdr1|reg_o[16]                                                                                                                                                                  ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_SYNC                                                                                                                      ; 191     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|reg:hdr1|reg_o[17]                                                                                                                                                                  ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|reg:hdr1|reg_o[19]                                                                                                                                                                  ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|reg:hdr1|reg_o[21]                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|reg:hdr1|reg_o[18]                                                                                                                                                                  ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:fpga_thermo0|Equal0~0                                                                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.IDLE                                                                                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_DATA                                                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|Selector48~11                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; id_thermo:id_thermo0|wb_ps.SEND_TEMP                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; id_thermo:id_thermo0|wb_ps.SEND_ID                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~9                                                                                                                                              ; 151     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~10                                                                                                                                             ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~11                                                                                                                                             ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux14~0                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux15~1                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux13~0                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux8~0                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux9~0                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux11~0                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux10~0                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_core:ftc|fltr_rst_ack_o~3                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|fltr_rst_req_wren~9                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~5                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_core:ftc|init_window_ack_o~3                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_wren~10                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~6                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~2                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~1                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~3                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~6                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_to_read_wren~12                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:fpga_thermo0|current_state.WR                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:fpga_thermo0|Equal0~5                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:fpga_thermo0|reg_wren~0                                                                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_cols_to_read_wren~14                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~7                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector76~10                                                                                                                                   ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg~65                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~0                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan2~0                                                                                                                              ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[4]                                                                                                                     ; 535     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[5]                                                                                                                     ; 537     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~14                                                                                                                              ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~1                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~2                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~3                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~4                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~5                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~6                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~7                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~8                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~9                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~10                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~11                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~12                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~13                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[2]                                                                                                                     ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[3]                                                                                                                     ; 194     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg~66                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|count[1]                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|count[0]                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~4                                                                                                                       ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~STRATIX_FITTER_CREATED_GND~I                                                                                                                                                                     ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_pll:pll0|altpll:altpll_component|_clk0                                                                                                                                                         ; 2229    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_pll:pll0|altpll:altpll_component|_clk1                                                                                                                                                         ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bc_pll:pll0|altpll:altpll_component|_clk3                                                                                                                                                         ; 1205    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst                                                                                                                                                                                               ; 3316    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_pll:pll0|altpll:altpll_component|_clk0                                                                                                                                                         ; 2229    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_pll:pll0|altpll:altpll_component|_clk3                                                                                                                                                         ; 1205    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[5]                                                                                                                     ; 537     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[4]                                                                                                                     ; 535     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[2]                                                                                                                     ; 195     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[3]                                                                                                                     ; 194     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_SYNC                                                                                                                      ; 191     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~9                                                                                                                                              ; 151     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~10                                                                                                                                             ; 130     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.WB_CYCLE                                                                                                                                      ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_wishbone:wishbone|addr[1]                                                                                                                                                  ; 115     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_wishbone:wishbone|addr[0]                                                                                                                                                  ; 114     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_DATA                                                                                                                              ; 97      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~3                                                                                                                                 ; 93      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|reg:hdr0|reg_o[11]                                                                                                                                                                  ; 89      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|pres_state.FETCH                                                                                                                                                                    ; 85      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data_a~192                                                                                                                              ; 84      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_HDR                                                                                                                               ; 72      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_pll:pll0|altpll:altpll_component|_clk1                                                                                                                                                         ; 72      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~11                                                                                                                                             ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~STRATIX_FITTER_CREATED_GND~I                                                                                                                                                                     ; 56      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.IDLE                                                                                                                                 ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector76~10                                                                                                                                   ; 53      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_wishbone:wishbone|addr[2]                                                                                                                                                  ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.IDLE                                                                                                                                       ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|reg:hdr1|reg_o[18]                                                                                                                                                                  ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~4                                                                                                                       ; 44      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_ready                                                                                                                             ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan2~0                                                                                                                              ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.DONE                                                                                                                                       ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|reg:hdr1|reg_o[16]                                                                                                                                                                  ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|reg:hdr1|reg_o[17]                                                                                                                                                                  ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|Selector48~11                                                                                                                                                                       ; 38      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~14                                                                                                                              ; 38      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~24                                                                                                                                          ; 38      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|reg:hdr1|reg_o[19]                                                                                                                                                                  ; 38      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_DATA                                                                                                                                    ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP                                                                                                             ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|write_nread                                                                                                 ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP                                                                                                             ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|write_nread                                                                                                 ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|count[0]                                                                                                 ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; fpga_thermo:fpga_thermo0|current_state.WR                                                                                                                                                         ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~4                                                                                                                               ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~3                                                                                                                               ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|Selector2~1                                                                                                                  ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~2                                                                                                                               ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder1~8                                                                                                                               ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; fpga_thermo:fpga_thermo0|Equal0~5                                                                                                                                                                 ; 34      ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Jan 15 17:28:49 2010
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off bias_card -c bias_card
Critical Warning: (Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 690 combinational loops related to this rule.
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[0][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[1][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[2][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[3][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[4][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[5][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[6][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[7][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[8][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[9][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[10][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[11][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[12][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[13][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[14][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[15][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[16][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[17][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[18][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[19][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[20][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[21][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[22][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[23][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[24][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[25][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[26][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[27][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[28][15]"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_temp[29][15]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning: (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule.
    Critical Warning: Node  "rst"
Warning: (Medium) Rule C104: Clock signal source should drive only input clock ports. Found 1 nodes related to this rule.
    Warning: Node  "bc_pll:pll0|altpll:altpll_component|_clk3"
Warning: (Medium) Rule C106: Clock signal source should not drive registers that are triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning: Node  "bc_pll:pll0|altpll:altpll_component|_clk0"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 111 node(s) with highest fan-out.
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|Selector2~1"
    Info: Node  "rst"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|write_nread"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|Selector2~1"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|write_nread"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|Equal0~1"
    Info: Node  "fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer|Equal0~2"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|Equal0~2"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.IDLE"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data_a~192"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|Equal0~2"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_DATA"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~3"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_HDR"
    Info: Node  "dispatch:cmd0|Selector5~1"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.WB_CYCLE"
    Info: Node  "dispatch:cmd0|reg:hdr0|reg_o[11]"
    Info: Node  "dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~24"
    Info: Node  "dispatch:cmd0|pres_state.FETCH"
    Info: Node  "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.DONE"
    Info: Node  "all_cards:i_all_cards|Mux12~0"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr[0]"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr[2]"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr[1]"
    Info: Node  "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_ready"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[15]"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[0]"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|q_b[1]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info: Node  "rst"
    Info: Node  "bc_pll:pll0|altpll:altpll_component|_clk0"
    Info: Node  "bc_pll:pll0|altpll:altpll_component|_clk3"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[5]"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_flux_fb_mem:i[4]"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[2]"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|\rd_ln_bias_mem:i[3]"
    Info: Node  "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_SYNC"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~9"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~10"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.WB_CYCLE"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr[1]"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr[0]"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_DATA"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~3"
    Info: Node  "dispatch:cmd0|reg:hdr0|reg_o[11]"
    Info: Node  "dispatch:cmd0|pres_state.FETCH"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data_a~192"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_HDR"
    Info: Node  "bc_pll:pll0|altpll:altpll_component|_clk1"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~11"
    Info: Node  "~STRATIX_FITTER_CREATED_GND~I"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.IDLE"
    Info: Node  "dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector76~10"
    Info: Node  "dispatch:cmd0|dispatch_wishbone:wishbone|addr[2]"
    Info: Node  "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.IDLE"
    Info: Node  "dispatch:cmd0|reg:hdr1|reg_o[18]"
    Info: Node  "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~4"
    Info: Node  "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_ready"
    Info: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan2~0"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 161 information messages and 693 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 138 megabytes
    Info: Processing ended: Fri Jan 15 17:28:55 2010
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


