# RISC-16-FPGA
This project implements a 16-bit Reduced Instruction Set Computer (RISC) using Verilog HDL
