In the following series of problems, you are to show how the example memory system in 
Section 9.6.4 translates a virtual address into a physical address and accesses the cache. 
For the given virtual address, indicate the TLB entry accessed, the physical address, and the 
cache byte value returned. Indicate whether the TLB misses, whether a page fault occurs, and 
whether a cache miss occurs. If there is a cache miss, enter “—” for “Cache byte returned.” 
If there is a page fault, enter “—” for “PPN” and leave parts C and D blank.
Virtaul address: 0x027c

A. Virtual address format

0001001111100

B. Address translation

Parameter             Value
VPN                   0x9
TLB index             0x1
TLB tag               0x2
TLB hit? (y/n)        n
Page fault? (y/n)     n
PPN                   0x17

C. Physical address format

010111111100

D. Physical memory reference

Parameter             Value
Byte offset           0x0
Cache index           0xf 
Cache tag             0x17
Cache hit? (y/n)      n
Cache byte returned   --
