# NAND Gate (12T) â€“ Cadence Virtuoso (gpdk090)

## Overview

This project contains the design of a CMOS NAND gate implemented in Cadence Virtuoso using the gpdk 90nm technology library. The gate uses a 12-track standard cell height and includes both schematic and layout views.

## Features

- **Technology:** gpdk090 (90nm)
- **Cell Type:** NAND gate
- **Track Height:** 12 tracks
- **Views:** Schematic and Layout
