E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:2256:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:2256:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:2270:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:2270:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:2284:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:2284:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:3918:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:3918:7: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12665:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                       ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12666:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                       ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12667:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                       ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12668:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K3 type=ROM_1P impl=LUTRAM
                                                                       ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12669:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K4 type=ROM_1P impl=LUTRAM
                                                                       ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12699:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12700:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12701:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12702:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12703:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12704:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12705:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12706:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12707:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12708:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12758:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                      ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12759:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                      ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12760:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                      ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12787:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12788:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12789:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12790:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12791:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12792:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12828:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                        ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:12829:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                        ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13103:5: warning: Added loop label VITIS_LOOP_61_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_61_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13103:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13149:5: warning: Added loop label VITIS_LOOP_117_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_117_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13149:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13312:9: warning: Added loop label VITIS_LOOP_289_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_289_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13312:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13464:9: warning: Added loop label VITIS_LOOP_449_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_449_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13464:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13644:5: warning: Added loop label VITIS_LOOP_629_1:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_629_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13644:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13648:5: warning: Added loop label VITIS_LOOP_633_2:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_633_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13648:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13758:5: warning: Added loop label VITIS_LOOP_743_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_743_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13758:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13848:7: warning: Added loop label VITIS_LOOP_840_1:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_840_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13848:7: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13867:7: warning: Added loop label VITIS_LOOP_859_2:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_859_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:13867:7: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14157:5: warning: Added loop label VITIS_LOOP_1173_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1173_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14157:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14240:5: warning: Added loop label VITIS_LOOP_1256_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1256_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14240:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14646:13: warning: Added loop label VITIS_LOOP_68_1:   [xilinx-label-all-loops]
            for (int j = 3; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_68_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14646:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14652:17: warning: Added loop label VITIS_LOOP_74_2:   [xilinx-label-all-loops]
                for (int j = 3; j >= I_+1; j--){
                ^~~
                VITIS_LOOP_74_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14652:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14656:17: warning: Added loop label VITIS_LOOP_78_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--){
                ^~~
                VITIS_LOOP_78_3: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14656:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14704:13: warning: Added loop label VITIS_LOOP_145_4:   [xilinx-label-all-loops]
            for (int j = 9; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_145_4: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14704:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14710:17: warning: Added loop label VITIS_LOOP_151_5:   [xilinx-label-all-loops]
                for (int j = 9; j >= I_+4; j--){
                ^~~
                VITIS_LOOP_151_5: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14710:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14714:17: warning: Added loop label VITIS_LOOP_155_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--){
                ^~~
                VITIS_LOOP_155_6: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14714:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14729:9: warning: Added loop label VITIS_LOOP_170_7:   [xilinx-label-all-loops]
        for (int j = 14; j < 22; j++){
        ^~~
        VITIS_LOOP_170_7: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14729:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14737:17: warning: Added loop label VITIS_LOOP_178_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++){
                ^~~
                VITIS_LOOP_178_8: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14737:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14802:13: warning: Added loop label VITIS_LOOP_243_9:   [xilinx-label-all-loops]
            for (int j = 21; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_243_9: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14802:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14808:17: warning: Added loop label VITIS_LOOP_249_10:   [xilinx-label-all-loops]
                for (int j = 21; j >= I_+10; j--) {
                ^~~
                VITIS_LOOP_249_10: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14808:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14812:17: warning: Added loop label VITIS_LOOP_253_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_253_11: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14812:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14827:9: warning: Added loop label VITIS_LOOP_268_12:   [xilinx-label-all-loops]
        for (int j = 27; j < 46; j++){
        ^~~
        VITIS_LOOP_268_12: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14827:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14835:17: warning: Added loop label VITIS_LOOP_276_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_276_13: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:14835:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15064:13: warning: Added loop label VITIS_LOOP_505_14:   [xilinx-label-all-loops]
            for (int j = 45; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_505_14: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15064:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15070:17: warning: Added loop label VITIS_LOOP_511_15:   [xilinx-label-all-loops]
                for (int j = 45; j >= I_+22; j--){
                ^~~
                VITIS_LOOP_511_15: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15070:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15074:17: warning: Added loop label VITIS_LOOP_515_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_515_16: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15074:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15084:9: warning: Added loop label VITIS_LOOP_525_17:   [xilinx-label-all-loops]
        for (int j = 32-F_; j < 32+I_; j++){
        ^~~
        VITIS_LOOP_525_17: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15084:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15088:9: warning: Added loop label VITIS_LOOP_529_18:   [xilinx-label-all-loops]
        for (int j = 32+I_; j <= 64; j++){
        ^~~
        VITIS_LOOP_529_18: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15088:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15098:9: warning: Added loop label VITIS_LOOP_539_19:   [xilinx-label-all-loops]
        for (int j = 37; j < 64; j++) {
        ^~~
        VITIS_LOOP_539_19: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15098:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15106:17: warning: Added loop label VITIS_LOOP_547_20:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++){
                ^~~
                VITIS_LOOP_547_20: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15106:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15467:13: warning: Added loop label VITIS_LOOP_908_21:   [xilinx-label-all-loops]
            for (int j = 63; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_908_21: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15467:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15473:17: warning: Added loop label VITIS_LOOP_914_22:   [xilinx-label-all-loops]
                for (int j = 63; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_914_22: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15473:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15477:17: warning: Added loop label VITIS_LOOP_918_23:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_918_23: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15477:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15593:13: warning: Added loop label VITIS_LOOP_1034_1:   [xilinx-label-all-loops]
            for (int j = 4; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_1034_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15593:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15599:17: warning: Added loop label VITIS_LOOP_1040_2:   [xilinx-label-all-loops]
                for (int j = 4; j >= I_+1; j--) {
                ^~~
                VITIS_LOOP_1040_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15599:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15603:17: warning: Added loop label VITIS_LOOP_1044_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1044_3: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15603:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15690:13: warning: Added loop label VITIS_LOOP_1131_4:   [xilinx-label-all-loops]
            for (int j = 10; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_1131_4: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15690:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15696:17: warning: Added loop label VITIS_LOOP_1137_5:   [xilinx-label-all-loops]
                for (int j = 10; j >= I_+4; j--) {
                ^~~
                VITIS_LOOP_1137_5: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15696:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15700:17: warning: Added loop label VITIS_LOOP_1141_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1141_6: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15700:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15719:9: warning: Added loop label VITIS_LOOP_1160_7:   [xilinx-label-all-loops]
        for (int j = wf+3; j < w-1; j++) {
        ^~~
        VITIS_LOOP_1160_7: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15719:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15726:17: warning: Added loop label VITIS_LOOP_1167_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++) {
                ^~~
                VITIS_LOOP_1167_8: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15726:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15842:13: warning: Added loop label VITIS_LOOP_1283_9:   [xilinx-label-all-loops]
            for (int j = 22; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_1283_9: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15842:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15848:17: warning: Added loop label VITIS_LOOP_1289_10:   [xilinx-label-all-loops]
                for (int j = 22; j >= I_+10; j--){
                ^~~
                VITIS_LOOP_1289_10: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15848:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15852:17: warning: Added loop label VITIS_LOOP_1293_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1293_11: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15852:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15872:9: warning: Added loop label VITIS_LOOP_1313_12:   [xilinx-label-all-loops]
        for (int j = wf+4; j < w-1; j++){
        ^~~
        VITIS_LOOP_1313_12: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15872:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15879:17: warning: Added loop label VITIS_LOOP_1320_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_1320_13: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:15879:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16141:13: warning: Added loop label VITIS_LOOP_1582_14:   [xilinx-label-all-loops]
            for (int j = 46; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_1582_14: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16141:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16147:17: warning: Added loop label VITIS_LOOP_1588_15:   [xilinx-label-all-loops]
                for (int j = 46; j >= I_+22; j--) {
                ^~~
                VITIS_LOOP_1588_15: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16147:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16151:17: warning: Added loop label VITIS_LOOP_1592_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1592_16: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16151:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16175:9: warning: Added loop label VITIS_LOOP_1616_17:   [xilinx-label-all-loops]
        for (int j = wf+5; j < w-1; j++){
        ^~~
        VITIS_LOOP_1616_17: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16175:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16182:17: warning: Added loop label VITIS_LOOP_1623_18:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++) {
                ^~~
                VITIS_LOOP_1623_18: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16182:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16612:13: warning: Added loop label VITIS_LOOP_2053_19:   [xilinx-label-all-loops]
            for (int j = 64; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_2053_19: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16612:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16618:17: warning: Added loop label VITIS_LOOP_2059_20:   [xilinx-label-all-loops]
                for (int j = 64; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_2059_20: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16618:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16622:17: warning: Added loop label VITIS_LOOP_2063_21:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_2063_21: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16622:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16752:13: warning: Added loop label VITIS_LOOP_2193_1:   [xilinx-label-all-loops]
            for(int j=3; j>=I+1; j--) {
            ^~~
            VITIS_LOOP_2193_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16752:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16759:17: warning: Added loop label VITIS_LOOP_2200_2:   [xilinx-label-all-loops]
                for(int j=3; j>=I+1; j--) {
                ^~~
                VITIS_LOOP_2200_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16759:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16763:17: warning: Added loop label VITIS_LOOP_2204_3:   [xilinx-label-all-loops]
                for(int j=I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2204_3: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16763:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16810:13: warning: Added loop label VITIS_LOOP_2251_4:   [xilinx-label-all-loops]
            for(int j=7; j>=3+I; j--) {
            ^~~
            VITIS_LOOP_2251_4: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16810:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16817:17: warning: Added loop label VITIS_LOOP_2258_5:   [xilinx-label-all-loops]
                for(int j=7; j>=3+I; j--) {
                ^~~
                VITIS_LOOP_2258_5: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16817:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16821:17: warning: Added loop label VITIS_LOOP_2262_6:   [xilinx-label-all-loops]
                for(int j=I+2; j>=0; j--) {
                ^~~
                VITIS_LOOP_2262_6: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16821:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16839:9: warning: Added loop label VITIS_LOOP_2280_7:   [xilinx-label-all-loops]
        for(int j=11; j<16; j++) {
        ^~~
        VITIS_LOOP_2280_7: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16839:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16894:13: warning: Added loop label VITIS_LOOP_2335_8:   [xilinx-label-all-loops]
            for(int j=15; j>=7+I; j--) {
            ^~~
            VITIS_LOOP_2335_8: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16894:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16901:17: warning: Added loop label VITIS_LOOP_2342_9:   [xilinx-label-all-loops]
                for(int j=15; j>=7+I; j--) {
                ^~~
                VITIS_LOOP_2342_9: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16901:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16905:17: warning: Added loop label VITIS_LOOP_2346_10:   [xilinx-label-all-loops]
                for(int j=6+I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2346_10: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16905:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16923:9: warning: Added loop label VITIS_LOOP_2364_11:   [xilinx-label-all-loops]
        for(int j=20; j<32; j++) {
        ^~~
        VITIS_LOOP_2364_11: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:16923:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17012:13: warning: Added loop label VITIS_LOOP_2453_12:   [xilinx-label-all-loops]
            for(int j=31; j>=I+15; j--) {
            ^~~
            VITIS_LOOP_2453_12: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17012:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17019:17: warning: Added loop label VITIS_LOOP_2460_13:   [xilinx-label-all-loops]
                for(int j=31; j>=I+15; j--) {
                ^~~
                VITIS_LOOP_2460_13: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17019:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17023:17: warning: Added loop label VITIS_LOOP_2464_14:   [xilinx-label-all-loops]
                for(int j=I+14; j>=0; j--) {
                ^~~
                VITIS_LOOP_2464_14: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17023:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17033:9: warning: Added loop label VITIS_LOOP_2474_15:   [xilinx-label-all-loops]
        for(int j=32-F; j<32+I; j++) {
        ^~~
        VITIS_LOOP_2474_15: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17033:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17037:9: warning: Added loop label VITIS_LOOP_2478_16:   [xilinx-label-all-loops]
        for(int j=32+I; j<=64; j++) {
        ^~~
        VITIS_LOOP_2478_16: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17037:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17048:9: warning: Added loop label VITIS_LOOP_2489_17:   [xilinx-label-all-loops]
        for(int j=37; j<64; j++) {
        ^~~
        VITIS_LOOP_2489_17: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17048:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17056:17: warning: Added loop label VITIS_LOOP_2497_18:   [xilinx-label-all-loops]
                for(int j=0; j<64; j++) {
                ^~~
                VITIS_LOOP_2497_18: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17056:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17381:13: warning: Added loop label VITIS_LOOP_2822_19:   [xilinx-label-all-loops]
            for(int j=63; j>=I+31; j--) {
            ^~~
            VITIS_LOOP_2822_19: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17381:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17388:17: warning: Added loop label VITIS_LOOP_2829_20:   [xilinx-label-all-loops]
                for(int j=63; j>=I+31; j--) {
                ^~~
                VITIS_LOOP_2829_20: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17388:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17392:17: warning: Added loop label VITIS_LOOP_2833_21:   [xilinx-label-all-loops]
                for(int j=I+30; j>=0; j--) {
                ^~~
                VITIS_LOOP_2833_21: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17392:17: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17480:4: warning: Added loop label VITIS_LOOP_2921_1:   [xilinx-label-all-loops]
   for(int j = 5; j>=I_+2; j--) {
   ^~~
   VITIS_LOOP_2921_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17480:4: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17487:5: warning: Added loop label VITIS_LOOP_2928_2:   [xilinx-label-all-loops]
    for(int j = 5; j>=I_+2; j--) {
    ^~~
    VITIS_LOOP_2928_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17487:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17491:5: warning: Added loop label VITIS_LOOP_2932_3:   [xilinx-label-all-loops]
    for(int j = I_+1; j>=0; j--) {
    ^~~
    VITIS_LOOP_2932_3: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17491:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17506:3: warning: Added loop label VITIS_LOOP_2947_4:   [xilinx-label-all-loops]
  for(int j = 11; j >=7; j--) {
  ^~~
  VITIS_LOOP_2947_4: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17506:3: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17538:4: warning: Added loop label VITIS_LOOP_2979_5:   [xilinx-label-all-loops]
   for(int j = 11; j >= I_+5; j--) {
   ^~~
   VITIS_LOOP_2979_5: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17538:4: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17545:5: warning: Added loop label VITIS_LOOP_2986_6:   [xilinx-label-all-loops]
    for(int j = 11; j>= I_+5; j--) {
    ^~~
    VITIS_LOOP_2986_6: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17545:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17549:5: warning: Added loop label VITIS_LOOP_2990_7:   [xilinx-label-all-loops]
    for(int j = I_+4; j>=0; j--) {
    ^~~
    VITIS_LOOP_2990_7: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17549:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17564:3: warning: Added loop label VITIS_LOOP_3005_8:   [xilinx-label-all-loops]
  for(int j = 25; j>=15; j--) {
  ^~~
  VITIS_LOOP_3005_8: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17564:3: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17614:4: warning: Added loop label VITIS_LOOP_3055_9:   [xilinx-label-all-loops]
   for(int j = 25; j>= I_+12; j--) {
   ^~~
   VITIS_LOOP_3055_9: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17614:4: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17621:5: warning: Added loop label VITIS_LOOP_3062_10:   [xilinx-label-all-loops]
    for(int j = 25; j>=I_+12; j--) {
    ^~~
    VITIS_LOOP_3062_10: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17621:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17625:5: warning: Added loop label VITIS_LOOP_3066_11:   [xilinx-label-all-loops]
    for(int j = I_+11; j>=0; j--) {
    ^~~
    VITIS_LOOP_3066_11: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17625:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17640:3: warning: Added loop label VITIS_LOOP_3081_12:   [xilinx-label-all-loops]
  for(int j = 51; j >= 29; j--) {
  ^~~
  VITIS_LOOP_3081_12: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17640:3: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17777:4: warning: Added loop label VITIS_LOOP_3218_13:   [xilinx-label-all-loops]
   for(int j = 51; j >= 25 + I_; j--) {
   ^~~
   VITIS_LOOP_3218_13: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17777:4: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17784:5: warning: Added loop label VITIS_LOOP_3225_14:   [xilinx-label-all-loops]
    for(int j = 51; j>=25 + I_; j--) {
    ^~~
    VITIS_LOOP_3225_14: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17784:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17788:5: warning: Added loop label VITIS_LOOP_3229_15:   [xilinx-label-all-loops]
    for(int j = 24 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3229_15: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17788:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17803:3: warning: Added loop label VITIS_LOOP_3244_16:   [xilinx-label-all-loops]
  for(int j = 63; j >= 36; j--) {
  ^~~
  VITIS_LOOP_3244_16: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17803:3: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17963:4: warning: Added loop label VITIS_LOOP_3404_17:   [xilinx-label-all-loops]
   for(int j = 63; j >= 31 + I_; j--) {
   ^~~
   VITIS_LOOP_3404_17: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17963:4: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17970:5: warning: Added loop label VITIS_LOOP_3411_18:   [xilinx-label-all-loops]
    for(int j = 63; j >= 31 + I_; j--) {
    ^~~
    VITIS_LOOP_3411_18: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17970:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17974:5: warning: Added loop label VITIS_LOOP_3415_19:   [xilinx-label-all-loops]
    for(int j = 30 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3415_19: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:17974:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:18689:13: warning: Added loop label VITIS_LOOP_703_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_703_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:18689:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:18907:13: warning: Added loop label VITIS_LOOP_921_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_921_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:18907:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:19324:13: warning: Added loop label VITIS_LOOP_1345_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_1345_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:19324:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:19644:9: warning: Added loop label VITIS_LOOP_240_1:   [xilinx-label-all-loops]
        for ( int pos = msbr-1; pos >= 0; pos-- ) {
        ^~~
        VITIS_LOOP_240_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:19644:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:19672:9: warning: Added loop label VITIS_LOOP_268_2:   [xilinx-label-all-loops]
        for ( int pos = -1; pos >= -F_-1; pos-- ) {
        ^~~
        VITIS_LOOP_268_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:19672:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20374:13: warning: Added loop label VITIS_LOOP_48_1:   [xilinx-label-all-loops]
            for (int j = 0; j < W_-1; j++){
            ^~~
            VITIS_LOOP_48_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20374:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20427:5: warning: Added loop label VITIS_LOOP_109_2:   [xilinx-label-all-loops]
    for (int j = F_l+F_+I_m-1; j < F_l+W_+5; j++){
    ^~~
    VITIS_LOOP_109_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20427:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20441:13: warning: Added loop label VITIS_LOOP_123_3:   [xilinx-label-all-loops]
            for (int j = WO_m-1; j >= W_-1; j--) {
            ^~~
            VITIS_LOOP_123_3: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20441:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20471:13: warning: Added loop label VITIS_LOOP_153_4:   [xilinx-label-all-loops]
            for (int j = W_-2; j >= 0; j--){
            ^~~
            VITIS_LOOP_153_4: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20471:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20556:12: warning: Added loop label VITIS_LOOP_281_1:   [xilinx-label-all-loops]
           for(int i = wf_log+we_log-2; i > WI_e - 2; --i) {
           ^~~
           VITIS_LOOP_281_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20556:12: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20576:16: warning: Added loop label VITIS_LOOP_301_2:   [xilinx-label-all-loops]
               for (int j = WO_e-1; j >= W_-1; j--) {
               ^~~
               VITIS_LOOP_301_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20576:16: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20590:20: warning: Added loop label VITIS_LOOP_315_3:   [xilinx-label-all-loops]
                   for(int i = 0; i < W_-1; ++i) {
                   ^~~
                   VITIS_LOOP_315_3: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20590:20: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20683:12: warning: Added loop label VITIS_LOOP_433_1:   [xilinx-label-all-loops]
           for (int j =WO_d-1; j >= W_-1; j--) {
           ^~~
           VITIS_LOOP_433_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20683:12: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20697:15: warning: Added loop label VITIS_LOOP_447_2:   [xilinx-label-all-loops]
              for(int i = 0; i < W_-1; ++i) {
              ^~~
              VITIS_LOOP_447_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20697:15: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20817:13: warning: Added loop label VITIS_LOOP_33_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_33_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20817:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20941:13: warning: Added loop label VITIS_LOOP_183_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_183_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20941:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20996:13: warning: Added loop label VITIS_LOOP_248_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_248_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:20996:13: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21515:2: warning: Added loop label VITIS_LOOP_16_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_16_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21515:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21526:2: warning: Added loop label VITIS_LOOP_27_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_27_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21526:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21537:2: warning: Added loop label VITIS_LOOP_38_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_38_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21537:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21548:2: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_49_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21548:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21559:2: warning: Added loop label VITIS_LOOP_60_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_60_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21559:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21570:2: warning: Added loop label VITIS_LOOP_71_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_71_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21570:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21581:2: warning: Added loop label VITIS_LOOP_82_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_82_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21581:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21592:2: warning: Added loop label VITIS_LOOP_93_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_93_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:21592:2: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:23952:12: warning: Added loop label VITIS_LOOP_26_1:   [xilinx-label-all-loops]
           for(int i = 0; i < W_-1; ++i) {
           ^~~
           VITIS_LOOP_26_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:23952:12: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24016:7: warning: Added loop label VITIS_LOOP_40_1:   [xilinx-label-all-loops]
      for(int pos = msbr - 1 ; pos >= -F-1; pos--) {
      ^~~
      VITIS_LOOP_40_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24016:7: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24133:9: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
        for(int pos = msbr - 1; pos >= 0; pos--) {
        ^~~
        VITIS_LOOP_49_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24133:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24158:5: warning: Added loop label VITIS_LOOP_81_2:   [xilinx-label-all-loops]
    for(int pos = -1; pos >= -F-1; pos--) {
    ^~~
    VITIS_LOOP_81_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24158:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24228:8: warning: Added loop label VITIS_LOOP_169_3:   [xilinx-label-all-loops]
       for(int i = 0; i < W - 1; ++i) {
       ^~~
       VITIS_LOOP_169_3: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:24228:8: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26472:5: warning: Added loop label VITIS_LOOP_13_1:   [xilinx-label-all-loops]
    for(int i = 0; i < 32; i++) {
    ^~~
    VITIS_LOOP_13_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26472:5: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26491:49: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=layer1_w type=rom_1p impl=bram
                                                ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26492:49: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=layer2_w type=rom_1p impl=bram
                                                ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26493:48: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=bn_mean type=rom_1p impl=bram
                                               ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26494:47: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=bn_var type=rom_1p impl=bram
                                              ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26498:51: error: Invalid Directive: for current device, ram_1p + lutram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=hidden_out type=ram_1p impl=lutram
                                                  ^
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26505:9: warning: Added loop label VITIS_LOOP_42_1:   [xilinx-label-all-loops]
        for(int j = 0; j < 25; j++) {
        ^~~
        VITIS_LOOP_42_1: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26505:9: note: FIX-IT applied suggested code changes
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26527:9: warning: Added loop label VITIS_LOOP_64_2:   [xilinx-label-all-loops]
        for(int j = 0; j < 128; j++) {
        ^~~
        VITIS_LOOP_64_2: 
E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp:26527:9: note: FIX-IT applied suggested code changes
