
---------- Begin Simulation Statistics ----------
final_tick                                52757905500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 928948                       # Number of bytes of host memory used
host_seconds                                  1432.41                       # Real time elapsed on the host
host_tick_rate                               36831523                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.052758                       # Number of seconds simulated
sim_ticks                                 52757905500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 148271182                       # number of cc regfile reads
system.cpu.cc_regfile_writes                134626055                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 33494152                       # Number of Instructions Simulated
system.cpu.committedInsts::total            133494152                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  111738375                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              274829191                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.055158                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.150276                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.790415                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1358215                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   951196                       # number of floating regfile writes
system.cpu.idleCycles                           41921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               850865                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10186164                       # Number of branches executed
system.cpu.iew.exec_branches::1              15566953                       # Number of branches executed
system.cpu.iew.exec_branches::total          25753117                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.663199                       # Inst execution rate
system.cpu.iew.exec_refs::0                  26031326                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  31943795                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              57975121                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9997371                       # Number of stores executed
system.cpu.iew.exec_stores::1                14454614                       # Number of stores executed
system.cpu.iew.exec_stores::total            24451985                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10510041                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34975597                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              28477                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25719836                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           296375795                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           16033955                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           17489181                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       33523136                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            753009                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             281009657                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9513                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7992                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 842029                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 26517                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          18233                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       445548                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         405317                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              229078260                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              118389716                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          347467976                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  166039581                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  114732513                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              280772094                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.583132                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.592525                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.586333                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              133582966                       # num instructions producing a value
system.cpu.iew.wb_producers::1               70148911                       # num instructions producing a value
system.cpu.iew.wb_producers::total          203731877                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.573599                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.087349                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.660948                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   166089193                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   114771959                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               280861152                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                465829486                       # number of integer regfile reads
system.cpu.int_regfile_writes               234800863                       # number of integer regfile writes
system.cpu.ipc::0                            0.947725                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.317433                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.265158                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3650709      2.19%      2.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130646080     78.40%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5589716      3.35%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184169      0.11%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              109708      0.07%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   94      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  888      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  488      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178172      0.11%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                126      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               8      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16201451      9.72%     93.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9725630      5.84%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31582      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         323320      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166642158                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           8735795      7.58%      7.58% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              73856545     64.06%     71.64% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               202180      0.18%     71.81% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  7217      0.01%     71.82% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               69229      0.06%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1101      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                40649      0.04%     71.91% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  187      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               93232      0.08%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  9      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd            8469      0.01%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           23555      0.02%     72.02% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     72.02% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     72.02% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           2771      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             17160944     14.88%     86.91% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            13987680     12.13%     99.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          563550      0.49%     99.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         540282      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              115293396                       # Type of FU issued
system.cpu.iq.FU_type::total                281935554      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 6682251                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8732719                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1928973                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2435084                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 60018799                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 51357693                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            111376492                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.212881                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.182161                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.395042                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                71303796     64.02%     64.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6689110      6.01%     70.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    9548      0.01%     70.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                563411      0.51%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1198      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  55380      0.05%     70.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     70.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    185      0.00%     70.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                104135      0.09%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   43      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              5962      0.01%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     70.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             39254      0.04%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             3479      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     70.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                7250616      6.51%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              23800878     21.37%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            375830      0.34%     98.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1173667      1.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              485595564                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          887308316                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    278843121                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         315505477                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  296290466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 281935554                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               85329                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        21546550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3967274                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          31686                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     40725932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     105473891                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.673036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.434318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7243462      6.87%      6.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14334366     13.59%     20.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27580728     26.15%     46.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26687869     25.30%     71.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            18792690     17.82%     89.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8210223      7.78%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2243226      2.13%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              355722      0.34%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25605      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       105473891                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.671974                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            347677                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1074417                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16751053                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10471327                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           4070280                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          3813411                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             18224544                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            15248509                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                86522407                       # number of misc regfile reads
system.cpu.numCycles                        105515812                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4624                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1271067                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   133494152                       # Number of instructions simulated
sim_ops                                     274829191                       # Number of ops (including micro ops) simulated
host_inst_rate                                  93195                       # Simulator instruction rate (inst/s)
host_op_rate                                   191864                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                29050540                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24944349                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1041805                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22980724                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22365406                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.322460                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1258508                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               2521                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          212687                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             185070                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            27617                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        14499                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        20118838                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           53643                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            823301                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    105457789                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.606059                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.477434                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        20964521     19.88%     19.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        28865394     27.37%     47.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        13921874     13.20%     60.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         8638980      8.19%     68.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         9913611      9.40%     78.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7026649      6.66%     84.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4383270      4.16%     88.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2832120      2.69%     91.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8911370      8.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    105457789                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          33494152                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     133494152                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           111738375                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       274829191                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 31148168                       # Number of memory references committed
system.cpu.commit.memRefs::total             56659347                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   16833039                       # Number of loads committed
system.cpu.commit.loads::total               32401349                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                    35740                       # Number of memory barriers committed
system.cpu.commit.membars::total                35758                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                15362024                       # Number of branches committed
system.cpu.commit.branches::total            25407676                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 1285841                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1864748                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                102867913                       # Number of committed integer instructions.
system.cpu.commit.integer::total            262302359                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             931676                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1039343                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      8666221      7.76%      7.76% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     71502155     63.99%     71.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       194893      0.17%     71.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          938      0.00%     71.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        62239      0.06%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1008      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        37365      0.03%     72.01% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     72.01% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     72.01% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        90998      0.08%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            9      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd         8320      0.01%     72.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        23117      0.02%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         2771      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     16320016     14.61%     86.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     13797653     12.35%     99.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       513023      0.46%     99.54% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       517476      0.46%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    111738375                       # Class of committed instruction
system.cpu.commit.committedInstType::total    274829191      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8911370                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     56963071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56963071                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56964536                       # number of overall hits
system.cpu.dcache.overall_hits::total        56964536                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       148795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         148795                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       148829                       # number of overall misses
system.cpu.dcache.overall_misses::total        148829                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1539858996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1539858996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1539858996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1539858996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     57111866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57111866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57113365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57113365                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002605                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002605                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002606                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002606                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10348.862502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10348.862502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10346.498303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10346.498303                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5617                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             947                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.931362                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125518                       # number of writebacks
system.cpu.dcache.writebacks::total            125518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22207                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       126588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       126588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       126616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       126616                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1231505497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1231505497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1232198497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1232198497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002216                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002216                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002217                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9728.453700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9728.453700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9731.775581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9731.775581                       # average overall mshr miss latency
system.cpu.dcache.replacements                 125518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32772199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32772199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    734995500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    734995500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32851895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32851895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9222.489209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9222.489209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        57582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        57582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    497011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    497011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8631.369178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8631.369178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     24190872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24190872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        69099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    804863496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    804863496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     24259971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24259971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11647.976034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11647.976034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        69006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    734493997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    734493997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10643.914978                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10643.914978                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1465                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1465                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1499                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1499                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       693000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       693000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018679                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018679                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        24750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        24750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.649486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57091185                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            126542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            451.163922                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.649486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          734                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         114353272                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        114353272                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 72859641                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              54599920                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  59606336                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              23039856                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 842029                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             21800683                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                221088                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              300874229                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4633728                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33565649                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    24456666                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        124829                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         48130                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             855915                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      155481433                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29050540                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23808984                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     103912412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1060862                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      17481                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                22877                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  43767662                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 97946                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    16986                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          105473891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.979991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.042238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22368480     21.21%     21.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 10140831      9.61%     30.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 11651297     11.05%     41.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  9128811      8.66%     50.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  7440922      7.05%     57.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 44743550     42.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            105473891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.275319                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.473537                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     43242430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43242430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     43242430                       # number of overall hits
system.cpu.icache.overall_hits::total        43242430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       524416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         524416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       524416                       # number of overall misses
system.cpu.icache.overall_misses::total        524416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4418562005                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4418562005                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4418562005                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4418562005                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     43766846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43766846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43766846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43766846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011982                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011982                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011982                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011982                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8425.681148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8425.681148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8425.681148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8425.681148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       343588                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          304                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             32954                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.426291                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    25.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       509185                       # number of writebacks
system.cpu.icache.writebacks::total            509185                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        14668                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14668                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        14668                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14668                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       509748                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       509748                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       509748                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       509748                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4079841567                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4079841567                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4079841567                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4079841567                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011647                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011647                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011647                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011647                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8003.644089                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8003.644089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8003.644089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8003.644089                       # average overall mshr miss latency
system.cpu.icache.replacements                 509185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     43242430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43242430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       524416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        524416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4418562005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4418562005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43766846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43766846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8425.681148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8425.681148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       509748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       509748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4079841567                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4079841567                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8003.644089                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8003.644089                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.111340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43752177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            509747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.831161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.111340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          88043439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         88043439                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    43785074                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        135698                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       75775                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1182737                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  165                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2826                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 528458                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 2630                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      570491                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1391505                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1290                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               15407                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 933380                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                19280                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    402                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  52757905500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 842029                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87857957                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                27444837                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            297                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  68740817                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              26061845                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              297767403                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1402865                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3661084                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7992175                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1988462                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         9548261                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           392882480                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   745607572                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                493715242                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1522349                       # Number of floating rename lookups
system.cpu.rename.committedMaps             362937179                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 29945181                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  44799076                       # count of insts added to the skid buffer
system.cpu.rob.reads                        966881928                       # The number of ROB reads
system.cpu.rob.writes                       592835402                       # The number of ROB writes
system.cpu.thread0.numInsts                  33494152                       # Number of Instructions committed
system.cpu.thread0.numOps                   111738375                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               506373                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               123847                       # number of demand (read+write) hits
system.l2.demand_hits::total                   630220                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              506373                       # number of overall hits
system.l2.overall_hits::.cpu.data              123847                       # number of overall hits
system.l2.overall_hits::total                  630220                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2695                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5978                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3283                       # number of overall misses
system.l2.overall_misses::.cpu.data              2695                       # number of overall misses
system.l2.overall_misses::total                  5978                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    234309000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    229411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        463720000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    234309000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    229411000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       463720000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           509656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           126542                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               636198                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          509656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          126542                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              636198                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.021297                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009396                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.021297                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009396                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71370.392933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85124.675325                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77571.094011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71370.392933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85124.675325                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77571.094011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  78                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 78                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41755                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    214611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    200341500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    414952500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    214611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    200341500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2153184001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2568136501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065632                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65370.392933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76553.878487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70330.932203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65370.392933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76553.878487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60052.545001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61504.885666                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       123098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           123098                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       123098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       123098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       510751                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           510751                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       510751                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       510751                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35855                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35855                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2153184001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2153184001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60052.545001                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60052.545001                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               74                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   74                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             66674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66674                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    195349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     195349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         68944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             68944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.032925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86056.828194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86056.828194                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    168884500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    168884500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.031808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.031808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77010.715914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77010.715914                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         506373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             506373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    234309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    234309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       509656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         509656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71370.392933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71370.392933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    214611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    214611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65370.392933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65370.392933                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         57173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        57598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         57598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80145.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80145.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74191.037736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74191.037736                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  323077                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              323077                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 31027                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40953.310045                       # Cycle average of tags in use
system.l2.tags.total_refs                     1305898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.275248                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3217.150937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2527.291326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 35208.867782                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.038563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.537245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.624898                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35855                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5893                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.547104                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.090027                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20363691                       # Number of tag accesses
system.l2.tags.data_accesses                 20363691                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000698000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               94115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41755                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41755                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2672320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     50.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51642052006                       # Total gap between requests
system.mem_ctrls.avgGap                    1236787.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       210112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       167488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2294720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3982569.019916834775                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3174652.185538336169                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 43495282.427389010787                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3283                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2617                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35855                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     92752878                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    102418133                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1037199497                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28252.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39135.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28927.61                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       210112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       167488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2294720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2672320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       210112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       210112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3283                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2617                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41755                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3982569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3174652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     43495282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         50652504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3982569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3982569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3982569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3174652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     43495282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        50652504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41755                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               449464258                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             208775000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1232370508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10764.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29514.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37419                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   616.309963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   379.832166                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   430.606107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1001     23.09%     23.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          488     11.25%     34.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          213      4.91%     39.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          173      3.99%     43.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          137      3.16%     46.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           90      2.08%     48.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           58      1.34%     49.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      1.36%     51.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2117     48.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2672320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               50.652504                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14222880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7559640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144949140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4164186000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1850687970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18700561920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24882167550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   471.629177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48594659255                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1761500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2401746245                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16736160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8895480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      153181560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4164186000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2073067200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18513295200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24929361600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   472.523717                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48105719703                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1761500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2890685797                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39562                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2193                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2193                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39562                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2672320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2672320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2672320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41755                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            65453621                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          218407572                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            567345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       123098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       511605                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            41073                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              74                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             74                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68944                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        509748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        57598                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1528588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       378750                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1907338                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     65205760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16131840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81337600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           41165                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           677437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006849                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082477                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 672797     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4640      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             677437                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52757905500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1270236500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         764639961                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         189867964                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
