0.6
2019.1
May 24 2019
15:06:07
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_BRAM/AHB2BRAM.v,1732543177,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_BUS/AHBDCD.v,,AHB2MEM,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_BUS/AHBDCD.v,1500359074,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_BUS/AHBMUX.v,,AHBDCD,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_BUS/AHBMUX.v,1379313012,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/AHBUART.v,,AHBMUX,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/AHBUART.v,1732778761,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/AHBVGASYS.v,,AHBUART,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/baudgen.v,1732786358,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/CortexM3-DS/cortexm3ds_logic.v,,BAUDGEN,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/fifo.v,1732775869,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/font_rom.v,,FIFO,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/uart_rx.v,1732788646,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/uart_tx.v,,UART_RX,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/uart_tx.v,1732529841,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_console.v,,UART_TX,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/AHBVGASYS.v,1731402923,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/ARMSOC_TOP.v,,AHBVGA,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/counter.v,1590593905,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/dual_port_ram_sync.v,,GenericCounter,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/dual_port_ram_sync.v,1732542619,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/fifo.v,,dual_port_ram_sync,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/font_rom.v,1337002010,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/uart_rx.v,,font_rom,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_console.v,1731402752,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_image.v,,vga_console,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_image.v,1731641532,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_sync.v,,vga_image,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_sync.v,1731483360,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/ARMSOC_TOP_TB.v,,VGAInterface,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/ARMSOC_TOP.v,1732547737,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/CortexM3-DS-sim/CORTEXM3INTEGRATIONDS.v,,ARMSOC_TOP,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/ARMSOC_TOP_TB.v,1732536230,verilog,,,,ARMSOC_TOP_TB,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/CortexM3-DS-sim/CORTEXM3INTEGRATIONDS.v,1500376678,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/baudgen.v,,CORTEXM3INTEGRATIONDS,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/CortexM3-DS/cortexm3ds_logic.v,1500376680,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/counter.v,,cortexm3ds_logic,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.srcs/sources_1/ip/clk_25M/clk_25M.v,1732548385,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.srcs/sources_1/ip/clk_50M/clk_50M_clk_wiz.v,,clk_25M,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.srcs/sources_1/ip/clk_25M/clk_25M_clk_wiz.v,1732548385,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.srcs/sources_1/ip/clk_25M/clk_25M.v,,clk_25M_clk_wiz,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.srcs/sources_1/ip/clk_50M/clk_50M.v,1732179770,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_BRAM/AHB2BRAM.v,,clk_50M,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.srcs/sources_1/ip/clk_50M/clk_50M_clk_wiz.v,1732179770,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Lab3_UART.srcs/sources_1/ip/clk_50M/clk_50M.v,,clk_50M_clk_wiz,,,../../../../Lab3_UART.srcs/sources_1/ip/clk_25M;../../../../Lab3_UART.srcs/sources_1/ip/clk_50M,,,,,
