LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY exercicio_3 IS
	PORT (
		in_vec : in  STD_LOGIC_VECTOR(0 to 3);
		 s_vec : in  STD_LOGIC_VECTOR(0 to 1);
	      out : OUT std_logic;);
END exercicio_3;

ARCHITECTURE logica OF exercicio_3 IS
	SIGNAL x_vec : in  STD_LOGIC_VECTOR(0 to 3);
BEGIN
	x(0) <= A AND NOT(in_vec(0)) AND NOT(s_vec(0));
	x(1) <= A AND NOT(in_vec(1)) AND     s_vec(1);
	x(2) <= A AND     in_vec(2)  AND NOT(s_vec(2));
	x(3) <= A AND     in_vec(3)  AND     s_vec(3);

		out_vec <= x(0) OR x(1) OR x(2) OR x(3);
END logica;