
STM32F098CC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027fc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080028b8  080028b8  000128b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002914  08002914  00012914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002918  08002918  00012918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  0800291c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d4  20000010  0800292c  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000e4  0800292c  000200e4  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a715  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000176f  00000000  00000000  0002a74d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005c8  00000000  00000000  0002bec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000520  00000000  00000000  0002c488  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002f26  00000000  00000000  0002c9a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001dbf  00000000  00000000  0002f8ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003168d  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001318  00000000  00000000  0003170c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080028a0 	.word	0x080028a0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	080028a0 	.word	0x080028a0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000220:	4b07      	ldr	r3, [pc, #28]	; (8000240 <HAL_Init+0x24>)
 8000222:	4a07      	ldr	r2, [pc, #28]	; (8000240 <HAL_Init+0x24>)
 8000224:	6812      	ldr	r2, [r2, #0]
 8000226:	2110      	movs	r1, #16
 8000228:	430a      	orrs	r2, r1
 800022a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800022c:	2000      	movs	r0, #0
 800022e:	f000 f809 	bl	8000244 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000232:	f002 f9bb 	bl	80025ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000236:	2300      	movs	r3, #0
}
 8000238:	0018      	movs	r0, r3
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	40022000 	.word	0x40022000

08000244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f001 f90c 	bl	8001468 <HAL_RCC_GetHCLKFreq>
 8000250:	0002      	movs	r2, r0
 8000252:	23fa      	movs	r3, #250	; 0xfa
 8000254:	0099      	lsls	r1, r3, #2
 8000256:	0010      	movs	r0, r2
 8000258:	f7ff ff54 	bl	8000104 <__udivsi3>
 800025c:	0003      	movs	r3, r0
 800025e:	0018      	movs	r0, r3
 8000260:	f000 f90e 	bl	8000480 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000264:	6879      	ldr	r1, [r7, #4]
 8000266:	2301      	movs	r3, #1
 8000268:	425b      	negs	r3, r3
 800026a:	2200      	movs	r2, #0
 800026c:	0018      	movs	r0, r3
 800026e:	f000 f8e1 	bl	8000434 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000272:	2300      	movs	r3, #0
}
 8000274:	0018      	movs	r0, r3
 8000276:	46bd      	mov	sp, r7
 8000278:	b002      	add	sp, #8
 800027a:	bd80      	pop	{r7, pc}

0800027c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
  uwTick++;
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_IncTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	4b02      	ldr	r3, [pc, #8]	; (8000290 <HAL_IncTick+0x14>)
 8000288:	601a      	str	r2, [r3, #0]
}
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000038 	.word	0x20000038

08000294 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  return uwTick;
 8000298:	4b02      	ldr	r3, [pc, #8]	; (80002a4 <HAL_GetTick+0x10>)
 800029a:	681b      	ldr	r3, [r3, #0]
}
 800029c:	0018      	movs	r0, r3
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000038 	.word	0x20000038

080002a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b084      	sub	sp, #16
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b0:	f7ff fff0 	bl	8000294 <HAL_GetTick>
 80002b4:	0003      	movs	r3, r0
 80002b6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	3301      	adds	r3, #1
 80002c0:	d002      	beq.n	80002c8 <HAL_Delay+0x20>
  {
     wait++;
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	3301      	adds	r3, #1
 80002c6:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002c8:	46c0      	nop			; (mov r8, r8)
 80002ca:	f7ff ffe3 	bl	8000294 <HAL_GetTick>
 80002ce:	0002      	movs	r2, r0
 80002d0:	68bb      	ldr	r3, [r7, #8]
 80002d2:	1ad2      	subs	r2, r2, r3
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	429a      	cmp	r2, r3
 80002d8:	d3f7      	bcc.n	80002ca <HAL_Delay+0x22>
  {
  }
}
 80002da:	46c0      	nop			; (mov r8, r8)
 80002dc:	46bd      	mov	sp, r7
 80002de:	b004      	add	sp, #16
 80002e0:	bd80      	pop	{r7, pc}
	...

080002e4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	0002      	movs	r2, r0
 80002ec:	1dfb      	adds	r3, r7, #7
 80002ee:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002f0:	4b06      	ldr	r3, [pc, #24]	; (800030c <NVIC_EnableIRQ+0x28>)
 80002f2:	1dfa      	adds	r2, r7, #7
 80002f4:	7812      	ldrb	r2, [r2, #0]
 80002f6:	0011      	movs	r1, r2
 80002f8:	221f      	movs	r2, #31
 80002fa:	400a      	ands	r2, r1
 80002fc:	2101      	movs	r1, #1
 80002fe:	4091      	lsls	r1, r2
 8000300:	000a      	movs	r2, r1
 8000302:	601a      	str	r2, [r3, #0]
}
 8000304:	46c0      	nop			; (mov r8, r8)
 8000306:	46bd      	mov	sp, r7
 8000308:	b002      	add	sp, #8
 800030a:	bd80      	pop	{r7, pc}
 800030c:	e000e100 	.word	0xe000e100

08000310 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000310:	b5b0      	push	{r4, r5, r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	0002      	movs	r2, r0
 8000318:	6039      	str	r1, [r7, #0]
 800031a:	1dfb      	adds	r3, r7, #7
 800031c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b7f      	cmp	r3, #127	; 0x7f
 8000324:	d932      	bls.n	800038c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000326:	4c2f      	ldr	r4, [pc, #188]	; (80003e4 <NVIC_SetPriority+0xd4>)
 8000328:	1dfb      	adds	r3, r7, #7
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	001a      	movs	r2, r3
 800032e:	230f      	movs	r3, #15
 8000330:	4013      	ands	r3, r2
 8000332:	3b08      	subs	r3, #8
 8000334:	0899      	lsrs	r1, r3, #2
 8000336:	4a2b      	ldr	r2, [pc, #172]	; (80003e4 <NVIC_SetPriority+0xd4>)
 8000338:	1dfb      	adds	r3, r7, #7
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	0018      	movs	r0, r3
 800033e:	230f      	movs	r3, #15
 8000340:	4003      	ands	r3, r0
 8000342:	3b08      	subs	r3, #8
 8000344:	089b      	lsrs	r3, r3, #2
 8000346:	3306      	adds	r3, #6
 8000348:	009b      	lsls	r3, r3, #2
 800034a:	18d3      	adds	r3, r2, r3
 800034c:	3304      	adds	r3, #4
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	1dfa      	adds	r2, r7, #7
 8000352:	7812      	ldrb	r2, [r2, #0]
 8000354:	0010      	movs	r0, r2
 8000356:	2203      	movs	r2, #3
 8000358:	4002      	ands	r2, r0
 800035a:	00d2      	lsls	r2, r2, #3
 800035c:	20ff      	movs	r0, #255	; 0xff
 800035e:	4090      	lsls	r0, r2
 8000360:	0002      	movs	r2, r0
 8000362:	43d2      	mvns	r2, r2
 8000364:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	019b      	lsls	r3, r3, #6
 800036a:	20ff      	movs	r0, #255	; 0xff
 800036c:	4018      	ands	r0, r3
 800036e:	1dfb      	adds	r3, r7, #7
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	001d      	movs	r5, r3
 8000374:	2303      	movs	r3, #3
 8000376:	402b      	ands	r3, r5
 8000378:	00db      	lsls	r3, r3, #3
 800037a:	4098      	lsls	r0, r3
 800037c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800037e:	431a      	orrs	r2, r3
 8000380:	1d8b      	adds	r3, r1, #6
 8000382:	009b      	lsls	r3, r3, #2
 8000384:	18e3      	adds	r3, r4, r3
 8000386:	3304      	adds	r3, #4
 8000388:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800038a:	e027      	b.n	80003dc <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800038c:	4c16      	ldr	r4, [pc, #88]	; (80003e8 <NVIC_SetPriority+0xd8>)
 800038e:	1dfb      	adds	r3, r7, #7
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	b25b      	sxtb	r3, r3
 8000394:	089b      	lsrs	r3, r3, #2
 8000396:	4914      	ldr	r1, [pc, #80]	; (80003e8 <NVIC_SetPriority+0xd8>)
 8000398:	1dfa      	adds	r2, r7, #7
 800039a:	7812      	ldrb	r2, [r2, #0]
 800039c:	b252      	sxtb	r2, r2
 800039e:	0892      	lsrs	r2, r2, #2
 80003a0:	32c0      	adds	r2, #192	; 0xc0
 80003a2:	0092      	lsls	r2, r2, #2
 80003a4:	5852      	ldr	r2, [r2, r1]
 80003a6:	1df9      	adds	r1, r7, #7
 80003a8:	7809      	ldrb	r1, [r1, #0]
 80003aa:	0008      	movs	r0, r1
 80003ac:	2103      	movs	r1, #3
 80003ae:	4001      	ands	r1, r0
 80003b0:	00c9      	lsls	r1, r1, #3
 80003b2:	20ff      	movs	r0, #255	; 0xff
 80003b4:	4088      	lsls	r0, r1
 80003b6:	0001      	movs	r1, r0
 80003b8:	43c9      	mvns	r1, r1
 80003ba:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003bc:	683a      	ldr	r2, [r7, #0]
 80003be:	0192      	lsls	r2, r2, #6
 80003c0:	20ff      	movs	r0, #255	; 0xff
 80003c2:	4010      	ands	r0, r2
 80003c4:	1dfa      	adds	r2, r7, #7
 80003c6:	7812      	ldrb	r2, [r2, #0]
 80003c8:	0015      	movs	r5, r2
 80003ca:	2203      	movs	r2, #3
 80003cc:	402a      	ands	r2, r5
 80003ce:	00d2      	lsls	r2, r2, #3
 80003d0:	4090      	lsls	r0, r2
 80003d2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003d4:	430a      	orrs	r2, r1
 80003d6:	33c0      	adds	r3, #192	; 0xc0
 80003d8:	009b      	lsls	r3, r3, #2
 80003da:	511a      	str	r2, [r3, r4]
}
 80003dc:	46c0      	nop			; (mov r8, r8)
 80003de:	46bd      	mov	sp, r7
 80003e0:	b002      	add	sp, #8
 80003e2:	bdb0      	pop	{r4, r5, r7, pc}
 80003e4:	e000ed00 	.word	0xe000ed00
 80003e8:	e000e100 	.word	0xe000e100

080003ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	3b01      	subs	r3, #1
 80003f8:	4a0c      	ldr	r2, [pc, #48]	; (800042c <SysTick_Config+0x40>)
 80003fa:	4293      	cmp	r3, r2
 80003fc:	d901      	bls.n	8000402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003fe:	2301      	movs	r3, #1
 8000400:	e010      	b.n	8000424 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000402:	4b0b      	ldr	r3, [pc, #44]	; (8000430 <SysTick_Config+0x44>)
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	3a01      	subs	r2, #1
 8000408:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800040a:	2301      	movs	r3, #1
 800040c:	425b      	negs	r3, r3
 800040e:	2103      	movs	r1, #3
 8000410:	0018      	movs	r0, r3
 8000412:	f7ff ff7d 	bl	8000310 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000416:	4b06      	ldr	r3, [pc, #24]	; (8000430 <SysTick_Config+0x44>)
 8000418:	2200      	movs	r2, #0
 800041a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800041c:	4b04      	ldr	r3, [pc, #16]	; (8000430 <SysTick_Config+0x44>)
 800041e:	2207      	movs	r2, #7
 8000420:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000422:	2300      	movs	r3, #0
}
 8000424:	0018      	movs	r0, r3
 8000426:	46bd      	mov	sp, r7
 8000428:	b002      	add	sp, #8
 800042a:	bd80      	pop	{r7, pc}
 800042c:	00ffffff 	.word	0x00ffffff
 8000430:	e000e010 	.word	0xe000e010

08000434 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000434:	b580      	push	{r7, lr}
 8000436:	b084      	sub	sp, #16
 8000438:	af00      	add	r7, sp, #0
 800043a:	60b9      	str	r1, [r7, #8]
 800043c:	607a      	str	r2, [r7, #4]
 800043e:	230f      	movs	r3, #15
 8000440:	18fb      	adds	r3, r7, r3
 8000442:	1c02      	adds	r2, r0, #0
 8000444:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000446:	68ba      	ldr	r2, [r7, #8]
 8000448:	230f      	movs	r3, #15
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	b25b      	sxtb	r3, r3
 8000450:	0011      	movs	r1, r2
 8000452:	0018      	movs	r0, r3
 8000454:	f7ff ff5c 	bl	8000310 <NVIC_SetPriority>
}
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	b004      	add	sp, #16
 800045e:	bd80      	pop	{r7, pc}

08000460 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	0002      	movs	r2, r0
 8000468:	1dfb      	adds	r3, r7, #7
 800046a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800046c:	1dfb      	adds	r3, r7, #7
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	b25b      	sxtb	r3, r3
 8000472:	0018      	movs	r0, r3
 8000474:	f7ff ff36 	bl	80002e4 <NVIC_EnableIRQ>
}
 8000478:	46c0      	nop			; (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	b002      	add	sp, #8
 800047e:	bd80      	pop	{r7, pc}

08000480 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	0018      	movs	r0, r3
 800048c:	f7ff ffae 	bl	80003ec <SysTick_Config>
 8000490:	0003      	movs	r3, r0
}
 8000492:	0018      	movs	r0, r3
 8000494:	46bd      	mov	sp, r7
 8000496:	b002      	add	sp, #8
 8000498:	bd80      	pop	{r7, pc}
	...

0800049c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b04      	cmp	r3, #4
 80004a8:	d106      	bne.n	80004b8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80004aa:	4b08      	ldr	r3, [pc, #32]	; (80004cc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80004ac:	4a07      	ldr	r2, [pc, #28]	; (80004cc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80004ae:	6812      	ldr	r2, [r2, #0]
 80004b0:	2104      	movs	r1, #4
 80004b2:	430a      	orrs	r2, r1
 80004b4:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80004b6:	e005      	b.n	80004c4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80004b8:	4b04      	ldr	r3, [pc, #16]	; (80004cc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80004ba:	4a04      	ldr	r2, [pc, #16]	; (80004cc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80004bc:	6812      	ldr	r2, [r2, #0]
 80004be:	2104      	movs	r1, #4
 80004c0:	438a      	bics	r2, r1
 80004c2:	601a      	str	r2, [r3, #0]
}
 80004c4:	46c0      	nop			; (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b002      	add	sp, #8
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	e000e010 	.word	0xe000e010

080004d0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80004d4:	f000 f803 	bl	80004de <HAL_SYSTICK_Callback>
}
 80004d8:	46c0      	nop			; (mov r8, r8)
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80004f0:	2300      	movs	r3, #0
 80004f2:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d101      	bne.n	80004fe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80004fa:	2301      	movs	r3, #1
 80004fc:	e042      	b.n	8000584 <HAL_DMA_Init+0x9c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	2221      	movs	r2, #33	; 0x21
 8000502:	2102      	movs	r1, #2
 8000504:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	4a1e      	ldr	r2, [pc, #120]	; (800058c <HAL_DMA_Init+0xa4>)
 8000512:	4013      	ands	r3, r2
 8000514:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800051e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	68db      	ldr	r3, [r3, #12]
 8000524:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800052a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	695b      	ldr	r3, [r3, #20]
 8000530:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000536:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	69db      	ldr	r3, [r3, #28]
 800053c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800053e:	68fa      	ldr	r2, [r7, #12]
 8000540:	4313      	orrs	r3, r2
 8000542:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	68fa      	ldr	r2, [r7, #12]
 800054a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	0018      	movs	r0, r3
 8000550:	f000 f8c0 	bl	80006d4 <DMA_CalcBaseAndBitshift>
  
  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2200      	movs	r2, #0
 8000558:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2200      	movs	r2, #0
 800055e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2200      	movs	r2, #0
 8000564:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2200      	movs	r2, #0
 800056a:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2200      	movs	r2, #0
 8000570:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2221      	movs	r2, #33	; 0x21
 8000576:	2101      	movs	r1, #1
 8000578:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	2220      	movs	r2, #32
 800057e:	2100      	movs	r1, #0
 8000580:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000582:	2300      	movs	r3, #0
}  
 8000584:	0018      	movs	r0, r3
 8000586:	46bd      	mov	sp, r7
 8000588:	b004      	add	sp, #16
 800058a:	bd80      	pop	{r7, pc}
 800058c:	ffffc00f 	.word	0xffffc00f

08000590 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ac:	2204      	movs	r2, #4
 80005ae:	409a      	lsls	r2, r3
 80005b0:	0013      	movs	r3, r2
 80005b2:	68fa      	ldr	r2, [r7, #12]
 80005b4:	4013      	ands	r3, r2
 80005b6:	d024      	beq.n	8000602 <HAL_DMA_IRQHandler+0x72>
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	2204      	movs	r2, #4
 80005bc:	4013      	ands	r3, r2
 80005be:	d020      	beq.n	8000602 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	2220      	movs	r2, #32
 80005c8:	4013      	ands	r3, r2
 80005ca:	d107      	bne.n	80005dc <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	6812      	ldr	r2, [r2, #0]
 80005d4:	6812      	ldr	r2, [r2, #0]
 80005d6:	2104      	movs	r1, #4
 80005d8:	438a      	bics	r2, r1
 80005da:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80005e4:	2104      	movs	r1, #4
 80005e6:	4091      	lsls	r1, r2
 80005e8:	000a      	movs	r2, r1
 80005ea:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d100      	bne.n	80005f6 <HAL_DMA_IRQHandler+0x66>
 80005f4:	e06a      	b.n	80006cc <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	0010      	movs	r0, r2
 80005fe:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000600:	e064      	b.n	80006cc <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000606:	2202      	movs	r2, #2
 8000608:	409a      	lsls	r2, r3
 800060a:	0013      	movs	r3, r2
 800060c:	68fa      	ldr	r2, [r7, #12]
 800060e:	4013      	ands	r3, r2
 8000610:	d02b      	beq.n	800066a <HAL_DMA_IRQHandler+0xda>
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	2202      	movs	r2, #2
 8000616:	4013      	ands	r3, r2
 8000618:	d027      	beq.n	800066a <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2220      	movs	r2, #32
 8000622:	4013      	ands	r3, r2
 8000624:	d10b      	bne.n	800063e <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	6812      	ldr	r2, [r2, #0]
 800062e:	6812      	ldr	r2, [r2, #0]
 8000630:	210a      	movs	r1, #10
 8000632:	438a      	bics	r2, r1
 8000634:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2221      	movs	r2, #33	; 0x21
 800063a:	2101      	movs	r1, #1
 800063c:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000646:	2102      	movs	r1, #2
 8000648:	4091      	lsls	r1, r2
 800064a:	000a      	movs	r2, r1
 800064c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2220      	movs	r2, #32
 8000652:	2100      	movs	r1, #0
 8000654:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800065a:	2b00      	cmp	r3, #0
 800065c:	d036      	beq.n	80006cc <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	0010      	movs	r0, r2
 8000666:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000668:	e030      	b.n	80006cc <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800066e:	2208      	movs	r2, #8
 8000670:	409a      	lsls	r2, r3
 8000672:	0013      	movs	r3, r2
 8000674:	68fa      	ldr	r2, [r7, #12]
 8000676:	4013      	ands	r3, r2
 8000678:	d028      	beq.n	80006cc <HAL_DMA_IRQHandler+0x13c>
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	2208      	movs	r2, #8
 800067e:	4013      	ands	r3, r2
 8000680:	d024      	beq.n	80006cc <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	6812      	ldr	r2, [r2, #0]
 800068a:	6812      	ldr	r2, [r2, #0]
 800068c:	210e      	movs	r1, #14
 800068e:	438a      	bics	r2, r1
 8000690:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800069a:	2101      	movs	r1, #1
 800069c:	4091      	lsls	r1, r2
 800069e:	000a      	movs	r2, r1
 80006a0:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2201      	movs	r2, #1
 80006a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2221      	movs	r2, #33	; 0x21
 80006ac:	2101      	movs	r1, #1
 80006ae:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2220      	movs	r2, #32
 80006b4:	2100      	movs	r1, #0
 80006b6:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	0010      	movs	r0, r2
 80006c8:	4798      	blx	r3
    }
   }
}  
 80006ca:	e7ff      	b.n	80006cc <HAL_DMA_IRQHandler+0x13c>
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b004      	add	sp, #16
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	001a      	movs	r2, r3
 80006e2:	4b14      	ldr	r3, [pc, #80]	; (8000734 <DMA_CalcBaseAndBitshift+0x60>)
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d810      	bhi.n	800070a <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a12      	ldr	r2, [pc, #72]	; (8000738 <DMA_CalcBaseAndBitshift+0x64>)
 80006ee:	4694      	mov	ip, r2
 80006f0:	4463      	add	r3, ip
 80006f2:	2114      	movs	r1, #20
 80006f4:	0018      	movs	r0, r3
 80006f6:	f7ff fd05 	bl	8000104 <__udivsi3>
 80006fa:	0003      	movs	r3, r0
 80006fc:	009a      	lsls	r2, r3, #2
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a0d      	ldr	r2, [pc, #52]	; (800073c <DMA_CalcBaseAndBitshift+0x68>)
 8000706:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8000708:	e00f      	b.n	800072a <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a0c      	ldr	r2, [pc, #48]	; (8000740 <DMA_CalcBaseAndBitshift+0x6c>)
 8000710:	4694      	mov	ip, r2
 8000712:	4463      	add	r3, ip
 8000714:	2114      	movs	r1, #20
 8000716:	0018      	movs	r0, r3
 8000718:	f7ff fcf4 	bl	8000104 <__udivsi3>
 800071c:	0003      	movs	r3, r0
 800071e:	009a      	lsls	r2, r3, #2
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a07      	ldr	r2, [pc, #28]	; (8000744 <DMA_CalcBaseAndBitshift+0x70>)
 8000728:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b002      	add	sp, #8
 8000730:	bd80      	pop	{r7, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	40020407 	.word	0x40020407
 8000738:	bffdfff8 	.word	0xbffdfff8
 800073c:	40020000 	.word	0x40020000
 8000740:	bffdfbf8 	.word	0xbffdfbf8
 8000744:	40020400 	.word	0x40020400

08000748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800075a:	2300      	movs	r3, #0
 800075c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800075e:	e155      	b.n	8000a0c <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2101      	movs	r1, #1
 8000766:	697a      	ldr	r2, [r7, #20]
 8000768:	4091      	lsls	r1, r2
 800076a:	000a      	movs	r2, r1
 800076c:	4013      	ands	r3, r2
 800076e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d100      	bne.n	8000778 <HAL_GPIO_Init+0x30>
 8000776:	e146      	b.n	8000a06 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	685b      	ldr	r3, [r3, #4]
 800077c:	2b02      	cmp	r3, #2
 800077e:	d003      	beq.n	8000788 <HAL_GPIO_Init+0x40>
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	2b12      	cmp	r3, #18
 8000786:	d123      	bne.n	80007d0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	08da      	lsrs	r2, r3, #3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	3208      	adds	r2, #8
 8000790:	0092      	lsls	r2, r2, #2
 8000792:	58d3      	ldr	r3, [r2, r3]
 8000794:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	2207      	movs	r2, #7
 800079a:	4013      	ands	r3, r2
 800079c:	009b      	lsls	r3, r3, #2
 800079e:	220f      	movs	r2, #15
 80007a0:	409a      	lsls	r2, r3
 80007a2:	0013      	movs	r3, r2
 80007a4:	43da      	mvns	r2, r3
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	4013      	ands	r3, r2
 80007aa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	691a      	ldr	r2, [r3, #16]
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	2107      	movs	r1, #7
 80007b4:	400b      	ands	r3, r1
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	409a      	lsls	r2, r3
 80007ba:	0013      	movs	r3, r2
 80007bc:	693a      	ldr	r2, [r7, #16]
 80007be:	4313      	orrs	r3, r2
 80007c0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	08da      	lsrs	r2, r3, #3
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	3208      	adds	r2, #8
 80007ca:	0092      	lsls	r2, r2, #2
 80007cc:	6939      	ldr	r1, [r7, #16]
 80007ce:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	2203      	movs	r2, #3
 80007dc:	409a      	lsls	r2, r3
 80007de:	0013      	movs	r3, r2
 80007e0:	43da      	mvns	r2, r3
 80007e2:	693b      	ldr	r3, [r7, #16]
 80007e4:	4013      	ands	r3, r2
 80007e6:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	2203      	movs	r2, #3
 80007ee:	401a      	ands	r2, r3
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	409a      	lsls	r2, r3
 80007f6:	0013      	movs	r3, r2
 80007f8:	693a      	ldr	r2, [r7, #16]
 80007fa:	4313      	orrs	r3, r2
 80007fc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	693a      	ldr	r2, [r7, #16]
 8000802:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	2b01      	cmp	r3, #1
 800080a:	d00b      	beq.n	8000824 <HAL_GPIO_Init+0xdc>
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	2b02      	cmp	r3, #2
 8000812:	d007      	beq.n	8000824 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000818:	2b11      	cmp	r3, #17
 800081a:	d003      	beq.n	8000824 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	2b12      	cmp	r3, #18
 8000822:	d130      	bne.n	8000886 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	2203      	movs	r2, #3
 8000830:	409a      	lsls	r2, r3
 8000832:	0013      	movs	r3, r2
 8000834:	43da      	mvns	r2, r3
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	4013      	ands	r3, r2
 800083a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	68da      	ldr	r2, [r3, #12]
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	409a      	lsls	r2, r3
 8000846:	0013      	movs	r3, r2
 8000848:	693a      	ldr	r2, [r7, #16]
 800084a:	4313      	orrs	r3, r2
 800084c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	685b      	ldr	r3, [r3, #4]
 8000858:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800085a:	2201      	movs	r2, #1
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	409a      	lsls	r2, r3
 8000860:	0013      	movs	r3, r2
 8000862:	43da      	mvns	r2, r3
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	4013      	ands	r3, r2
 8000868:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	091b      	lsrs	r3, r3, #4
 8000870:	2201      	movs	r2, #1
 8000872:	401a      	ands	r2, r3
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	409a      	lsls	r2, r3
 8000878:	0013      	movs	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4313      	orrs	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	68db      	ldr	r3, [r3, #12]
 800088a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	2203      	movs	r2, #3
 8000892:	409a      	lsls	r2, r3
 8000894:	0013      	movs	r3, r2
 8000896:	43da      	mvns	r2, r3
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	4013      	ands	r3, r2
 800089c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	689a      	ldr	r2, [r3, #8]
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	005b      	lsls	r3, r3, #1
 80008a6:	409a      	lsls	r2, r3
 80008a8:	0013      	movs	r3, r2
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	4313      	orrs	r3, r2
 80008ae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685a      	ldr	r2, [r3, #4]
 80008ba:	2380      	movs	r3, #128	; 0x80
 80008bc:	055b      	lsls	r3, r3, #21
 80008be:	4013      	ands	r3, r2
 80008c0:	d100      	bne.n	80008c4 <HAL_GPIO_Init+0x17c>
 80008c2:	e0a0      	b.n	8000a06 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c4:	4b57      	ldr	r3, [pc, #348]	; (8000a24 <HAL_GPIO_Init+0x2dc>)
 80008c6:	4a57      	ldr	r2, [pc, #348]	; (8000a24 <HAL_GPIO_Init+0x2dc>)
 80008c8:	6992      	ldr	r2, [r2, #24]
 80008ca:	2101      	movs	r1, #1
 80008cc:	430a      	orrs	r2, r1
 80008ce:	619a      	str	r2, [r3, #24]
 80008d0:	4b54      	ldr	r3, [pc, #336]	; (8000a24 <HAL_GPIO_Init+0x2dc>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	2201      	movs	r2, #1
 80008d6:	4013      	ands	r3, r2
 80008d8:	60bb      	str	r3, [r7, #8]
 80008da:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 80008dc:	4a52      	ldr	r2, [pc, #328]	; (8000a28 <HAL_GPIO_Init+0x2e0>)
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	089b      	lsrs	r3, r3, #2
 80008e2:	3302      	adds	r3, #2
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	589b      	ldr	r3, [r3, r2]
 80008e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	2203      	movs	r2, #3
 80008ee:	4013      	ands	r3, r2
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	220f      	movs	r2, #15
 80008f4:	409a      	lsls	r2, r3
 80008f6:	0013      	movs	r3, r2
 80008f8:	43da      	mvns	r2, r3
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	4013      	ands	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000900:	687a      	ldr	r2, [r7, #4]
 8000902:	2390      	movs	r3, #144	; 0x90
 8000904:	05db      	lsls	r3, r3, #23
 8000906:	429a      	cmp	r2, r3
 8000908:	d019      	beq.n	800093e <HAL_GPIO_Init+0x1f6>
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4a47      	ldr	r2, [pc, #284]	; (8000a2c <HAL_GPIO_Init+0x2e4>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d013      	beq.n	800093a <HAL_GPIO_Init+0x1f2>
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4a46      	ldr	r2, [pc, #280]	; (8000a30 <HAL_GPIO_Init+0x2e8>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d00d      	beq.n	8000936 <HAL_GPIO_Init+0x1ee>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4a45      	ldr	r2, [pc, #276]	; (8000a34 <HAL_GPIO_Init+0x2ec>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d007      	beq.n	8000932 <HAL_GPIO_Init+0x1ea>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4a44      	ldr	r2, [pc, #272]	; (8000a38 <HAL_GPIO_Init+0x2f0>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d101      	bne.n	800092e <HAL_GPIO_Init+0x1e6>
 800092a:	2304      	movs	r3, #4
 800092c:	e008      	b.n	8000940 <HAL_GPIO_Init+0x1f8>
 800092e:	2305      	movs	r3, #5
 8000930:	e006      	b.n	8000940 <HAL_GPIO_Init+0x1f8>
 8000932:	2303      	movs	r3, #3
 8000934:	e004      	b.n	8000940 <HAL_GPIO_Init+0x1f8>
 8000936:	2302      	movs	r3, #2
 8000938:	e002      	b.n	8000940 <HAL_GPIO_Init+0x1f8>
 800093a:	2301      	movs	r3, #1
 800093c:	e000      	b.n	8000940 <HAL_GPIO_Init+0x1f8>
 800093e:	2300      	movs	r3, #0
 8000940:	697a      	ldr	r2, [r7, #20]
 8000942:	2103      	movs	r1, #3
 8000944:	400a      	ands	r2, r1
 8000946:	0092      	lsls	r2, r2, #2
 8000948:	4093      	lsls	r3, r2
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	4313      	orrs	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000950:	4935      	ldr	r1, [pc, #212]	; (8000a28 <HAL_GPIO_Init+0x2e0>)
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	089b      	lsrs	r3, r3, #2
 8000956:	3302      	adds	r3, #2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800095e:	4b37      	ldr	r3, [pc, #220]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	43da      	mvns	r2, r3
 8000968:	693b      	ldr	r3, [r7, #16]
 800096a:	4013      	ands	r3, r2
 800096c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	685a      	ldr	r2, [r3, #4]
 8000972:	2380      	movs	r3, #128	; 0x80
 8000974:	025b      	lsls	r3, r3, #9
 8000976:	4013      	ands	r3, r2
 8000978:	d003      	beq.n	8000982 <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	4313      	orrs	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000982:	4b2e      	ldr	r3, [pc, #184]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 8000984:	693a      	ldr	r2, [r7, #16]
 8000986:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000988:	4b2c      	ldr	r3, [pc, #176]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	43da      	mvns	r2, r3
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	4013      	ands	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685a      	ldr	r2, [r3, #4]
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	029b      	lsls	r3, r3, #10
 80009a0:	4013      	ands	r3, r2
 80009a2:	d003      	beq.n	80009ac <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 80009a4:	693a      	ldr	r2, [r7, #16]
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80009ac:	4b23      	ldr	r3, [pc, #140]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009b2:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	43da      	mvns	r2, r3
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	4013      	ands	r3, r2
 80009c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	685a      	ldr	r2, [r3, #4]
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	035b      	lsls	r3, r3, #13
 80009ca:	4013      	ands	r3, r2
 80009cc:	d003      	beq.n	80009d6 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009d6:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80009dc:	4b17      	ldr	r3, [pc, #92]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	43da      	mvns	r2, r3
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	4013      	ands	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685a      	ldr	r2, [r3, #4]
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	039b      	lsls	r3, r3, #14
 80009f4:	4013      	ands	r3, r2
 80009f6:	d003      	beq.n	8000a00 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a00:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <HAL_GPIO_Init+0x2f4>)
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	40da      	lsrs	r2, r3
 8000a14:	1e13      	subs	r3, r2, #0
 8000a16:	d000      	beq.n	8000a1a <HAL_GPIO_Init+0x2d2>
 8000a18:	e6a2      	b.n	8000760 <HAL_GPIO_Init+0x18>
  } 
}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b006      	add	sp, #24
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40010000 	.word	0x40010000
 8000a2c:	48000400 	.word	0x48000400
 8000a30:	48000800 	.word	0x48000800
 8000a34:	48000c00 	.word	0x48000c00
 8000a38:	48001000 	.word	0x48001000
 8000a3c:	40010400 	.word	0x40010400

08000a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	0008      	movs	r0, r1
 8000a4a:	0011      	movs	r1, r2
 8000a4c:	1cbb      	adds	r3, r7, #2
 8000a4e:	1c02      	adds	r2, r0, #0
 8000a50:	801a      	strh	r2, [r3, #0]
 8000a52:	1c7b      	adds	r3, r7, #1
 8000a54:	1c0a      	adds	r2, r1, #0
 8000a56:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a58:	1c7b      	adds	r3, r7, #1
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d004      	beq.n	8000a6a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a60:	1cbb      	adds	r3, r7, #2
 8000a62:	881a      	ldrh	r2, [r3, #0]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a68:	e003      	b.n	8000a72 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a6a:	1cbb      	adds	r3, r7, #2
 8000a6c:	881a      	ldrh	r2, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b002      	add	sp, #8
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b082      	sub	sp, #8
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
 8000a82:	000a      	movs	r2, r1
 8000a84:	1cbb      	adds	r3, r7, #2
 8000a86:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	695a      	ldr	r2, [r3, #20]
 8000a8c:	1cbb      	adds	r3, r7, #2
 8000a8e:	881b      	ldrh	r3, [r3, #0]
 8000a90:	405a      	eors	r2, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	615a      	str	r2, [r3, #20]
}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b002      	add	sp, #8
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	d100      	bne.n	8000ab8 <HAL_RCC_OscConfig+0x18>
 8000ab6:	e08d      	b.n	8000bd4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ab8:	4bc5      	ldr	r3, [pc, #788]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	220c      	movs	r2, #12
 8000abe:	4013      	ands	r3, r2
 8000ac0:	2b04      	cmp	r3, #4
 8000ac2:	d00e      	beq.n	8000ae2 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ac4:	4bc2      	ldr	r3, [pc, #776]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	220c      	movs	r2, #12
 8000aca:	4013      	ands	r3, r2
 8000acc:	2b08      	cmp	r3, #8
 8000ace:	d116      	bne.n	8000afe <HAL_RCC_OscConfig+0x5e>
 8000ad0:	4bbf      	ldr	r3, [pc, #764]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000ad2:	685a      	ldr	r2, [r3, #4]
 8000ad4:	23c0      	movs	r3, #192	; 0xc0
 8000ad6:	025b      	lsls	r3, r3, #9
 8000ad8:	401a      	ands	r2, r3
 8000ada:	2380      	movs	r3, #128	; 0x80
 8000adc:	025b      	lsls	r3, r3, #9
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d10d      	bne.n	8000afe <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae2:	4bbb      	ldr	r3, [pc, #748]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	029b      	lsls	r3, r3, #10
 8000aea:	4013      	ands	r3, r2
 8000aec:	d100      	bne.n	8000af0 <HAL_RCC_OscConfig+0x50>
 8000aee:	e070      	b.n	8000bd2 <HAL_RCC_OscConfig+0x132>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d000      	beq.n	8000afa <HAL_RCC_OscConfig+0x5a>
 8000af8:	e06b      	b.n	8000bd2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	e327      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d107      	bne.n	8000b16 <HAL_RCC_OscConfig+0x76>
 8000b06:	4bb2      	ldr	r3, [pc, #712]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b08:	4ab1      	ldr	r2, [pc, #708]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b0a:	6812      	ldr	r2, [r2, #0]
 8000b0c:	2180      	movs	r1, #128	; 0x80
 8000b0e:	0249      	lsls	r1, r1, #9
 8000b10:	430a      	orrs	r2, r1
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	e02f      	b.n	8000b76 <HAL_RCC_OscConfig+0xd6>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d10c      	bne.n	8000b38 <HAL_RCC_OscConfig+0x98>
 8000b1e:	4bac      	ldr	r3, [pc, #688]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b20:	4aab      	ldr	r2, [pc, #684]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b22:	6812      	ldr	r2, [r2, #0]
 8000b24:	49ab      	ldr	r1, [pc, #684]	; (8000dd4 <HAL_RCC_OscConfig+0x334>)
 8000b26:	400a      	ands	r2, r1
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	4ba9      	ldr	r3, [pc, #676]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b2c:	4aa8      	ldr	r2, [pc, #672]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b2e:	6812      	ldr	r2, [r2, #0]
 8000b30:	49a9      	ldr	r1, [pc, #676]	; (8000dd8 <HAL_RCC_OscConfig+0x338>)
 8000b32:	400a      	ands	r2, r1
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	e01e      	b.n	8000b76 <HAL_RCC_OscConfig+0xd6>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	2b05      	cmp	r3, #5
 8000b3e:	d10e      	bne.n	8000b5e <HAL_RCC_OscConfig+0xbe>
 8000b40:	4ba3      	ldr	r3, [pc, #652]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b42:	4aa3      	ldr	r2, [pc, #652]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b44:	6812      	ldr	r2, [r2, #0]
 8000b46:	2180      	movs	r1, #128	; 0x80
 8000b48:	02c9      	lsls	r1, r1, #11
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	4ba0      	ldr	r3, [pc, #640]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b50:	4a9f      	ldr	r2, [pc, #636]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b52:	6812      	ldr	r2, [r2, #0]
 8000b54:	2180      	movs	r1, #128	; 0x80
 8000b56:	0249      	lsls	r1, r1, #9
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	e00b      	b.n	8000b76 <HAL_RCC_OscConfig+0xd6>
 8000b5e:	4b9c      	ldr	r3, [pc, #624]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b60:	4a9b      	ldr	r2, [pc, #620]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b62:	6812      	ldr	r2, [r2, #0]
 8000b64:	499b      	ldr	r1, [pc, #620]	; (8000dd4 <HAL_RCC_OscConfig+0x334>)
 8000b66:	400a      	ands	r2, r1
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	4b99      	ldr	r3, [pc, #612]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b6c:	4a98      	ldr	r2, [pc, #608]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b6e:	6812      	ldr	r2, [r2, #0]
 8000b70:	4999      	ldr	r1, [pc, #612]	; (8000dd8 <HAL_RCC_OscConfig+0x338>)
 8000b72:	400a      	ands	r2, r1
 8000b74:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d014      	beq.n	8000ba8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b7e:	f7ff fb89 	bl	8000294 <HAL_GetTick>
 8000b82:	0003      	movs	r3, r0
 8000b84:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b86:	e008      	b.n	8000b9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b88:	f7ff fb84 	bl	8000294 <HAL_GetTick>
 8000b8c:	0002      	movs	r2, r0
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b64      	cmp	r3, #100	; 0x64
 8000b94:	d901      	bls.n	8000b9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b96:	2303      	movs	r3, #3
 8000b98:	e2d9      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b9a:	4b8d      	ldr	r3, [pc, #564]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	2380      	movs	r3, #128	; 0x80
 8000ba0:	029b      	lsls	r3, r3, #10
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	d0f0      	beq.n	8000b88 <HAL_RCC_OscConfig+0xe8>
 8000ba6:	e015      	b.n	8000bd4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fb74 	bl	8000294 <HAL_GetTick>
 8000bac:	0003      	movs	r3, r0
 8000bae:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bb0:	e008      	b.n	8000bc4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bb2:	f7ff fb6f 	bl	8000294 <HAL_GetTick>
 8000bb6:	0002      	movs	r2, r0
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	1ad3      	subs	r3, r2, r3
 8000bbc:	2b64      	cmp	r3, #100	; 0x64
 8000bbe:	d901      	bls.n	8000bc4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	e2c4      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bc4:	4b82      	ldr	r3, [pc, #520]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	029b      	lsls	r3, r3, #10
 8000bcc:	4013      	ands	r3, r2
 8000bce:	d1f0      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x112>
 8000bd0:	e000      	b.n	8000bd4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2202      	movs	r2, #2
 8000bda:	4013      	ands	r3, r2
 8000bdc:	d100      	bne.n	8000be0 <HAL_RCC_OscConfig+0x140>
 8000bde:	e06c      	b.n	8000cba <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000be0:	4b7b      	ldr	r3, [pc, #492]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	220c      	movs	r2, #12
 8000be6:	4013      	ands	r3, r2
 8000be8:	d00e      	beq.n	8000c08 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000bea:	4b79      	ldr	r3, [pc, #484]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	220c      	movs	r2, #12
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	2b08      	cmp	r3, #8
 8000bf4:	d11f      	bne.n	8000c36 <HAL_RCC_OscConfig+0x196>
 8000bf6:	4b76      	ldr	r3, [pc, #472]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	23c0      	movs	r3, #192	; 0xc0
 8000bfc:	025b      	lsls	r3, r3, #9
 8000bfe:	401a      	ands	r2, r3
 8000c00:	2380      	movs	r3, #128	; 0x80
 8000c02:	021b      	lsls	r3, r3, #8
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d116      	bne.n	8000c36 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c08:	4b71      	ldr	r3, [pc, #452]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2202      	movs	r2, #2
 8000c0e:	4013      	ands	r3, r2
 8000c10:	d005      	beq.n	8000c1e <HAL_RCC_OscConfig+0x17e>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	68db      	ldr	r3, [r3, #12]
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d001      	beq.n	8000c1e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e297      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c1e:	4a6c      	ldr	r2, [pc, #432]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c20:	4b6b      	ldr	r3, [pc, #428]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	21f8      	movs	r1, #248	; 0xf8
 8000c26:	438b      	bics	r3, r1
 8000c28:	0019      	movs	r1, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	691b      	ldr	r3, [r3, #16]
 8000c2e:	00db      	lsls	r3, r3, #3
 8000c30:	430b      	orrs	r3, r1
 8000c32:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c34:	e041      	b.n	8000cba <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d024      	beq.n	8000c88 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c3e:	4b64      	ldr	r3, [pc, #400]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c40:	4a63      	ldr	r2, [pc, #396]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c42:	6812      	ldr	r2, [r2, #0]
 8000c44:	2101      	movs	r1, #1
 8000c46:	430a      	orrs	r2, r1
 8000c48:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c4a:	f7ff fb23 	bl	8000294 <HAL_GetTick>
 8000c4e:	0003      	movs	r3, r0
 8000c50:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c52:	e008      	b.n	8000c66 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c54:	f7ff fb1e 	bl	8000294 <HAL_GetTick>
 8000c58:	0002      	movs	r2, r0
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d901      	bls.n	8000c66 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000c62:	2303      	movs	r3, #3
 8000c64:	e273      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c66:	4b5a      	ldr	r3, [pc, #360]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	2202      	movs	r2, #2
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	d0f1      	beq.n	8000c54 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c70:	4a57      	ldr	r2, [pc, #348]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c72:	4b57      	ldr	r3, [pc, #348]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	21f8      	movs	r1, #248	; 0xf8
 8000c78:	438b      	bics	r3, r1
 8000c7a:	0019      	movs	r1, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	691b      	ldr	r3, [r3, #16]
 8000c80:	00db      	lsls	r3, r3, #3
 8000c82:	430b      	orrs	r3, r1
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	e018      	b.n	8000cba <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c88:	4b51      	ldr	r3, [pc, #324]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c8a:	4a51      	ldr	r2, [pc, #324]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000c8c:	6812      	ldr	r2, [r2, #0]
 8000c8e:	2101      	movs	r1, #1
 8000c90:	438a      	bics	r2, r1
 8000c92:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c94:	f7ff fafe 	bl	8000294 <HAL_GetTick>
 8000c98:	0003      	movs	r3, r0
 8000c9a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c9c:	e008      	b.n	8000cb0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c9e:	f7ff faf9 	bl	8000294 <HAL_GetTick>
 8000ca2:	0002      	movs	r2, r0
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	1ad3      	subs	r3, r2, r3
 8000ca8:	2b02      	cmp	r3, #2
 8000caa:	d901      	bls.n	8000cb0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000cac:	2303      	movs	r3, #3
 8000cae:	e24e      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cb0:	4b47      	ldr	r3, [pc, #284]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	d1f1      	bne.n	8000c9e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2208      	movs	r2, #8
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	d036      	beq.n	8000d32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	69db      	ldr	r3, [r3, #28]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d019      	beq.n	8000d00 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ccc:	4b40      	ldr	r3, [pc, #256]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000cce:	4a40      	ldr	r2, [pc, #256]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000cd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cd8:	f7ff fadc 	bl	8000294 <HAL_GetTick>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ce0:	e008      	b.n	8000cf4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ce2:	f7ff fad7 	bl	8000294 <HAL_GetTick>
 8000ce6:	0002      	movs	r2, r0
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	1ad3      	subs	r3, r2, r3
 8000cec:	2b02      	cmp	r3, #2
 8000cee:	d901      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	e22c      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cf4:	4b36      	ldr	r3, [pc, #216]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	d0f1      	beq.n	8000ce2 <HAL_RCC_OscConfig+0x242>
 8000cfe:	e018      	b.n	8000d32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d00:	4b33      	ldr	r3, [pc, #204]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000d02:	4a33      	ldr	r2, [pc, #204]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000d04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d06:	2101      	movs	r1, #1
 8000d08:	438a      	bics	r2, r1
 8000d0a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d0c:	f7ff fac2 	bl	8000294 <HAL_GetTick>
 8000d10:	0003      	movs	r3, r0
 8000d12:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d14:	e008      	b.n	8000d28 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d16:	f7ff fabd 	bl	8000294 <HAL_GetTick>
 8000d1a:	0002      	movs	r2, r0
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d901      	bls.n	8000d28 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e212      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d28:	4b29      	ldr	r3, [pc, #164]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d2c:	2202      	movs	r2, #2
 8000d2e:	4013      	ands	r3, r2
 8000d30:	d1f1      	bne.n	8000d16 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2204      	movs	r2, #4
 8000d38:	4013      	ands	r3, r2
 8000d3a:	d100      	bne.n	8000d3e <HAL_RCC_OscConfig+0x29e>
 8000d3c:	e0b6      	b.n	8000eac <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d3e:	2317      	movs	r3, #23
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d46:	4b22      	ldr	r3, [pc, #136]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000d48:	69da      	ldr	r2, [r3, #28]
 8000d4a:	2380      	movs	r3, #128	; 0x80
 8000d4c:	055b      	lsls	r3, r3, #21
 8000d4e:	4013      	ands	r3, r2
 8000d50:	d111      	bne.n	8000d76 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	4b1f      	ldr	r3, [pc, #124]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000d54:	4a1e      	ldr	r2, [pc, #120]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000d56:	69d2      	ldr	r2, [r2, #28]
 8000d58:	2180      	movs	r1, #128	; 0x80
 8000d5a:	0549      	lsls	r1, r1, #21
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	61da      	str	r2, [r3, #28]
 8000d60:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000d62:	69da      	ldr	r2, [r3, #28]
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	055b      	lsls	r3, r3, #21
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000d6e:	2317      	movs	r3, #23
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	2201      	movs	r2, #1
 8000d74:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d76:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <HAL_RCC_OscConfig+0x33c>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	2380      	movs	r3, #128	; 0x80
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	4013      	ands	r3, r2
 8000d80:	d11a      	bne.n	8000db8 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d82:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_RCC_OscConfig+0x33c>)
 8000d84:	4a15      	ldr	r2, [pc, #84]	; (8000ddc <HAL_RCC_OscConfig+0x33c>)
 8000d86:	6812      	ldr	r2, [r2, #0]
 8000d88:	2180      	movs	r1, #128	; 0x80
 8000d8a:	0049      	lsls	r1, r1, #1
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d90:	f7ff fa80 	bl	8000294 <HAL_GetTick>
 8000d94:	0003      	movs	r3, r0
 8000d96:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d98:	e008      	b.n	8000dac <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d9a:	f7ff fa7b 	bl	8000294 <HAL_GetTick>
 8000d9e:	0002      	movs	r2, r0
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	2b64      	cmp	r3, #100	; 0x64
 8000da6:	d901      	bls.n	8000dac <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000da8:	2303      	movs	r3, #3
 8000daa:	e1d0      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dac:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <HAL_RCC_OscConfig+0x33c>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	4013      	ands	r3, r2
 8000db6:	d0f0      	beq.n	8000d9a <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d10f      	bne.n	8000de0 <HAL_RCC_OscConfig+0x340>
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000dc2:	4a03      	ldr	r2, [pc, #12]	; (8000dd0 <HAL_RCC_OscConfig+0x330>)
 8000dc4:	6a12      	ldr	r2, [r2, #32]
 8000dc6:	2101      	movs	r1, #1
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	621a      	str	r2, [r3, #32]
 8000dcc:	e036      	b.n	8000e3c <HAL_RCC_OscConfig+0x39c>
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	fffeffff 	.word	0xfffeffff
 8000dd8:	fffbffff 	.word	0xfffbffff
 8000ddc:	40007000 	.word	0x40007000
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d10c      	bne.n	8000e02 <HAL_RCC_OscConfig+0x362>
 8000de8:	4bc9      	ldr	r3, [pc, #804]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000dea:	4ac9      	ldr	r2, [pc, #804]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000dec:	6a12      	ldr	r2, [r2, #32]
 8000dee:	2101      	movs	r1, #1
 8000df0:	438a      	bics	r2, r1
 8000df2:	621a      	str	r2, [r3, #32]
 8000df4:	4bc6      	ldr	r3, [pc, #792]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000df6:	4ac6      	ldr	r2, [pc, #792]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000df8:	6a12      	ldr	r2, [r2, #32]
 8000dfa:	2104      	movs	r1, #4
 8000dfc:	438a      	bics	r2, r1
 8000dfe:	621a      	str	r2, [r3, #32]
 8000e00:	e01c      	b.n	8000e3c <HAL_RCC_OscConfig+0x39c>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	2b05      	cmp	r3, #5
 8000e08:	d10c      	bne.n	8000e24 <HAL_RCC_OscConfig+0x384>
 8000e0a:	4bc1      	ldr	r3, [pc, #772]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e0c:	4ac0      	ldr	r2, [pc, #768]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e0e:	6a12      	ldr	r2, [r2, #32]
 8000e10:	2104      	movs	r1, #4
 8000e12:	430a      	orrs	r2, r1
 8000e14:	621a      	str	r2, [r3, #32]
 8000e16:	4bbe      	ldr	r3, [pc, #760]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e18:	4abd      	ldr	r2, [pc, #756]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e1a:	6a12      	ldr	r2, [r2, #32]
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	621a      	str	r2, [r3, #32]
 8000e22:	e00b      	b.n	8000e3c <HAL_RCC_OscConfig+0x39c>
 8000e24:	4bba      	ldr	r3, [pc, #744]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e26:	4aba      	ldr	r2, [pc, #744]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e28:	6a12      	ldr	r2, [r2, #32]
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	438a      	bics	r2, r1
 8000e2e:	621a      	str	r2, [r3, #32]
 8000e30:	4bb7      	ldr	r3, [pc, #732]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e32:	4ab7      	ldr	r2, [pc, #732]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e34:	6a12      	ldr	r2, [r2, #32]
 8000e36:	2104      	movs	r1, #4
 8000e38:	438a      	bics	r2, r1
 8000e3a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d014      	beq.n	8000e6e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e44:	f7ff fa26 	bl	8000294 <HAL_GetTick>
 8000e48:	0003      	movs	r3, r0
 8000e4a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e4c:	e009      	b.n	8000e62 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e4e:	f7ff fa21 	bl	8000294 <HAL_GetTick>
 8000e52:	0002      	movs	r2, r0
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	4aae      	ldr	r2, [pc, #696]	; (8001114 <HAL_RCC_OscConfig+0x674>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d901      	bls.n	8000e62 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	e175      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e62:	4bab      	ldr	r3, [pc, #684]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e64:	6a1b      	ldr	r3, [r3, #32]
 8000e66:	2202      	movs	r2, #2
 8000e68:	4013      	ands	r3, r2
 8000e6a:	d0f0      	beq.n	8000e4e <HAL_RCC_OscConfig+0x3ae>
 8000e6c:	e013      	b.n	8000e96 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e6e:	f7ff fa11 	bl	8000294 <HAL_GetTick>
 8000e72:	0003      	movs	r3, r0
 8000e74:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e76:	e009      	b.n	8000e8c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e78:	f7ff fa0c 	bl	8000294 <HAL_GetTick>
 8000e7c:	0002      	movs	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	4aa4      	ldr	r2, [pc, #656]	; (8001114 <HAL_RCC_OscConfig+0x674>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d901      	bls.n	8000e8c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	e160      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e8c:	4ba0      	ldr	r3, [pc, #640]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
 8000e90:	2202      	movs	r2, #2
 8000e92:	4013      	ands	r3, r2
 8000e94:	d1f0      	bne.n	8000e78 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000e96:	2317      	movs	r3, #23
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d105      	bne.n	8000eac <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ea0:	4b9b      	ldr	r3, [pc, #620]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ea2:	4a9b      	ldr	r2, [pc, #620]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ea4:	69d2      	ldr	r2, [r2, #28]
 8000ea6:	499c      	ldr	r1, [pc, #624]	; (8001118 <HAL_RCC_OscConfig+0x678>)
 8000ea8:	400a      	ands	r2, r1
 8000eaa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2210      	movs	r2, #16
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d063      	beq.n	8000f7e <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	695b      	ldr	r3, [r3, #20]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d12a      	bne.n	8000f14 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ebe:	4b94      	ldr	r3, [pc, #592]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ec0:	4a93      	ldr	r2, [pc, #588]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ec2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000ec4:	2104      	movs	r1, #4
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000eca:	4b91      	ldr	r3, [pc, #580]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ecc:	4a90      	ldr	r2, [pc, #576]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ece:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ed6:	f7ff f9dd 	bl	8000294 <HAL_GetTick>
 8000eda:	0003      	movs	r3, r0
 8000edc:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ede:	e008      	b.n	8000ef2 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000ee0:	f7ff f9d8 	bl	8000294 <HAL_GetTick>
 8000ee4:	0002      	movs	r2, r0
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d901      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e12d      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ef2:	4b87      	ldr	r3, [pc, #540]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	4013      	ands	r3, r2
 8000efa:	d0f1      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000efc:	4a84      	ldr	r2, [pc, #528]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000efe:	4b84      	ldr	r3, [pc, #528]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f02:	21f8      	movs	r1, #248	; 0xf8
 8000f04:	438b      	bics	r3, r1
 8000f06:	0019      	movs	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	430b      	orrs	r3, r1
 8000f10:	6353      	str	r3, [r2, #52]	; 0x34
 8000f12:	e034      	b.n	8000f7e <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	3305      	adds	r3, #5
 8000f1a:	d111      	bne.n	8000f40 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000f1c:	4b7c      	ldr	r3, [pc, #496]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f1e:	4a7c      	ldr	r2, [pc, #496]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f22:	2104      	movs	r1, #4
 8000f24:	438a      	bics	r2, r1
 8000f26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000f28:	4a79      	ldr	r2, [pc, #484]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f2a:	4b79      	ldr	r3, [pc, #484]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f2e:	21f8      	movs	r1, #248	; 0xf8
 8000f30:	438b      	bics	r3, r1
 8000f32:	0019      	movs	r1, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	00db      	lsls	r3, r3, #3
 8000f3a:	430b      	orrs	r3, r1
 8000f3c:	6353      	str	r3, [r2, #52]	; 0x34
 8000f3e:	e01e      	b.n	8000f7e <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f40:	4b73      	ldr	r3, [pc, #460]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f42:	4a73      	ldr	r2, [pc, #460]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f46:	2104      	movs	r1, #4
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000f4c:	4b70      	ldr	r3, [pc, #448]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f4e:	4a70      	ldr	r2, [pc, #448]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f50:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f52:	2101      	movs	r1, #1
 8000f54:	438a      	bics	r2, r1
 8000f56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f58:	f7ff f99c 	bl	8000294 <HAL_GetTick>
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000f60:	e008      	b.n	8000f74 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000f62:	f7ff f997 	bl	8000294 <HAL_GetTick>
 8000f66:	0002      	movs	r2, r0
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d901      	bls.n	8000f74 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000f70:	2303      	movs	r3, #3
 8000f72:	e0ec      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000f74:	4b66      	ldr	r3, [pc, #408]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f78:	2202      	movs	r2, #2
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	d1f1      	bne.n	8000f62 <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2220      	movs	r2, #32
 8000f84:	4013      	ands	r3, r2
 8000f86:	d05c      	beq.n	8001042 <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000f88:	4b61      	ldr	r3, [pc, #388]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	220c      	movs	r2, #12
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b0c      	cmp	r3, #12
 8000f92:	d00e      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000f94:	4b5e      	ldr	r3, [pc, #376]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	220c      	movs	r2, #12
 8000f9a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000f9c:	2b08      	cmp	r3, #8
 8000f9e:	d114      	bne.n	8000fca <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000fa0:	4b5b      	ldr	r3, [pc, #364]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000fa2:	685a      	ldr	r2, [r3, #4]
 8000fa4:	23c0      	movs	r3, #192	; 0xc0
 8000fa6:	025b      	lsls	r3, r3, #9
 8000fa8:	401a      	ands	r2, r3
 8000faa:	23c0      	movs	r3, #192	; 0xc0
 8000fac:	025b      	lsls	r3, r3, #9
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d10b      	bne.n	8000fca <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000fb2:	4b57      	ldr	r3, [pc, #348]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000fb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	025b      	lsls	r3, r3, #9
 8000fba:	4013      	ands	r3, r2
 8000fbc:	d040      	beq.n	8001040 <HAL_RCC_OscConfig+0x5a0>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6a1b      	ldr	r3, [r3, #32]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d03c      	beq.n	8001040 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e0c1      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d01b      	beq.n	800100a <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000fd2:	4b4f      	ldr	r3, [pc, #316]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000fd4:	4a4e      	ldr	r2, [pc, #312]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000fd6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000fd8:	2180      	movs	r1, #128	; 0x80
 8000fda:	0249      	lsls	r1, r1, #9
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe0:	f7ff f958 	bl	8000294 <HAL_GetTick>
 8000fe4:	0003      	movs	r3, r0
 8000fe6:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000fe8:	e008      	b.n	8000ffc <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000fea:	f7ff f953 	bl	8000294 <HAL_GetTick>
 8000fee:	0002      	movs	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e0a8      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000ffc:	4b44      	ldr	r3, [pc, #272]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8000ffe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	025b      	lsls	r3, r3, #9
 8001004:	4013      	ands	r3, r2
 8001006:	d0f0      	beq.n	8000fea <HAL_RCC_OscConfig+0x54a>
 8001008:	e01b      	b.n	8001042 <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800100a:	4b41      	ldr	r3, [pc, #260]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 800100c:	4a40      	ldr	r2, [pc, #256]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 800100e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001010:	4942      	ldr	r1, [pc, #264]	; (800111c <HAL_RCC_OscConfig+0x67c>)
 8001012:	400a      	ands	r2, r1
 8001014:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001016:	f7ff f93d 	bl	8000294 <HAL_GetTick>
 800101a:	0003      	movs	r3, r0
 800101c:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800101e:	e008      	b.n	8001032 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001020:	f7ff f938 	bl	8000294 <HAL_GetTick>
 8001024:	0002      	movs	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e08d      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001032:	4b37      	ldr	r3, [pc, #220]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8001034:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	025b      	lsls	r3, r3, #9
 800103a:	4013      	ands	r3, r2
 800103c:	d1f0      	bne.n	8001020 <HAL_RCC_OscConfig+0x580>
 800103e:	e000      	b.n	8001042 <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001040:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001046:	2b00      	cmp	r3, #0
 8001048:	d100      	bne.n	800104c <HAL_RCC_OscConfig+0x5ac>
 800104a:	e07f      	b.n	800114c <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800104c:	4b30      	ldr	r3, [pc, #192]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	220c      	movs	r2, #12
 8001052:	4013      	ands	r3, r2
 8001054:	2b08      	cmp	r3, #8
 8001056:	d100      	bne.n	800105a <HAL_RCC_OscConfig+0x5ba>
 8001058:	e076      	b.n	8001148 <HAL_RCC_OscConfig+0x6a8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105e:	2b02      	cmp	r3, #2
 8001060:	d14b      	bne.n	80010fa <HAL_RCC_OscConfig+0x65a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001062:	4b2b      	ldr	r3, [pc, #172]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8001064:	4a2a      	ldr	r2, [pc, #168]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8001066:	6812      	ldr	r2, [r2, #0]
 8001068:	492d      	ldr	r1, [pc, #180]	; (8001120 <HAL_RCC_OscConfig+0x680>)
 800106a:	400a      	ands	r2, r1
 800106c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106e:	f7ff f911 	bl	8000294 <HAL_GetTick>
 8001072:	0003      	movs	r3, r0
 8001074:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001078:	f7ff f90c 	bl	8000294 <HAL_GetTick>
 800107c:	0002      	movs	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e061      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800108a:	4b21      	ldr	r3, [pc, #132]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	049b      	lsls	r3, r3, #18
 8001092:	4013      	ands	r3, r2
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001096:	4a1e      	ldr	r2, [pc, #120]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 8001098:	4b1d      	ldr	r3, [pc, #116]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 800109a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109c:	210f      	movs	r1, #15
 800109e:	438b      	bics	r3, r1
 80010a0:	0019      	movs	r1, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	430b      	orrs	r3, r1
 80010a8:	62d3      	str	r3, [r2, #44]	; 0x2c
 80010aa:	4a19      	ldr	r2, [pc, #100]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 80010ac:	4b18      	ldr	r3, [pc, #96]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	491c      	ldr	r1, [pc, #112]	; (8001124 <HAL_RCC_OscConfig+0x684>)
 80010b2:	4019      	ands	r1, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010bc:	4303      	orrs	r3, r0
 80010be:	430b      	orrs	r3, r1
 80010c0:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010c2:	4b13      	ldr	r3, [pc, #76]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 80010c4:	4a12      	ldr	r2, [pc, #72]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 80010c6:	6812      	ldr	r2, [r2, #0]
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	0449      	lsls	r1, r1, #17
 80010cc:	430a      	orrs	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff f8e0 	bl	8000294 <HAL_GetTick>
 80010d4:	0003      	movs	r3, r0
 80010d6:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010d8:	e008      	b.n	80010ec <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010da:	f7ff f8db 	bl	8000294 <HAL_GetTick>
 80010de:	0002      	movs	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e030      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010ec:	4b08      	ldr	r3, [pc, #32]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	049b      	lsls	r3, r3, #18
 80010f4:	4013      	ands	r3, r2
 80010f6:	d0f0      	beq.n	80010da <HAL_RCC_OscConfig+0x63a>
 80010f8:	e028      	b.n	800114c <HAL_RCC_OscConfig+0x6ac>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010fa:	4b05      	ldr	r3, [pc, #20]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 80010fc:	4a04      	ldr	r2, [pc, #16]	; (8001110 <HAL_RCC_OscConfig+0x670>)
 80010fe:	6812      	ldr	r2, [r2, #0]
 8001100:	4907      	ldr	r1, [pc, #28]	; (8001120 <HAL_RCC_OscConfig+0x680>)
 8001102:	400a      	ands	r2, r1
 8001104:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001106:	f7ff f8c5 	bl	8000294 <HAL_GetTick>
 800110a:	0003      	movs	r3, r0
 800110c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800110e:	e014      	b.n	800113a <HAL_RCC_OscConfig+0x69a>
 8001110:	40021000 	.word	0x40021000
 8001114:	00001388 	.word	0x00001388
 8001118:	efffffff 	.word	0xefffffff
 800111c:	fffeffff 	.word	0xfffeffff
 8001120:	feffffff 	.word	0xfeffffff
 8001124:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001128:	f7ff f8b4 	bl	8000294 <HAL_GetTick>
 800112c:	0002      	movs	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e009      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800113a:	4b07      	ldr	r3, [pc, #28]	; (8001158 <HAL_RCC_OscConfig+0x6b8>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	2380      	movs	r3, #128	; 0x80
 8001140:	049b      	lsls	r3, r3, #18
 8001142:	4013      	ands	r3, r2
 8001144:	d1f0      	bne.n	8001128 <HAL_RCC_OscConfig+0x688>
 8001146:	e001      	b.n	800114c <HAL_RCC_OscConfig+0x6ac>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	e000      	b.n	800114e <HAL_RCC_OscConfig+0x6ae>
    }
  }
  
  return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	0018      	movs	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	b006      	add	sp, #24
 8001154:	bd80      	pop	{r7, pc}
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	40021000 	.word	0x40021000

0800115c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800116a:	4b7a      	ldr	r3, [pc, #488]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2201      	movs	r2, #1
 8001170:	401a      	ands	r2, r3
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	429a      	cmp	r2, r3
 8001176:	d211      	bcs.n	800119c <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001178:	4b76      	ldr	r3, [pc, #472]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 800117a:	4a76      	ldr	r2, [pc, #472]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 800117c:	6812      	ldr	r2, [r2, #0]
 800117e:	2101      	movs	r1, #1
 8001180:	438a      	bics	r2, r1
 8001182:	0011      	movs	r1, r2
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	430a      	orrs	r2, r1
 8001188:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800118a:	4b72      	ldr	r3, [pc, #456]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2201      	movs	r2, #1
 8001190:	401a      	ands	r2, r3
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	429a      	cmp	r2, r3
 8001196:	d001      	beq.n	800119c <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e0d7      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2202      	movs	r2, #2
 80011a2:	4013      	ands	r3, r2
 80011a4:	d009      	beq.n	80011ba <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011a6:	4a6c      	ldr	r2, [pc, #432]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 80011a8:	4b6b      	ldr	r3, [pc, #428]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	21f0      	movs	r1, #240	; 0xf0
 80011ae:	438b      	bics	r3, r1
 80011b0:	0019      	movs	r1, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	430b      	orrs	r3, r1
 80011b8:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2201      	movs	r2, #1
 80011c0:	4013      	ands	r3, r2
 80011c2:	d100      	bne.n	80011c6 <HAL_RCC_ClockConfig+0x6a>
 80011c4:	e089      	b.n	80012da <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d107      	bne.n	80011de <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ce:	4b62      	ldr	r3, [pc, #392]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	2380      	movs	r3, #128	; 0x80
 80011d4:	029b      	lsls	r3, r3, #10
 80011d6:	4013      	ands	r3, r2
 80011d8:	d120      	bne.n	800121c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e0b6      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d107      	bne.n	80011f6 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011e6:	4b5c      	ldr	r3, [pc, #368]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	2380      	movs	r3, #128	; 0x80
 80011ec:	049b      	lsls	r3, r3, #18
 80011ee:	4013      	ands	r3, r2
 80011f0:	d114      	bne.n	800121c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e0aa      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2b03      	cmp	r3, #3
 80011fc:	d107      	bne.n	800120e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80011fe:	4b56      	ldr	r3, [pc, #344]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 8001200:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001202:	2380      	movs	r3, #128	; 0x80
 8001204:	025b      	lsls	r3, r3, #9
 8001206:	4013      	ands	r3, r2
 8001208:	d108      	bne.n	800121c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e09e      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120e:	4b52      	ldr	r3, [pc, #328]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2202      	movs	r2, #2
 8001214:	4013      	ands	r3, r2
 8001216:	d101      	bne.n	800121c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e097      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800121c:	4a4e      	ldr	r2, [pc, #312]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 800121e:	4b4e      	ldr	r3, [pc, #312]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2103      	movs	r1, #3
 8001224:	438b      	bics	r3, r1
 8001226:	0019      	movs	r1, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	430b      	orrs	r3, r1
 800122e:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001230:	f7ff f830 	bl	8000294 <HAL_GetTick>
 8001234:	0003      	movs	r3, r0
 8001236:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d111      	bne.n	8001264 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001240:	e009      	b.n	8001256 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001242:	f7ff f827 	bl	8000294 <HAL_GetTick>
 8001246:	0002      	movs	r2, r0
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	4a43      	ldr	r2, [pc, #268]	; (800135c <HAL_RCC_ClockConfig+0x200>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e07a      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001256:	4b40      	ldr	r3, [pc, #256]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	220c      	movs	r2, #12
 800125c:	4013      	ands	r3, r2
 800125e:	2b04      	cmp	r3, #4
 8001260:	d1ef      	bne.n	8001242 <HAL_RCC_ClockConfig+0xe6>
 8001262:	e03a      	b.n	80012da <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d111      	bne.n	8001290 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800126c:	e009      	b.n	8001282 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800126e:	f7ff f811 	bl	8000294 <HAL_GetTick>
 8001272:	0002      	movs	r2, r0
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	4a38      	ldr	r2, [pc, #224]	; (800135c <HAL_RCC_ClockConfig+0x200>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d901      	bls.n	8001282 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e064      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001282:	4b35      	ldr	r3, [pc, #212]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	220c      	movs	r2, #12
 8001288:	4013      	ands	r3, r2
 800128a:	2b08      	cmp	r3, #8
 800128c:	d1ef      	bne.n	800126e <HAL_RCC_ClockConfig+0x112>
 800128e:	e024      	b.n	80012da <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2b03      	cmp	r3, #3
 8001296:	d11b      	bne.n	80012d0 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001298:	e009      	b.n	80012ae <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800129a:	f7fe fffb 	bl	8000294 <HAL_GetTick>
 800129e:	0002      	movs	r2, r0
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	4a2d      	ldr	r2, [pc, #180]	; (800135c <HAL_RCC_ClockConfig+0x200>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e04e      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 80012ae:	4b2a      	ldr	r3, [pc, #168]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	220c      	movs	r2, #12
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b0c      	cmp	r3, #12
 80012b8:	d1ef      	bne.n	800129a <HAL_RCC_ClockConfig+0x13e>
 80012ba:	e00e      	b.n	80012da <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012bc:	f7fe ffea 	bl	8000294 <HAL_GetTick>
 80012c0:	0002      	movs	r2, r0
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	4a25      	ldr	r2, [pc, #148]	; (800135c <HAL_RCC_ClockConfig+0x200>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e03d      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80012d0:	4b21      	ldr	r3, [pc, #132]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	220c      	movs	r2, #12
 80012d6:	4013      	ands	r3, r2
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2201      	movs	r2, #1
 80012e0:	401a      	ands	r2, r3
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d911      	bls.n	800130c <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e8:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 80012ea:	4a1a      	ldr	r2, [pc, #104]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 80012ec:	6812      	ldr	r2, [r2, #0]
 80012ee:	2101      	movs	r1, #1
 80012f0:	438a      	bics	r2, r1
 80012f2:	0011      	movs	r1, r2
 80012f4:	683a      	ldr	r2, [r7, #0]
 80012f6:	430a      	orrs	r2, r1
 80012f8:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <HAL_RCC_ClockConfig+0x1f8>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2201      	movs	r2, #1
 8001300:	401a      	ands	r2, r3
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	429a      	cmp	r2, r3
 8001306:	d001      	beq.n	800130c <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e01f      	b.n	800134c <HAL_RCC_ClockConfig+0x1f0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2204      	movs	r2, #4
 8001312:	4013      	ands	r3, r2
 8001314:	d008      	beq.n	8001328 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001316:	4a10      	ldr	r2, [pc, #64]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 8001318:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	4910      	ldr	r1, [pc, #64]	; (8001360 <HAL_RCC_ClockConfig+0x204>)
 800131e:	4019      	ands	r1, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	430b      	orrs	r3, r1
 8001326:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001328:	f000 f820 	bl	800136c <HAL_RCC_GetSysClockFreq>
 800132c:	0001      	movs	r1, r0
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <HAL_RCC_ClockConfig+0x1fc>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	091b      	lsrs	r3, r3, #4
 8001334:	220f      	movs	r2, #15
 8001336:	4013      	ands	r3, r2
 8001338:	4a0a      	ldr	r2, [pc, #40]	; (8001364 <HAL_RCC_ClockConfig+0x208>)
 800133a:	5cd3      	ldrb	r3, [r2, r3]
 800133c:	000a      	movs	r2, r1
 800133e:	40da      	lsrs	r2, r3
 8001340:	4b09      	ldr	r3, [pc, #36]	; (8001368 <HAL_RCC_ClockConfig+0x20c>)
 8001342:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001344:	2000      	movs	r0, #0
 8001346:	f7fe ff7d 	bl	8000244 <HAL_InitTick>
  
  return HAL_OK;
 800134a:	2300      	movs	r3, #0
}
 800134c:	0018      	movs	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	b004      	add	sp, #16
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40022000 	.word	0x40022000
 8001358:	40021000 	.word	0x40021000
 800135c:	00001388 	.word	0x00001388
 8001360:	fffff8ff 	.word	0xfffff8ff
 8001364:	08002904 	.word	0x08002904
 8001368:	2000000c 	.word	0x2000000c

0800136c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b08f      	sub	sp, #60	; 0x3c
 8001370:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001372:	2314      	movs	r3, #20
 8001374:	18fb      	adds	r3, r7, r3
 8001376:	4a37      	ldr	r2, [pc, #220]	; (8001454 <HAL_RCC_GetSysClockFreq+0xe8>)
 8001378:	ca13      	ldmia	r2!, {r0, r1, r4}
 800137a:	c313      	stmia	r3!, {r0, r1, r4}
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	4a35      	ldr	r2, [pc, #212]	; (8001458 <HAL_RCC_GetSysClockFreq+0xec>)
 8001384:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001386:	c313      	stmia	r3!, {r0, r1, r4}
 8001388:	6812      	ldr	r2, [r2, #0]
 800138a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800138c:	2300      	movs	r3, #0
 800138e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001390:	2300      	movs	r3, #0
 8001392:	62bb      	str	r3, [r7, #40]	; 0x28
 8001394:	2300      	movs	r3, #0
 8001396:	637b      	str	r3, [r7, #52]	; 0x34
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80013a0:	4b2e      	ldr	r3, [pc, #184]	; (800145c <HAL_RCC_GetSysClockFreq+0xf0>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a8:	220c      	movs	r2, #12
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d006      	beq.n	80013be <HAL_RCC_GetSysClockFreq+0x52>
 80013b0:	2b0c      	cmp	r3, #12
 80013b2:	d043      	beq.n	800143c <HAL_RCC_GetSysClockFreq+0xd0>
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	d144      	bne.n	8001442 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013b8:	4b29      	ldr	r3, [pc, #164]	; (8001460 <HAL_RCC_GetSysClockFreq+0xf4>)
 80013ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80013bc:	e044      	b.n	8001448 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80013be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c0:	0c9b      	lsrs	r3, r3, #18
 80013c2:	220f      	movs	r2, #15
 80013c4:	4013      	ands	r3, r2
 80013c6:	2214      	movs	r2, #20
 80013c8:	18ba      	adds	r2, r7, r2
 80013ca:	5cd3      	ldrb	r3, [r2, r3]
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80013ce:	4b23      	ldr	r3, [pc, #140]	; (800145c <HAL_RCC_GetSysClockFreq+0xf0>)
 80013d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d2:	220f      	movs	r2, #15
 80013d4:	4013      	ands	r3, r2
 80013d6:	1d3a      	adds	r2, r7, #4
 80013d8:	5cd3      	ldrb	r3, [r2, r3]
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80013dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013de:	23c0      	movs	r3, #192	; 0xc0
 80013e0:	025b      	lsls	r3, r3, #9
 80013e2:	401a      	ands	r2, r3
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	025b      	lsls	r3, r3, #9
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d109      	bne.n	8001400 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80013ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013ee:	481c      	ldr	r0, [pc, #112]	; (8001460 <HAL_RCC_GetSysClockFreq+0xf4>)
 80013f0:	f7fe fe88 	bl	8000104 <__udivsi3>
 80013f4:	0003      	movs	r3, r0
 80013f6:	001a      	movs	r2, r3
 80013f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fa:	4353      	muls	r3, r2
 80013fc:	637b      	str	r3, [r7, #52]	; 0x34
 80013fe:	e01a      	b.n	8001436 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001400:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001402:	23c0      	movs	r3, #192	; 0xc0
 8001404:	025b      	lsls	r3, r3, #9
 8001406:	401a      	ands	r2, r3
 8001408:	23c0      	movs	r3, #192	; 0xc0
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	429a      	cmp	r2, r3
 800140e:	d109      	bne.n	8001424 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8001410:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001412:	4814      	ldr	r0, [pc, #80]	; (8001464 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001414:	f7fe fe76 	bl	8000104 <__udivsi3>
 8001418:	0003      	movs	r3, r0
 800141a:	001a      	movs	r2, r3
 800141c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800141e:	4353      	muls	r3, r2
 8001420:	637b      	str	r3, [r7, #52]	; 0x34
 8001422:	e008      	b.n	8001436 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8001424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001426:	480e      	ldr	r0, [pc, #56]	; (8001460 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001428:	f7fe fe6c 	bl	8000104 <__udivsi3>
 800142c:	0003      	movs	r3, r0
 800142e:	001a      	movs	r2, r3
 8001430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001432:	4353      	muls	r3, r2
 8001434:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 8001436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001438:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800143a:	e005      	b.n	8001448 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <HAL_RCC_GetSysClockFreq+0xf8>)
 800143e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001440:	e002      	b.n	8001448 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001444:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001446:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800144a:	0018      	movs	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	b00f      	add	sp, #60	; 0x3c
 8001450:	bd90      	pop	{r4, r7, pc}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	080028b8 	.word	0x080028b8
 8001458:	080028c8 	.word	0x080028c8
 800145c:	40021000 	.word	0x40021000
 8001460:	007a1200 	.word	0x007a1200
 8001464:	02dc6c00 	.word	0x02dc6c00

08001468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800146c:	4b02      	ldr	r3, [pc, #8]	; (8001478 <HAL_RCC_GetHCLKFreq+0x10>)
 800146e:	681b      	ldr	r3, [r3, #0]
}
 8001470:	0018      	movs	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	2000000c 	.word	0x2000000c

0800147c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e088      	b.n	80015a0 <HAL_SPI_Init+0x124>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	225d      	movs	r2, #93	; 0x5d
 8001498:	5c9b      	ldrb	r3, [r3, r2]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b00      	cmp	r3, #0
 800149e:	d107      	bne.n	80014b0 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	225c      	movs	r2, #92	; 0x5c
 80014a4:	2100      	movs	r1, #0
 80014a6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	0018      	movs	r0, r3
 80014ac:	f001 f8b6 	bl	800261c <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	225d      	movs	r2, #93	; 0x5d
 80014b4:	2102      	movs	r1, #2
 80014b6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	2140      	movs	r1, #64	; 0x40
 80014c4:	438a      	bics	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68da      	ldr	r2, [r3, #12]
 80014cc:	23e0      	movs	r3, #224	; 0xe0
 80014ce:	00db      	lsls	r3, r3, #3
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d902      	bls.n	80014da <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	e002      	b.n	80014e0 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	015b      	lsls	r3, r3, #5
 80014de:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	68da      	ldr	r2, [r3, #12]
 80014e4:	23f0      	movs	r3, #240	; 0xf0
 80014e6:	011b      	lsls	r3, r3, #4
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d008      	beq.n	80014fe <HAL_SPI_Init+0x82>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68da      	ldr	r2, [r3, #12]
 80014f0:	23e0      	movs	r3, #224	; 0xe0
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d002      	beq.n	80014fe <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	2b00      	cmp	r3, #0
 8001504:	d10c      	bne.n	8001520 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	23e0      	movs	r3, #224	; 0xe0
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	429a      	cmp	r2, r3
 8001510:	d903      	bls.n	800151a <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2202      	movs	r2, #2
 8001516:	631a      	str	r2, [r3, #48]	; 0x30
 8001518:	e002      	b.n	8001520 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2201      	movs	r2, #1
 800151e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6851      	ldr	r1, [r2, #4]
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6892      	ldr	r2, [r2, #8]
 800152c:	4311      	orrs	r1, r2
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6912      	ldr	r2, [r2, #16]
 8001532:	4311      	orrs	r1, r2
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6952      	ldr	r2, [r2, #20]
 8001538:	4311      	orrs	r1, r2
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6990      	ldr	r0, [r2, #24]
 800153e:	2280      	movs	r2, #128	; 0x80
 8001540:	0092      	lsls	r2, r2, #2
 8001542:	4002      	ands	r2, r0
 8001544:	4311      	orrs	r1, r2
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	69d2      	ldr	r2, [r2, #28]
 800154a:	4311      	orrs	r1, r2
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	6a12      	ldr	r2, [r2, #32]
 8001550:	4311      	orrs	r1, r2
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001556:	430a      	orrs	r2, r1
 8001558:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	6992      	ldr	r2, [r2, #24]
 8001562:	0c12      	lsrs	r2, r2, #16
 8001564:	2104      	movs	r1, #4
 8001566:	4011      	ands	r1, r2
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800156c:	4311      	orrs	r1, r2
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001572:	4311      	orrs	r1, r2
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	68d2      	ldr	r2, [r2, #12]
 8001578:	4311      	orrs	r1, r2
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	430a      	orrs	r2, r1
 800157e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	69d2      	ldr	r2, [r2, #28]
 800158a:	4907      	ldr	r1, [pc, #28]	; (80015a8 <HAL_SPI_Init+0x12c>)
 800158c:	400a      	ands	r2, r1
 800158e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	225d      	movs	r2, #93	; 0x5d
 800159a:	2101      	movs	r1, #1
 800159c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	0018      	movs	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b004      	add	sp, #16
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	fffff7ff 	.word	0xfffff7ff

080015ac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	1dbb      	adds	r3, r7, #6
 80015ba:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80015c0:	231f      	movs	r3, #31
 80015c2:	18fb      	adds	r3, r7, r3
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	225c      	movs	r2, #92	; 0x5c
 80015cc:	5c9b      	ldrb	r3, [r3, r2]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d101      	bne.n	80015d6 <HAL_SPI_Transmit+0x2a>
 80015d2:	2302      	movs	r3, #2
 80015d4:	e14f      	b.n	8001876 <HAL_SPI_Transmit+0x2ca>
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	225c      	movs	r2, #92	; 0x5c
 80015da:	2101      	movs	r1, #1
 80015dc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80015de:	f7fe fe59 	bl	8000294 <HAL_GetTick>
 80015e2:	0003      	movs	r3, r0
 80015e4:	61bb      	str	r3, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	225d      	movs	r2, #93	; 0x5d
 80015ea:	5c9b      	ldrb	r3, [r3, r2]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d004      	beq.n	80015fc <HAL_SPI_Transmit+0x50>
  {
    errorcode = HAL_BUSY;
 80015f2:	231f      	movs	r3, #31
 80015f4:	18fb      	adds	r3, r7, r3
 80015f6:	2202      	movs	r2, #2
 80015f8:	701a      	strb	r2, [r3, #0]
    goto error;
 80015fa:	e131      	b.n	8001860 <HAL_SPI_Transmit+0x2b4>
  }

  if ((pData == NULL) || (Size == 0U))
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_SPI_Transmit+0x5e>
 8001602:	1dbb      	adds	r3, r7, #6
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d104      	bne.n	8001614 <HAL_SPI_Transmit+0x68>
  {
    errorcode = HAL_ERROR;
 800160a:	231f      	movs	r3, #31
 800160c:	18fb      	adds	r3, r7, r3
 800160e:	2201      	movs	r2, #1
 8001610:	701a      	strb	r2, [r3, #0]
    goto error;
 8001612:	e125      	b.n	8001860 <HAL_SPI_Transmit+0x2b4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	225d      	movs	r2, #93	; 0x5d
 8001618:	2103      	movs	r1, #3
 800161a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2200      	movs	r2, #0
 8001620:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	68ba      	ldr	r2, [r7, #8]
 8001626:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	1dba      	adds	r2, r7, #6
 800162c:	8812      	ldrh	r2, [r2, #0]
 800162e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	1dba      	adds	r2, r7, #6
 8001634:	8812      	ldrh	r2, [r2, #0]
 8001636:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2200      	movs	r2, #0
 800163c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2244      	movs	r2, #68	; 0x44
 8001642:	2100      	movs	r1, #0
 8001644:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2246      	movs	r2, #70	; 0x46
 800164a:	2100      	movs	r1, #0
 800164c:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2200      	movs	r2, #0
 8001652:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	2380      	movs	r3, #128	; 0x80
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	429a      	cmp	r2, r3
 8001664:	d108      	bne.n	8001678 <HAL_SPI_Transmit+0xcc>
  {
    SPI_1LINE_TX(hspi);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	2180      	movs	r1, #128	; 0x80
 8001672:	01c9      	lsls	r1, r1, #7
 8001674:	430a      	orrs	r2, r1
 8001676:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2240      	movs	r2, #64	; 0x40
 8001680:	4013      	ands	r3, r2
 8001682:	2b40      	cmp	r3, #64	; 0x40
 8001684:	d007      	beq.n	8001696 <HAL_SPI_Transmit+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	6812      	ldr	r2, [r2, #0]
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	2140      	movs	r1, #64	; 0x40
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	68da      	ldr	r2, [r3, #12]
 800169a:	23e0      	movs	r3, #224	; 0xe0
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	429a      	cmp	r2, r3
 80016a0:	d948      	bls.n	8001734 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d004      	beq.n	80016b4 <HAL_SPI_Transmit+0x108>
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d139      	bne.n	8001728 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68ba      	ldr	r2, [r7, #8]
 80016ba:	8812      	ldrh	r2, [r2, #0]
 80016bc:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	3302      	adds	r3, #2
 80016c2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	3b01      	subs	r3, #1
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80016d2:	e029      	b.n	8001728 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	2202      	movs	r2, #2
 80016dc:	4013      	ands	r3, r2
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d10f      	bne.n	8001702 <HAL_SPI_Transmit+0x156>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	8812      	ldrh	r2, [r2, #0]
 80016ea:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	3302      	adds	r3, #2
 80016f0:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	3b01      	subs	r3, #1
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001700:	e012      	b.n	8001728 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d00a      	beq.n	800171e <HAL_SPI_Transmit+0x172>
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	3301      	adds	r3, #1
 800170c:	d00c      	beq.n	8001728 <HAL_SPI_Transmit+0x17c>
 800170e:	f7fe fdc1 	bl	8000294 <HAL_GetTick>
 8001712:	0002      	movs	r2, r0
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	1ad2      	subs	r2, r2, r3
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	d304      	bcc.n	8001728 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800171e:	231f      	movs	r3, #31
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	2203      	movs	r2, #3
 8001724:	701a      	strb	r2, [r3, #0]
          goto error;
 8001726:	e09b      	b.n	8001860 <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800172c:	b29b      	uxth	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1d0      	bne.n	80016d4 <HAL_SPI_Transmit+0x128>
 8001732:	e073      	b.n	800181c <HAL_SPI_Transmit+0x270>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d004      	beq.n	8001746 <HAL_SPI_Transmit+0x19a>
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001740:	b29b      	uxth	r3, r3
 8001742:	2b01      	cmp	r3, #1
 8001744:	d165      	bne.n	8001812 <HAL_SPI_Transmit+0x266>
    {
      if (hspi->TxXferCount > 1U)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800174a:	b29b      	uxth	r3, r3
 800174c:	2b01      	cmp	r3, #1
 800174e:	d90f      	bls.n	8001770 <HAL_SPI_Transmit+0x1c4>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	68ba      	ldr	r2, [r7, #8]
 8001756:	8812      	ldrh	r2, [r2, #0]
 8001758:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	3302      	adds	r3, #2
 800175e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001764:	b29b      	uxth	r3, r3
 8001766:	3b02      	subs	r3, #2
 8001768:	b29a      	uxth	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800176e:	e050      	b.n	8001812 <HAL_SPI_Transmit+0x266>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	330c      	adds	r3, #12
 8001776:	001a      	movs	r2, r3
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	1c59      	adds	r1, r3, #1
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001786:	b29b      	uxth	r3, r3
 8001788:	3b01      	subs	r3, #1
 800178a:	b29a      	uxth	r2, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001790:	e03f      	b.n	8001812 <HAL_SPI_Transmit+0x266>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2202      	movs	r2, #2
 800179a:	4013      	ands	r3, r2
 800179c:	2b02      	cmp	r3, #2
 800179e:	d125      	bne.n	80017ec <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d90f      	bls.n	80017ca <HAL_SPI_Transmit+0x21e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	8812      	ldrh	r2, [r2, #0]
 80017b2:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	3302      	adds	r3, #2
 80017b8:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017be:	b29b      	uxth	r3, r3
 80017c0:	3b02      	subs	r3, #2
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80017c8:	e023      	b.n	8001812 <HAL_SPI_Transmit+0x266>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	330c      	adds	r3, #12
 80017d0:	001a      	movs	r2, r3
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	1c59      	adds	r1, r3, #1
 80017d6:	60b9      	str	r1, [r7, #8]
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	3b01      	subs	r3, #1
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80017ea:	e012      	b.n	8001812 <HAL_SPI_Transmit+0x266>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d00a      	beq.n	8001808 <HAL_SPI_Transmit+0x25c>
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	3301      	adds	r3, #1
 80017f6:	d00c      	beq.n	8001812 <HAL_SPI_Transmit+0x266>
 80017f8:	f7fe fd4c 	bl	8000294 <HAL_GetTick>
 80017fc:	0002      	movs	r2, r0
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	1ad2      	subs	r2, r2, r3
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d304      	bcc.n	8001812 <HAL_SPI_Transmit+0x266>
        {
          errorcode = HAL_TIMEOUT;
 8001808:	231f      	movs	r3, #31
 800180a:	18fb      	adds	r3, r7, r3
 800180c:	2203      	movs	r2, #3
 800180e:	701a      	strb	r2, [r3, #0]
          goto error;
 8001810:	e026      	b.n	8001860 <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001816:	b29b      	uxth	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d1ba      	bne.n	8001792 <HAL_SPI_Transmit+0x1e6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	6839      	ldr	r1, [r7, #0]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	0018      	movs	r0, r3
 8001824:	f000 fcce 	bl	80021c4 <SPI_EndRxTxTransaction>
 8001828:	1e03      	subs	r3, r0, #0
 800182a:	d002      	beq.n	8001832 <HAL_SPI_Transmit+0x286>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2220      	movs	r2, #32
 8001830:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10a      	bne.n	8001850 <HAL_SPI_Transmit+0x2a4>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	617b      	str	r3, [r7, #20]
 800184e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001854:	2b00      	cmp	r3, #0
 8001856:	d003      	beq.n	8001860 <HAL_SPI_Transmit+0x2b4>
  {
    errorcode = HAL_ERROR;
 8001858:	231f      	movs	r3, #31
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	225d      	movs	r2, #93	; 0x5d
 8001864:	2101      	movs	r1, #1
 8001866:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	225c      	movs	r2, #92	; 0x5c
 800186c:	2100      	movs	r1, #0
 800186e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001870:	231f      	movs	r3, #31
 8001872:	18fb      	adds	r3, r7, r3
 8001874:	781b      	ldrb	r3, [r3, #0]
}
 8001876:	0018      	movs	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	b008      	add	sp, #32
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b089      	sub	sp, #36	; 0x24
 8001884:	af02      	add	r7, sp, #8
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	603b      	str	r3, [r7, #0]
 800188c:	1dbb      	adds	r3, r7, #6
 800188e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001890:	2300      	movs	r3, #0
 8001892:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001894:	2317      	movs	r3, #23
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	2200      	movs	r2, #0
 800189a:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	2382      	movs	r3, #130	; 0x82
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d113      	bne.n	80018d0 <HAL_SPI_Receive+0x50>
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10f      	bne.n	80018d0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	225d      	movs	r2, #93	; 0x5d
 80018b4:	2104      	movs	r1, #4
 80018b6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80018b8:	1dbb      	adds	r3, r7, #6
 80018ba:	881c      	ldrh	r4, [r3, #0]
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	68b9      	ldr	r1, [r7, #8]
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	0023      	movs	r3, r4
 80018c8:	f000 f916 	bl	8001af8 <HAL_SPI_TransmitReceive>
 80018cc:	0003      	movs	r3, r0
 80018ce:	e10a      	b.n	8001ae6 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	225c      	movs	r2, #92	; 0x5c
 80018d4:	5c9b      	ldrb	r3, [r3, r2]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d101      	bne.n	80018de <HAL_SPI_Receive+0x5e>
 80018da:	2302      	movs	r3, #2
 80018dc:	e103      	b.n	8001ae6 <HAL_SPI_Receive+0x266>
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	225c      	movs	r2, #92	; 0x5c
 80018e2:	2101      	movs	r1, #1
 80018e4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80018e6:	f7fe fcd5 	bl	8000294 <HAL_GetTick>
 80018ea:	0003      	movs	r3, r0
 80018ec:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	225d      	movs	r2, #93	; 0x5d
 80018f2:	5c9b      	ldrb	r3, [r3, r2]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d004      	beq.n	8001904 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 80018fa:	2317      	movs	r3, #23
 80018fc:	18fb      	adds	r3, r7, r3
 80018fe:	2202      	movs	r2, #2
 8001900:	701a      	strb	r2, [r3, #0]
    goto error;
 8001902:	e0e5      	b.n	8001ad0 <HAL_SPI_Receive+0x250>
  }

  if ((pData == NULL) || (Size == 0U))
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d003      	beq.n	8001912 <HAL_SPI_Receive+0x92>
 800190a:	1dbb      	adds	r3, r7, #6
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d104      	bne.n	800191c <HAL_SPI_Receive+0x9c>
  {
    errorcode = HAL_ERROR;
 8001912:	2317      	movs	r3, #23
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	2201      	movs	r2, #1
 8001918:	701a      	strb	r2, [r3, #0]
    goto error;
 800191a:	e0d9      	b.n	8001ad0 <HAL_SPI_Receive+0x250>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	225d      	movs	r2, #93	; 0x5d
 8001920:	2104      	movs	r1, #4
 8001922:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2200      	movs	r2, #0
 8001928:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	68ba      	ldr	r2, [r7, #8]
 800192e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	1dba      	adds	r2, r7, #6
 8001934:	2144      	movs	r1, #68	; 0x44
 8001936:	8812      	ldrh	r2, [r2, #0]
 8001938:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	1dba      	adds	r2, r7, #6
 800193e:	2146      	movs	r1, #70	; 0x46
 8001940:	8812      	ldrh	r2, [r2, #0]
 8001942:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2200      	movs	r2, #0
 8001954:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2200      	movs	r2, #0
 8001960:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx FiFo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	68da      	ldr	r2, [r3, #12]
 8001966:	23e0      	movs	r3, #224	; 0xe0
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	429a      	cmp	r2, r3
 800196c:	d908      	bls.n	8001980 <HAL_SPI_Receive+0x100>
  {
    /* set fiforxthresold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	6812      	ldr	r2, [r2, #0]
 8001976:	6852      	ldr	r2, [r2, #4]
 8001978:	495d      	ldr	r1, [pc, #372]	; (8001af0 <HAL_SPI_Receive+0x270>)
 800197a:	400a      	ands	r2, r1
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	e008      	b.n	8001992 <HAL_SPI_Receive+0x112>
  }
  else
  {
    /* set fiforxthresold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	6852      	ldr	r2, [r2, #4]
 800198a:	2180      	movs	r1, #128	; 0x80
 800198c:	0149      	lsls	r1, r1, #5
 800198e:	430a      	orrs	r2, r1
 8001990:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	689a      	ldr	r2, [r3, #8]
 8001996:	2380      	movs	r3, #128	; 0x80
 8001998:	021b      	lsls	r3, r3, #8
 800199a:	429a      	cmp	r2, r3
 800199c:	d107      	bne.n	80019ae <HAL_SPI_Receive+0x12e>
  {
    SPI_1LINE_RX(hspi);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	6812      	ldr	r2, [r2, #0]
 80019a8:	4952      	ldr	r1, [pc, #328]	; (8001af4 <HAL_SPI_Receive+0x274>)
 80019aa:	400a      	ands	r2, r1
 80019ac:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2240      	movs	r2, #64	; 0x40
 80019b6:	4013      	ands	r3, r2
 80019b8:	2b40      	cmp	r3, #64	; 0x40
 80019ba:	d007      	beq.n	80019cc <HAL_SPI_Receive+0x14c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	68fa      	ldr	r2, [r7, #12]
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	2140      	movs	r1, #64	; 0x40
 80019c8:	430a      	orrs	r2, r1
 80019ca:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	68da      	ldr	r2, [r3, #12]
 80019d0:	23e0      	movs	r3, #224	; 0xe0
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d862      	bhi.n	8001a9e <HAL_SPI_Receive+0x21e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80019d8:	e02d      	b.n	8001a36 <HAL_SPI_Receive+0x1b6>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	2201      	movs	r2, #1
 80019e2:	4013      	ands	r3, r2
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d113      	bne.n	8001a10 <HAL_SPI_Receive+0x190>
      {
        /* read the received data */
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	330c      	adds	r3, #12
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	3301      	adds	r3, #1
 80019fa:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2246      	movs	r2, #70	; 0x46
 8001a00:	5a9b      	ldrh	r3, [r3, r2]
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	3b01      	subs	r3, #1
 8001a06:	b299      	uxth	r1, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2246      	movs	r2, #70	; 0x46
 8001a0c:	5299      	strh	r1, [r3, r2]
 8001a0e:	e012      	b.n	8001a36 <HAL_SPI_Receive+0x1b6>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00a      	beq.n	8001a2c <HAL_SPI_Receive+0x1ac>
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	d00c      	beq.n	8001a36 <HAL_SPI_Receive+0x1b6>
 8001a1c:	f7fe fc3a 	bl	8000294 <HAL_GetTick>
 8001a20:	0002      	movs	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad2      	subs	r2, r2, r3
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d304      	bcc.n	8001a36 <HAL_SPI_Receive+0x1b6>
        {
          errorcode = HAL_TIMEOUT;
 8001a2c:	2317      	movs	r3, #23
 8001a2e:	18fb      	adds	r3, r7, r3
 8001a30:	2203      	movs	r2, #3
 8001a32:	701a      	strb	r2, [r3, #0]
          goto error;
 8001a34:	e04c      	b.n	8001ad0 <HAL_SPI_Receive+0x250>
    while (hspi->RxXferCount > 0U)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2246      	movs	r2, #70	; 0x46
 8001a3a:	5a9b      	ldrh	r3, [r3, r2]
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1cb      	bne.n	80019da <HAL_SPI_Receive+0x15a>
 8001a42:	e032      	b.n	8001aaa <HAL_SPI_Receive+0x22a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d112      	bne.n	8001a78 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	3302      	adds	r3, #2
 8001a62:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2246      	movs	r2, #70	; 0x46
 8001a68:	5a9b      	ldrh	r3, [r3, r2]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	b299      	uxth	r1, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2246      	movs	r2, #70	; 0x46
 8001a74:	5299      	strh	r1, [r3, r2]
 8001a76:	e012      	b.n	8001a9e <HAL_SPI_Receive+0x21e>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d00a      	beq.n	8001a94 <HAL_SPI_Receive+0x214>
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	3301      	adds	r3, #1
 8001a82:	d00c      	beq.n	8001a9e <HAL_SPI_Receive+0x21e>
 8001a84:	f7fe fc06 	bl	8000294 <HAL_GetTick>
 8001a88:	0002      	movs	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad2      	subs	r2, r2, r3
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d304      	bcc.n	8001a9e <HAL_SPI_Receive+0x21e>
        {
          errorcode = HAL_TIMEOUT;
 8001a94:	2317      	movs	r3, #23
 8001a96:	18fb      	adds	r3, r7, r3
 8001a98:	2203      	movs	r2, #3
 8001a9a:	701a      	strb	r2, [r3, #0]
          goto error;
 8001a9c:	e018      	b.n	8001ad0 <HAL_SPI_Receive+0x250>
    while (hspi->RxXferCount > 0U)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2246      	movs	r2, #70	; 0x46
 8001aa2:	5a9b      	ldrh	r3, [r3, r2]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1cc      	bne.n	8001a44 <HAL_SPI_Receive+0x1c4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	6839      	ldr	r1, [r7, #0]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f000 fb29 	bl	8002108 <SPI_EndRxTransaction>
 8001ab6:	1e03      	subs	r3, r0, #0
 8001ab8:	d002      	beq.n	8001ac0 <HAL_SPI_Receive+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2220      	movs	r2, #32
 8001abe:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_SPI_Receive+0x250>
  {
    errorcode = HAL_ERROR;
 8001ac8:	2317      	movs	r3, #23
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	2201      	movs	r2, #1
 8001ace:	701a      	strb	r2, [r3, #0]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	225d      	movs	r2, #93	; 0x5d
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	225c      	movs	r2, #92	; 0x5c
 8001adc:	2100      	movs	r1, #0
 8001ade:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001ae0:	2317      	movs	r3, #23
 8001ae2:	18fb      	adds	r3, r7, r3
 8001ae4:	781b      	ldrb	r3, [r3, #0]
}
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b007      	add	sp, #28
 8001aec:	bd90      	pop	{r4, r7, pc}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	ffffefff 	.word	0xffffefff
 8001af4:	ffffbfff 	.word	0xffffbfff

08001af8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08a      	sub	sp, #40	; 0x28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	001a      	movs	r2, r3
 8001b06:	1cbb      	adds	r3, r7, #2
 8001b08:	801a      	strh	r2, [r3, #0]
  uint32_t tmp = 0U, tmp1 = 0U;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8001b16:	2301      	movs	r3, #1
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001b1a:	2323      	movs	r3, #35	; 0x23
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	225c      	movs	r2, #92	; 0x5c
 8001b26:	5c9b      	ldrb	r3, [r3, r2]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d101      	bne.n	8001b30 <HAL_SPI_TransmitReceive+0x38>
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	e1f1      	b.n	8001f14 <HAL_SPI_TransmitReceive+0x41c>
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	225c      	movs	r2, #92	; 0x5c
 8001b34:	2101      	movs	r1, #1
 8001b36:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b38:	f7fe fbac 	bl	8000294 <HAL_GetTick>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	617b      	str	r3, [r7, #20]

  tmp  = hspi->State;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	225d      	movs	r2, #93	; 0x5d
 8001b44:	5c9b      	ldrb	r3, [r3, r2]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d010      	beq.n	8001b78 <HAL_SPI_TransmitReceive+0x80>
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	2382      	movs	r3, #130	; 0x82
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d106      	bne.n	8001b6e <HAL_SPI_TransmitReceive+0x76>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d102      	bne.n	8001b6e <HAL_SPI_TransmitReceive+0x76>
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d004      	beq.n	8001b78 <HAL_SPI_TransmitReceive+0x80>
  {
    errorcode = HAL_BUSY;
 8001b6e:	2323      	movs	r3, #35	; 0x23
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	2202      	movs	r2, #2
 8001b74:	701a      	strb	r2, [r3, #0]
    goto error;
 8001b76:	e1c2      	b.n	8001efe <HAL_SPI_TransmitReceive+0x406>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d006      	beq.n	8001b8c <HAL_SPI_TransmitReceive+0x94>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d003      	beq.n	8001b8c <HAL_SPI_TransmitReceive+0x94>
 8001b84:	1cbb      	adds	r3, r7, #2
 8001b86:	881b      	ldrh	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d104      	bne.n	8001b96 <HAL_SPI_TransmitReceive+0x9e>
  {
    errorcode = HAL_ERROR;
 8001b8c:	2323      	movs	r3, #35	; 0x23
 8001b8e:	18fb      	adds	r3, r7, r3
 8001b90:	2201      	movs	r2, #1
 8001b92:	701a      	strb	r2, [r3, #0]
    goto error;
 8001b94:	e1b3      	b.n	8001efe <HAL_SPI_TransmitReceive+0x406>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	225d      	movs	r2, #93	; 0x5d
 8001b9a:	5c9b      	ldrb	r3, [r3, r2]
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	d003      	beq.n	8001baa <HAL_SPI_TransmitReceive+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	225d      	movs	r2, #93	; 0x5d
 8001ba6:	2105      	movs	r1, #5
 8001ba8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2200      	movs	r2, #0
 8001bae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	1cba      	adds	r2, r7, #2
 8001bba:	2146      	movs	r1, #70	; 0x46
 8001bbc:	8812      	ldrh	r2, [r2, #0]
 8001bbe:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	1cba      	adds	r2, r7, #2
 8001bc4:	2144      	movs	r1, #68	; 0x44
 8001bc6:	8812      	ldrh	r2, [r2, #0]
 8001bc8:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	68ba      	ldr	r2, [r7, #8]
 8001bce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	1cba      	adds	r2, r7, #2
 8001bd4:	8812      	ldrh	r2, [r2, #0]
 8001bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	1cba      	adds	r2, r7, #2
 8001bdc:	8812      	ldrh	r2, [r2, #0]
 8001bde:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2200      	movs	r2, #0
 8001be4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2200      	movs	r2, #0
 8001bea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	23e0      	movs	r3, #224	; 0xe0
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d805      	bhi.n	8001c04 <HAL_SPI_TransmitReceive+0x10c>
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2246      	movs	r2, #70	; 0x46
 8001bfc:	5a9b      	ldrh	r3, [r3, r2]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d908      	bls.n	8001c16 <HAL_SPI_TransmitReceive+0x11e>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	6812      	ldr	r2, [r2, #0]
 8001c0c:	6852      	ldr	r2, [r2, #4]
 8001c0e:	49c3      	ldr	r1, [pc, #780]	; (8001f1c <HAL_SPI_TransmitReceive+0x424>)
 8001c10:	400a      	ands	r2, r1
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	e008      	b.n	8001c28 <HAL_SPI_TransmitReceive+0x130>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	6852      	ldr	r2, [r2, #4]
 8001c20:	2180      	movs	r1, #128	; 0x80
 8001c22:	0149      	lsls	r1, r1, #5
 8001c24:	430a      	orrs	r2, r1
 8001c26:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2240      	movs	r2, #64	; 0x40
 8001c30:	4013      	ands	r3, r2
 8001c32:	2b40      	cmp	r3, #64	; 0x40
 8001c34:	d007      	beq.n	8001c46 <HAL_SPI_TransmitReceive+0x14e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	6812      	ldr	r2, [r2, #0]
 8001c40:	2140      	movs	r1, #64	; 0x40
 8001c42:	430a      	orrs	r2, r1
 8001c44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	68da      	ldr	r2, [r3, #12]
 8001c4a:	23e0      	movs	r3, #224	; 0xe0
 8001c4c:	00db      	lsls	r3, r3, #3
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d800      	bhi.n	8001c54 <HAL_SPI_TransmitReceive+0x15c>
 8001c52:	e075      	b.n	8001d40 <HAL_SPI_TransmitReceive+0x248>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d004      	beq.n	8001c66 <HAL_SPI_TransmitReceive+0x16e>
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d160      	bne.n	8001d28 <HAL_SPI_TransmitReceive+0x230>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68ba      	ldr	r2, [r7, #8]
 8001c6c:	8812      	ldrh	r2, [r2, #0]
 8001c6e:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	3302      	adds	r3, #2
 8001c74:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001c84:	e050      	b.n	8001d28 <HAL_SPI_TransmitReceive+0x230>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d01c      	beq.n	8001cc6 <HAL_SPI_TransmitReceive+0x1ce>
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d017      	beq.n	8001cc6 <HAL_SPI_TransmitReceive+0x1ce>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d110      	bne.n	8001cc6 <HAL_SPI_TransmitReceive+0x1ce>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68ba      	ldr	r2, [r7, #8]
 8001caa:	8812      	ldrh	r2, [r2, #0]
 8001cac:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2246      	movs	r2, #70	; 0x46
 8001cca:	5a9b      	ldrh	r3, [r3, r2]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d01a      	beq.n	8001d08 <HAL_SPI_TransmitReceive+0x210>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	2201      	movs	r2, #1
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d113      	bne.n	8001d08 <HAL_SPI_TransmitReceive+0x210>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3302      	adds	r3, #2
 8001cf0:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2246      	movs	r2, #70	; 0x46
 8001cf6:	5a9b      	ldrh	r3, [r3, r2]
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	b299      	uxth	r1, r3
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2246      	movs	r2, #70	; 0x46
 8001d02:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001d04:	2301      	movs	r3, #1
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	d00c      	beq.n	8001d28 <HAL_SPI_TransmitReceive+0x230>
 8001d0e:	f7fe fac1 	bl	8000294 <HAL_GetTick>
 8001d12:	0002      	movs	r2, r0
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	1ad2      	subs	r2, r2, r3
 8001d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d304      	bcc.n	8001d28 <HAL_SPI_TransmitReceive+0x230>
      {
        errorcode = HAL_TIMEOUT;
 8001d1e:	2323      	movs	r3, #35	; 0x23
 8001d20:	18fb      	adds	r3, r7, r3
 8001d22:	2203      	movs	r2, #3
 8001d24:	701a      	strb	r2, [r3, #0]
        goto error;
 8001d26:	e0ea      	b.n	8001efe <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1a9      	bne.n	8001c86 <HAL_SPI_TransmitReceive+0x18e>
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2246      	movs	r2, #70	; 0x46
 8001d36:	5a9b      	ldrh	r3, [r3, r2]
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1a3      	bne.n	8001c86 <HAL_SPI_TransmitReceive+0x18e>
 8001d3e:	e0cb      	b.n	8001ed8 <HAL_SPI_TransmitReceive+0x3e0>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d005      	beq.n	8001d54 <HAL_SPI_TransmitReceive+0x25c>
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d000      	beq.n	8001d54 <HAL_SPI_TransmitReceive+0x25c>
 8001d52:	e0b4      	b.n	8001ebe <HAL_SPI_TransmitReceive+0x3c6>
    {
      if (hspi->TxXferCount > 1U)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d90f      	bls.n	8001d7e <HAL_SPI_TransmitReceive+0x286>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	8812      	ldrh	r2, [r2, #0]
 8001d66:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	3302      	adds	r3, #2
 8001d6c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	3b02      	subs	r3, #2
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001d7c:	e09f      	b.n	8001ebe <HAL_SPI_TransmitReceive+0x3c6>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	330c      	adds	r3, #12
 8001d84:	001a      	movs	r2, r3
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	1c59      	adds	r1, r3, #1
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	3b01      	subs	r3, #1
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d9e:	e08e      	b.n	8001ebe <HAL_SPI_TransmitReceive+0x3c6>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d032      	beq.n	8001e0c <HAL_SPI_TransmitReceive+0x314>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d02d      	beq.n	8001e0c <HAL_SPI_TransmitReceive+0x314>
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	2202      	movs	r2, #2
 8001db8:	4013      	ands	r3, r2
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d126      	bne.n	8001e0c <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d90f      	bls.n	8001de8 <HAL_SPI_TransmitReceive+0x2f0>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68ba      	ldr	r2, [r7, #8]
 8001dce:	8812      	ldrh	r2, [r2, #0]
 8001dd0:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	3302      	adds	r3, #2
 8001dd6:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	3b02      	subs	r3, #2
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001de6:	e00f      	b.n	8001e08 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	330c      	adds	r3, #12
 8001dee:	001a      	movs	r2, r3
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	1c59      	adds	r1, r3, #1
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	3b01      	subs	r3, #1
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2246      	movs	r2, #70	; 0x46
 8001e10:	5a9b      	ldrh	r3, [r3, r2]
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d042      	beq.n	8001e9e <HAL_SPI_TransmitReceive+0x3a6>
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	4013      	ands	r3, r2
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d13b      	bne.n	8001e9e <HAL_SPI_TransmitReceive+0x3a6>
      {
        if (hspi->RxXferCount > 1U)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2246      	movs	r2, #70	; 0x46
 8001e2a:	5a9b      	ldrh	r3, [r3, r2]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d921      	bls.n	8001e76 <HAL_SPI_TransmitReceive+0x37e>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3302      	adds	r3, #2
 8001e42:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2246      	movs	r2, #70	; 0x46
 8001e48:	5a9b      	ldrh	r3, [r3, r2]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	3b02      	subs	r3, #2
 8001e4e:	b299      	uxth	r1, r3
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2246      	movs	r2, #70	; 0x46
 8001e54:	5299      	strh	r1, [r3, r2]
          if (hspi->RxXferCount <= 1U)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2246      	movs	r2, #70	; 0x46
 8001e5a:	5a9b      	ldrh	r3, [r3, r2]
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d81b      	bhi.n	8001e9a <HAL_SPI_TransmitReceive+0x3a2>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	6812      	ldr	r2, [r2, #0]
 8001e6a:	6852      	ldr	r2, [r2, #4]
 8001e6c:	2180      	movs	r1, #128	; 0x80
 8001e6e:	0149      	lsls	r1, r1, #5
 8001e70:	430a      	orrs	r2, r1
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	e011      	b.n	8001e9a <HAL_SPI_TransmitReceive+0x3a2>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	1c5a      	adds	r2, r3, #1
 8001e7a:	607a      	str	r2, [r7, #4]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	320c      	adds	r2, #12
 8001e82:	7812      	ldrb	r2, [r2, #0]
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2246      	movs	r2, #70	; 0x46
 8001e8c:	5a9b      	ldrh	r3, [r3, r2]
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	3b01      	subs	r3, #1
 8001e92:	b299      	uxth	r1, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2246      	movs	r2, #70	; 0x46
 8001e98:	5299      	strh	r1, [r3, r2]
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	d00c      	beq.n	8001ebe <HAL_SPI_TransmitReceive+0x3c6>
 8001ea4:	f7fe f9f6 	bl	8000294 <HAL_GetTick>
 8001ea8:	0002      	movs	r2, r0
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	1ad2      	subs	r2, r2, r3
 8001eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d304      	bcc.n	8001ebe <HAL_SPI_TransmitReceive+0x3c6>
      {
        errorcode = HAL_TIMEOUT;
 8001eb4:	2323      	movs	r3, #35	; 0x23
 8001eb6:	18fb      	adds	r3, r7, r3
 8001eb8:	2203      	movs	r2, #3
 8001eba:	701a      	strb	r2, [r3, #0]
        goto error;
 8001ebc:	e01f      	b.n	8001efe <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d000      	beq.n	8001eca <HAL_SPI_TransmitReceive+0x3d2>
 8001ec8:	e76a      	b.n	8001da0 <HAL_SPI_TransmitReceive+0x2a8>
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2246      	movs	r2, #70	; 0x46
 8001ece:	5a9b      	ldrh	r3, [r3, r2]
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d000      	beq.n	8001ed8 <HAL_SPI_TransmitReceive+0x3e0>
 8001ed6:	e763      	b.n	8001da0 <HAL_SPI_TransmitReceive+0x2a8>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f000 f970 	bl	80021c4 <SPI_EndRxTxTransaction>
 8001ee4:	1e03      	subs	r3, r0, #0
 8001ee6:	d002      	beq.n	8001eee <HAL_SPI_TransmitReceive+0x3f6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2220      	movs	r2, #32
 8001eec:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_SPI_TransmitReceive+0x406>
  {
    errorcode = HAL_ERROR;
 8001ef6:	2323      	movs	r3, #35	; 0x23
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	2201      	movs	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	225d      	movs	r2, #93	; 0x5d
 8001f02:	2101      	movs	r1, #1
 8001f04:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	225c      	movs	r2, #92	; 0x5c
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001f0e:	2323      	movs	r3, #35	; 0x23
 8001f10:	18fb      	adds	r3, r7, r3
 8001f12:	781b      	ldrb	r3, [r3, #0]
}
 8001f14:	0018      	movs	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	b00a      	add	sp, #40	; 0x28
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	ffffefff 	.word	0xffffefff

08001f20 <HAL_SPI_GetError>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
}
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b002      	add	sp, #8
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f42:	e050      	b.n	8001fe6 <SPI_WaitFlagStateUntilTimeout+0xb2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	3301      	adds	r3, #1
 8001f48:	d04d      	beq.n	8001fe6 <SPI_WaitFlagStateUntilTimeout+0xb2>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d007      	beq.n	8001f60 <SPI_WaitFlagStateUntilTimeout+0x2c>
 8001f50:	f7fe f9a0 	bl	8000294 <HAL_GetTick>
 8001f54:	0002      	movs	r2, r0
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	1ad2      	subs	r2, r2, r3
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d342      	bcc.n	8001fe6 <SPI_WaitFlagStateUntilTimeout+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	6812      	ldr	r2, [r2, #0]
 8001f68:	6852      	ldr	r2, [r2, #4]
 8001f6a:	21e0      	movs	r1, #224	; 0xe0
 8001f6c:	438a      	bics	r2, r1
 8001f6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	2382      	movs	r3, #130	; 0x82
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d113      	bne.n	8001fa4 <SPI_WaitFlagStateUntilTimeout+0x70>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d005      	beq.n	8001f94 <SPI_WaitFlagStateUntilTimeout+0x60>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	2380      	movs	r3, #128	; 0x80
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d107      	bne.n	8001fa4 <SPI_WaitFlagStateUntilTimeout+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	6812      	ldr	r2, [r2, #0]
 8001f9e:	2140      	movs	r1, #64	; 0x40
 8001fa0:	438a      	bics	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	019b      	lsls	r3, r3, #6
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d110      	bne.n	8001fd2 <SPI_WaitFlagStateUntilTimeout+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	6812      	ldr	r2, [r2, #0]
 8001fba:	4914      	ldr	r1, [pc, #80]	; (800200c <SPI_WaitFlagStateUntilTimeout+0xd8>)
 8001fbc:	400a      	ands	r2, r1
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	2180      	movs	r1, #128	; 0x80
 8001fcc:	0189      	lsls	r1, r1, #6
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	225d      	movs	r2, #93	; 0x5d
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	225c      	movs	r2, #92	; 0x5c
 8001fde:	2100      	movs	r1, #0
 8001fe0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e00e      	b.n	8002004 <SPI_WaitFlagStateUntilTimeout+0xd0>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	68ba      	ldr	r2, [r7, #8]
 8001fee:	401a      	ands	r2, r3
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d101      	bne.n	8001ffa <SPI_WaitFlagStateUntilTimeout+0xc6>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <SPI_WaitFlagStateUntilTimeout+0xc8>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d1a0      	bne.n	8001f44 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	0018      	movs	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	b004      	add	sp, #16
 800200a:	bd80      	pop	{r7, pc}
 800200c:	ffffdfff 	.word	0xffffdfff

08002010 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
 800201c:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 800201e:	e063      	b.n	80020e8 <SPI_WaitFifoStateUntilTimeout+0xd8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002020:	68ba      	ldr	r2, [r7, #8]
 8002022:	23c0      	movs	r3, #192	; 0xc0
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	429a      	cmp	r2, r3
 8002028:	d10d      	bne.n	8002046 <SPI_WaitFifoStateUntilTimeout+0x36>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d10a      	bne.n	8002046 <SPI_WaitFifoStateUntilTimeout+0x36>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	330c      	adds	r3, #12
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	2317      	movs	r3, #23
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002040:	2317      	movs	r3, #23
 8002042:	18fb      	adds	r3, r7, r3
 8002044:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	3301      	adds	r3, #1
 800204a:	d04d      	beq.n	80020e8 <SPI_WaitFifoStateUntilTimeout+0xd8>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d007      	beq.n	8002062 <SPI_WaitFifoStateUntilTimeout+0x52>
 8002052:	f7fe f91f 	bl	8000294 <HAL_GetTick>
 8002056:	0002      	movs	r2, r0
 8002058:	6a3b      	ldr	r3, [r7, #32]
 800205a:	1ad2      	subs	r2, r2, r3
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	429a      	cmp	r2, r3
 8002060:	d342      	bcc.n	80020e8 <SPI_WaitFifoStateUntilTimeout+0xd8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	6852      	ldr	r2, [r2, #4]
 800206c:	21e0      	movs	r1, #224	; 0xe0
 800206e:	438a      	bics	r2, r1
 8002070:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	2382      	movs	r3, #130	; 0x82
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	429a      	cmp	r2, r3
 800207c:	d113      	bne.n	80020a6 <SPI_WaitFifoStateUntilTimeout+0x96>
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	2380      	movs	r3, #128	; 0x80
 8002084:	021b      	lsls	r3, r3, #8
 8002086:	429a      	cmp	r2, r3
 8002088:	d005      	beq.n	8002096 <SPI_WaitFifoStateUntilTimeout+0x86>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	429a      	cmp	r2, r3
 8002094:	d107      	bne.n	80020a6 <SPI_WaitFifoStateUntilTimeout+0x96>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	6812      	ldr	r2, [r2, #0]
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	2140      	movs	r1, #64	; 0x40
 80020a2:	438a      	bics	r2, r1
 80020a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	019b      	lsls	r3, r3, #6
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d110      	bne.n	80020d4 <SPI_WaitFifoStateUntilTimeout+0xc4>
        {
          SPI_RESET_CRC(hspi);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	6812      	ldr	r2, [r2, #0]
 80020ba:	6812      	ldr	r2, [r2, #0]
 80020bc:	4911      	ldr	r1, [pc, #68]	; (8002104 <SPI_WaitFifoStateUntilTimeout+0xf4>)
 80020be:	400a      	ands	r2, r1
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	6812      	ldr	r2, [r2, #0]
 80020cc:	2180      	movs	r1, #128	; 0x80
 80020ce:	0189      	lsls	r1, r1, #6
 80020d0:	430a      	orrs	r2, r1
 80020d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	225d      	movs	r2, #93	; 0x5d
 80020d8:	2101      	movs	r1, #1
 80020da:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	225c      	movs	r2, #92	; 0x5c
 80020e0:	2100      	movs	r1, #0
 80020e2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e008      	b.n	80020fa <SPI_WaitFifoStateUntilTimeout+0xea>
  while ((hspi->Instance->SR & Fifo) != State)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	401a      	ands	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d193      	bne.n	8002020 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b006      	add	sp, #24
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	ffffdfff 	.word	0xffffdfff

08002108 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af02      	add	r7, sp, #8
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	2382      	movs	r3, #130	; 0x82
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	429a      	cmp	r2, r3
 800211e:	d113      	bne.n	8002148 <SPI_EndRxTransaction+0x40>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	2380      	movs	r3, #128	; 0x80
 8002126:	021b      	lsls	r3, r3, #8
 8002128:	429a      	cmp	r2, r3
 800212a:	d005      	beq.n	8002138 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	2380      	movs	r3, #128	; 0x80
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	429a      	cmp	r2, r3
 8002136:	d107      	bne.n	8002148 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	6812      	ldr	r2, [r2, #0]
 8002140:	6812      	ldr	r2, [r2, #0]
 8002142:	2140      	movs	r1, #64	; 0x40
 8002144:	438a      	bics	r2, r1
 8002146:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002148:	68ba      	ldr	r2, [r7, #8]
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	0013      	movs	r3, r2
 8002152:	2200      	movs	r2, #0
 8002154:	2180      	movs	r1, #128	; 0x80
 8002156:	f7ff feed 	bl	8001f34 <SPI_WaitFlagStateUntilTimeout>
 800215a:	1e03      	subs	r3, r0, #0
 800215c:	d007      	beq.n	800216e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002162:	2220      	movs	r2, #32
 8002164:	431a      	orrs	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e026      	b.n	80021bc <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	2382      	movs	r3, #130	; 0x82
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	429a      	cmp	r2, r3
 8002178:	d11f      	bne.n	80021ba <SPI_EndRxTransaction+0xb2>
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	689a      	ldr	r2, [r3, #8]
 800217e:	2380      	movs	r3, #128	; 0x80
 8002180:	021b      	lsls	r3, r3, #8
 8002182:	429a      	cmp	r2, r3
 8002184:	d005      	beq.n	8002192 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	429a      	cmp	r2, r3
 8002190:	d113      	bne.n	80021ba <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	23c0      	movs	r3, #192	; 0xc0
 8002196:	00d9      	lsls	r1, r3, #3
 8002198:	68f8      	ldr	r0, [r7, #12]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	0013      	movs	r3, r2
 80021a0:	2200      	movs	r2, #0
 80021a2:	f7ff ff35 	bl	8002010 <SPI_WaitFifoStateUntilTimeout>
 80021a6:	1e03      	subs	r3, r0, #0
 80021a8:	d007      	beq.n	80021ba <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021ae:	2220      	movs	r2, #32
 80021b0:	431a      	orrs	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e000      	b.n	80021bc <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b004      	add	sp, #16
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af02      	add	r7, sp, #8
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80021d0:	68ba      	ldr	r2, [r7, #8]
 80021d2:	23c0      	movs	r3, #192	; 0xc0
 80021d4:	0159      	lsls	r1, r3, #5
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	0013      	movs	r3, r2
 80021de:	2200      	movs	r2, #0
 80021e0:	f7ff ff16 	bl	8002010 <SPI_WaitFifoStateUntilTimeout>
 80021e4:	1e03      	subs	r3, r0, #0
 80021e6:	d007      	beq.n	80021f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021ec:	2220      	movs	r2, #32
 80021ee:	431a      	orrs	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e027      	b.n	8002248 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	0013      	movs	r3, r2
 8002202:	2200      	movs	r2, #0
 8002204:	2180      	movs	r1, #128	; 0x80
 8002206:	f7ff fe95 	bl	8001f34 <SPI_WaitFlagStateUntilTimeout>
 800220a:	1e03      	subs	r3, r0, #0
 800220c:	d007      	beq.n	800221e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002212:	2220      	movs	r2, #32
 8002214:	431a      	orrs	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e014      	b.n	8002248 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	23c0      	movs	r3, #192	; 0xc0
 8002222:	00d9      	lsls	r1, r3, #3
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	9300      	str	r3, [sp, #0]
 800222a:	0013      	movs	r3, r2
 800222c:	2200      	movs	r2, #0
 800222e:	f7ff feef 	bl	8002010 <SPI_WaitFifoStateUntilTimeout>
 8002232:	1e03      	subs	r3, r0, #0
 8002234:	d007      	beq.n	8002246 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800223a:	2220      	movs	r2, #32
 800223c:	431a      	orrs	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e000      	b.n	8002248 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	0018      	movs	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	b004      	add	sp, #16
 800224e:	bd80      	pop	{r7, pc}

08002250 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002254:	f7fd ffe2 	bl	800021c <HAL_Init>

  /* USER CODE BEGIN Init */
  sensorData[0]=SENSOR_OUT_T;
 8002258:	4b34      	ldr	r3, [pc, #208]	; (800232c <main+0xdc>)
 800225a:	22a6      	movs	r2, #166	; 0xa6
 800225c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800225e:	f000 f871 	bl	8002344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002262:	f000 f921 	bl	80024a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002266:	f000 f901 	bl	800246c <MX_DMA_Init>
  MX_SPI1_Init();
 800226a:	f000 f8bb 	bl	80023e4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // CUBEMX-RESISTENT RECONFIG BEGIN
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800226e:	2390      	movs	r3, #144	; 0x90
 8002270:	05db      	lsls	r3, r3, #23
 8002272:	2201      	movs	r2, #1
 8002274:	2110      	movs	r1, #16
 8002276:	0018      	movs	r0, r3
 8002278:	f7fe fbe2 	bl	8000a40 <HAL_GPIO_WritePin>
  // END

  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 800227c:	2390      	movs	r3, #144	; 0x90
 800227e:	05db      	lsls	r3, r3, #23
 8002280:	2200      	movs	r2, #0
 8002282:	2110      	movs	r1, #16
 8002284:	0018      	movs	r0, r3
 8002286:	f7fe fbdb 	bl	8000a40 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,sensorConf,12,50);
 800228a:	4929      	ldr	r1, [pc, #164]	; (8002330 <main+0xe0>)
 800228c:	4829      	ldr	r0, [pc, #164]	; (8002334 <main+0xe4>)
 800228e:	2332      	movs	r3, #50	; 0x32
 8002290:	220c      	movs	r2, #12
 8002292:	f7ff f98b 	bl	80015ac <HAL_SPI_Transmit>
  while( hspi1.State == HAL_SPI_STATE_BUSY );
 8002296:	46c0      	nop			; (mov r8, r8)
 8002298:	4b26      	ldr	r3, [pc, #152]	; (8002334 <main+0xe4>)
 800229a:	225d      	movs	r2, #93	; 0x5d
 800229c:	5c9b      	ldrb	r3, [r3, r2]
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d0f9      	beq.n	8002298 <main+0x48>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80022a4:	2390      	movs	r3, #144	; 0x90
 80022a6:	05db      	lsls	r3, r3, #23
 80022a8:	2201      	movs	r2, #1
 80022aa:	2110      	movs	r1, #16
 80022ac:	0018      	movs	r0, r3
 80022ae:	f7fe fbc7 	bl	8000a40 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 80022b2:	2380      	movs	r3, #128	; 0x80
 80022b4:	015b      	lsls	r3, r3, #5
 80022b6:	4a20      	ldr	r2, [pc, #128]	; (8002338 <main+0xe8>)
 80022b8:	0019      	movs	r1, r3
 80022ba:	0010      	movs	r0, r2
 80022bc:	f7fe fbdd 	bl	8000a7a <HAL_GPIO_TogglePin>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 80022c0:	2390      	movs	r3, #144	; 0x90
 80022c2:	05db      	lsls	r3, r3, #23
 80022c4:	2200      	movs	r2, #0
 80022c6:	2110      	movs	r1, #16
 80022c8:	0018      	movs	r0, r3
 80022ca:	f7fe fbb9 	bl	8000a40 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,&sensorData[0],1,0);
 80022ce:	4917      	ldr	r1, [pc, #92]	; (800232c <main+0xdc>)
 80022d0:	4818      	ldr	r0, [pc, #96]	; (8002334 <main+0xe4>)
 80022d2:	2300      	movs	r3, #0
 80022d4:	2201      	movs	r2, #1
 80022d6:	f7ff f969 	bl	80015ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1,&sensorData[1],1,10);
 80022da:	4918      	ldr	r1, [pc, #96]	; (800233c <main+0xec>)
 80022dc:	4815      	ldr	r0, [pc, #84]	; (8002334 <main+0xe4>)
 80022de:	230a      	movs	r3, #10
 80022e0:	2201      	movs	r2, #1
 80022e2:	f7ff facd 	bl	8001880 <HAL_SPI_Receive>
	while( hspi1.State == HAL_SPI_STATE_BUSY );
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	4b12      	ldr	r3, [pc, #72]	; (8002334 <main+0xe4>)
 80022ea:	225d      	movs	r2, #93	; 0x5d
 80022ec:	5c9b      	ldrb	r3, [r3, r2]
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d0f9      	beq.n	80022e8 <main+0x98>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80022f4:	2390      	movs	r3, #144	; 0x90
 80022f6:	05db      	lsls	r3, r3, #23
 80022f8:	2201      	movs	r2, #1
 80022fa:	2110      	movs	r1, #16
 80022fc:	0018      	movs	r0, r3
 80022fe:	f7fe fb9f 	bl	8000a40 <HAL_GPIO_WritePin>

	temperatur = ResolveTemperatur(sensorData[1]);
 8002302:	4b0a      	ldr	r3, [pc, #40]	; (800232c <main+0xdc>)
 8002304:	785b      	ldrb	r3, [r3, #1]
 8002306:	0018      	movs	r0, r3
 8002308:	f000 f934 	bl	8002574 <ResolveTemperatur>
 800230c:	0002      	movs	r2, r0
 800230e:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <main+0xf0>)
 8002310:	601a      	str	r2, [r3, #0]


	HAL_Delay(1000);
 8002312:	23fa      	movs	r3, #250	; 0xfa
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	0018      	movs	r0, r3
 8002318:	f7fd ffc6 	bl	80002a8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 800231c:	2380      	movs	r3, #128	; 0x80
 800231e:	015b      	lsls	r3, r3, #5
 8002320:	4a05      	ldr	r2, [pc, #20]	; (8002338 <main+0xe8>)
 8002322:	0019      	movs	r1, r3
 8002324:	0010      	movs	r0, r2
 8002326:	f7fe fba8 	bl	8000a7a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 800232a:	e7c2      	b.n	80022b2 <main+0x62>
 800232c:	2000002c 	.word	0x2000002c
 8002330:	20000000 	.word	0x20000000
 8002334:	2000003c 	.word	0x2000003c
 8002338:	48000400 	.word	0x48000400
 800233c:	2000002d 	.word	0x2000002d
 8002340:	20000030 	.word	0x20000030

08002344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b092      	sub	sp, #72	; 0x48
 8002348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 800234a:	2314      	movs	r3, #20
 800234c:	18fb      	adds	r3, r7, r3
 800234e:	2220      	movs	r2, #32
 8002350:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002352:	2314      	movs	r3, #20
 8002354:	18fb      	adds	r3, r7, r3
 8002356:	2201      	movs	r2, #1
 8002358:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800235a:	2314      	movs	r3, #20
 800235c:	18fb      	adds	r3, r7, r3
 800235e:	2200      	movs	r2, #0
 8002360:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002362:	2314      	movs	r3, #20
 8002364:	18fb      	adds	r3, r7, r3
 8002366:	0018      	movs	r0, r3
 8002368:	f7fe fb9a 	bl	8000aa0 <HAL_RCC_OscConfig>
 800236c:	1e03      	subs	r3, r0, #0
 800236e:	d004      	beq.n	800237a <SystemClock_Config+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002370:	4b1b      	ldr	r3, [pc, #108]	; (80023e0 <SystemClock_Config+0x9c>)
 8002372:	219f      	movs	r1, #159	; 0x9f
 8002374:	0018      	movs	r0, r3
 8002376:	f000 f912 	bl	800259e <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800237a:	1d3b      	adds	r3, r7, #4
 800237c:	2207      	movs	r2, #7
 800237e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	2203      	movs	r2, #3
 8002384:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002386:	1d3b      	adds	r3, r7, #4
 8002388:	2200      	movs	r2, #0
 800238a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	2200      	movs	r2, #0
 8002390:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002392:	1d3b      	adds	r3, r7, #4
 8002394:	2101      	movs	r1, #1
 8002396:	0018      	movs	r0, r3
 8002398:	f7fe fee0 	bl	800115c <HAL_RCC_ClockConfig>
 800239c:	1e03      	subs	r3, r0, #0
 800239e:	d004      	beq.n	80023aa <SystemClock_Config+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 80023a0:	4b0f      	ldr	r3, [pc, #60]	; (80023e0 <SystemClock_Config+0x9c>)
 80023a2:	21ac      	movs	r1, #172	; 0xac
 80023a4:	0018      	movs	r0, r3
 80023a6:	f000 f8fa 	bl	800259e <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80023aa:	f7ff f85d 	bl	8001468 <HAL_RCC_GetHCLKFreq>
 80023ae:	0002      	movs	r2, r0
 80023b0:	23fa      	movs	r3, #250	; 0xfa
 80023b2:	0099      	lsls	r1, r3, #2
 80023b4:	0010      	movs	r0, r2
 80023b6:	f7fd fea5 	bl	8000104 <__udivsi3>
 80023ba:	0003      	movs	r3, r0
 80023bc:	0018      	movs	r0, r3
 80023be:	f7fe f85f 	bl	8000480 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80023c2:	2004      	movs	r0, #4
 80023c4:	f7fe f86a 	bl	800049c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80023c8:	2301      	movs	r3, #1
 80023ca:	425b      	negs	r3, r3
 80023cc:	2200      	movs	r2, #0
 80023ce:	2100      	movs	r1, #0
 80023d0:	0018      	movs	r0, r3
 80023d2:	f7fe f82f 	bl	8000434 <HAL_NVIC_SetPriority>
}
 80023d6:	46c0      	nop			; (mov r8, r8)
 80023d8:	46bd      	mov	sp, r7
 80023da:	b012      	add	sp, #72	; 0x48
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	080028d8 	.word	0x080028d8

080023e4 <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023e8:	4b1d      	ldr	r3, [pc, #116]	; (8002460 <MX_SPI1_Init+0x7c>)
 80023ea:	4a1e      	ldr	r2, [pc, #120]	; (8002464 <MX_SPI1_Init+0x80>)
 80023ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023ee:	4b1c      	ldr	r3, [pc, #112]	; (8002460 <MX_SPI1_Init+0x7c>)
 80023f0:	2282      	movs	r2, #130	; 0x82
 80023f2:	0052      	lsls	r2, r2, #1
 80023f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023f6:	4b1a      	ldr	r3, [pc, #104]	; (8002460 <MX_SPI1_Init+0x7c>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023fc:	4b18      	ldr	r3, [pc, #96]	; (8002460 <MX_SPI1_Init+0x7c>)
 80023fe:	22e0      	movs	r2, #224	; 0xe0
 8002400:	00d2      	lsls	r2, r2, #3
 8002402:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <MX_SPI1_Init+0x7c>)
 8002406:	2202      	movs	r2, #2
 8002408:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800240a:	4b15      	ldr	r3, [pc, #84]	; (8002460 <MX_SPI1_Init+0x7c>)
 800240c:	2201      	movs	r2, #1
 800240e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002410:	4b13      	ldr	r3, [pc, #76]	; (8002460 <MX_SPI1_Init+0x7c>)
 8002412:	2280      	movs	r2, #128	; 0x80
 8002414:	0092      	lsls	r2, r2, #2
 8002416:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002418:	4b11      	ldr	r3, [pc, #68]	; (8002460 <MX_SPI1_Init+0x7c>)
 800241a:	2210      	movs	r2, #16
 800241c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800241e:	4b10      	ldr	r3, [pc, #64]	; (8002460 <MX_SPI1_Init+0x7c>)
 8002420:	2200      	movs	r2, #0
 8002422:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002424:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <MX_SPI1_Init+0x7c>)
 8002426:	2200      	movs	r2, #0
 8002428:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800242a:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <MX_SPI1_Init+0x7c>)
 800242c:	2200      	movs	r2, #0
 800242e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002430:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <MX_SPI1_Init+0x7c>)
 8002432:	2207      	movs	r2, #7
 8002434:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002436:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <MX_SPI1_Init+0x7c>)
 8002438:	2200      	movs	r2, #0
 800243a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800243c:	4b08      	ldr	r3, [pc, #32]	; (8002460 <MX_SPI1_Init+0x7c>)
 800243e:	2200      	movs	r2, #0
 8002440:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002442:	4b07      	ldr	r3, [pc, #28]	; (8002460 <MX_SPI1_Init+0x7c>)
 8002444:	0018      	movs	r0, r3
 8002446:	f7ff f819 	bl	800147c <HAL_SPI_Init>
 800244a:	1e03      	subs	r3, r0, #0
 800244c:	d004      	beq.n	8002458 <MX_SPI1_Init+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 800244e:	4b06      	ldr	r3, [pc, #24]	; (8002468 <MX_SPI1_Init+0x84>)
 8002450:	21d0      	movs	r1, #208	; 0xd0
 8002452:	0018      	movs	r0, r3
 8002454:	f000 f8a3 	bl	800259e <_Error_Handler>
  }

}
 8002458:	46c0      	nop			; (mov r8, r8)
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	46c0      	nop			; (mov r8, r8)
 8002460:	2000003c 	.word	0x2000003c
 8002464:	40013000 	.word	0x40013000
 8002468:	080028d8 	.word	0x080028d8

0800246c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002472:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <MX_DMA_Init+0x38>)
 8002474:	4a0b      	ldr	r2, [pc, #44]	; (80024a4 <MX_DMA_Init+0x38>)
 8002476:	6952      	ldr	r2, [r2, #20]
 8002478:	2101      	movs	r1, #1
 800247a:	430a      	orrs	r2, r1
 800247c:	615a      	str	r2, [r3, #20]
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <MX_DMA_Init+0x38>)
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	2201      	movs	r2, #1
 8002484:	4013      	ands	r3, r2
 8002486:	607b      	str	r3, [r7, #4]
 8002488:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch2_3_DMA2_Ch1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch2_3_DMA2_Ch1_2_IRQn, 0, 0);
 800248a:	2200      	movs	r2, #0
 800248c:	2100      	movs	r1, #0
 800248e:	200a      	movs	r0, #10
 8002490:	f7fd ffd0 	bl	8000434 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch2_3_DMA2_Ch1_2_IRQn);
 8002494:	200a      	movs	r0, #10
 8002496:	f7fd ffe3 	bl	8000460 <HAL_NVIC_EnableIRQ>

}
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	46bd      	mov	sp, r7
 800249e:	b002      	add	sp, #8
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	40021000 	.word	0x40021000

080024a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b088      	sub	sp, #32
 80024ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ae:	4b2f      	ldr	r3, [pc, #188]	; (800256c <MX_GPIO_Init+0xc4>)
 80024b0:	4a2e      	ldr	r2, [pc, #184]	; (800256c <MX_GPIO_Init+0xc4>)
 80024b2:	6952      	ldr	r2, [r2, #20]
 80024b4:	2180      	movs	r1, #128	; 0x80
 80024b6:	0289      	lsls	r1, r1, #10
 80024b8:	430a      	orrs	r2, r1
 80024ba:	615a      	str	r2, [r3, #20]
 80024bc:	4b2b      	ldr	r3, [pc, #172]	; (800256c <MX_GPIO_Init+0xc4>)
 80024be:	695a      	ldr	r2, [r3, #20]
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	029b      	lsls	r3, r3, #10
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ca:	4b28      	ldr	r3, [pc, #160]	; (800256c <MX_GPIO_Init+0xc4>)
 80024cc:	4a27      	ldr	r2, [pc, #156]	; (800256c <MX_GPIO_Init+0xc4>)
 80024ce:	6952      	ldr	r2, [r2, #20]
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	02c9      	lsls	r1, r1, #11
 80024d4:	430a      	orrs	r2, r1
 80024d6:	615a      	str	r2, [r3, #20]
 80024d8:	4b24      	ldr	r3, [pc, #144]	; (800256c <MX_GPIO_Init+0xc4>)
 80024da:	695a      	ldr	r2, [r3, #20]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	02db      	lsls	r3, r3, #11
 80024e0:	4013      	ands	r3, r2
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80024e6:	2390      	movs	r3, #144	; 0x90
 80024e8:	05db      	lsls	r3, r3, #23
 80024ea:	2200      	movs	r2, #0
 80024ec:	2110      	movs	r1, #16
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7fe faa6 	bl	8000a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80024f4:	2380      	movs	r3, #128	; 0x80
 80024f6:	015b      	lsls	r3, r3, #5
 80024f8:	481d      	ldr	r0, [pc, #116]	; (8002570 <MX_GPIO_Init+0xc8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	0019      	movs	r1, r3
 80024fe:	f7fe fa9f 	bl	8000a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002502:	230c      	movs	r3, #12
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	2210      	movs	r2, #16
 8002508:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250a:	230c      	movs	r3, #12
 800250c:	18fb      	adds	r3, r7, r3
 800250e:	2201      	movs	r2, #1
 8002510:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002512:	230c      	movs	r3, #12
 8002514:	18fb      	adds	r3, r7, r3
 8002516:	2200      	movs	r2, #0
 8002518:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800251a:	230c      	movs	r3, #12
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	2200      	movs	r2, #0
 8002520:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002522:	230c      	movs	r3, #12
 8002524:	18fa      	adds	r2, r7, r3
 8002526:	2390      	movs	r3, #144	; 0x90
 8002528:	05db      	lsls	r3, r3, #23
 800252a:	0011      	movs	r1, r2
 800252c:	0018      	movs	r0, r3
 800252e:	f7fe f90b 	bl	8000748 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002532:	230c      	movs	r3, #12
 8002534:	18fb      	adds	r3, r7, r3
 8002536:	2280      	movs	r2, #128	; 0x80
 8002538:	0152      	lsls	r2, r2, #5
 800253a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800253c:	230c      	movs	r3, #12
 800253e:	18fb      	adds	r3, r7, r3
 8002540:	2201      	movs	r2, #1
 8002542:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002544:	230c      	movs	r3, #12
 8002546:	18fb      	adds	r3, r7, r3
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	230c      	movs	r3, #12
 800254e:	18fb      	adds	r3, r7, r3
 8002550:	2200      	movs	r2, #0
 8002552:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002554:	230c      	movs	r3, #12
 8002556:	18fb      	adds	r3, r7, r3
 8002558:	4a05      	ldr	r2, [pc, #20]	; (8002570 <MX_GPIO_Init+0xc8>)
 800255a:	0019      	movs	r1, r3
 800255c:	0010      	movs	r0, r2
 800255e:	f7fe f8f3 	bl	8000748 <HAL_GPIO_Init>

}
 8002562:	46c0      	nop			; (mov r8, r8)
 8002564:	46bd      	mov	sp, r7
 8002566:	b008      	add	sp, #32
 8002568:	bd80      	pop	{r7, pc}
 800256a:	46c0      	nop			; (mov r8, r8)
 800256c:	40021000 	.word	0x40021000
 8002570:	48000400 	.word	0x48000400

08002574 <ResolveTemperatur>:

/* USER CODE BEGIN 4 */
int ResolveTemperatur (uint8_t data) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	0002      	movs	r2, r0
 800257c:	1dfb      	adds	r3, r7, #7
 800257e:	701a      	strb	r2, [r3, #0]
	int x = (int)data;
 8002580:	1dfb      	adds	r3, r7, #7
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
	if (x >= 0x80) x -= 0xFF;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2b7f      	cmp	r3, #127	; 0x7f
 800258a:	dd02      	ble.n	8002592 <ResolveTemperatur+0x1e>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	3bff      	subs	r3, #255	; 0xff
 8002590:	60fb      	str	r3, [r7, #12]
	return x+25;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	3319      	adds	r3, #25
}
 8002596:	0018      	movs	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	b004      	add	sp, #16
 800259c:	bd80      	pop	{r7, pc}

0800259e <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
 80025a6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80025a8:	e7fe      	b.n	80025a8 <_Error_Handler+0xa>
	...

080025ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b2:	4b19      	ldr	r3, [pc, #100]	; (8002618 <HAL_MspInit+0x6c>)
 80025b4:	4a18      	ldr	r2, [pc, #96]	; (8002618 <HAL_MspInit+0x6c>)
 80025b6:	6992      	ldr	r2, [r2, #24]
 80025b8:	2101      	movs	r1, #1
 80025ba:	430a      	orrs	r2, r1
 80025bc:	619a      	str	r2, [r3, #24]
 80025be:	4b16      	ldr	r3, [pc, #88]	; (8002618 <HAL_MspInit+0x6c>)
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	2201      	movs	r2, #1
 80025c4:	4013      	ands	r3, r2
 80025c6:	607b      	str	r3, [r7, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ca:	4b13      	ldr	r3, [pc, #76]	; (8002618 <HAL_MspInit+0x6c>)
 80025cc:	4a12      	ldr	r2, [pc, #72]	; (8002618 <HAL_MspInit+0x6c>)
 80025ce:	69d2      	ldr	r2, [r2, #28]
 80025d0:	2180      	movs	r1, #128	; 0x80
 80025d2:	0549      	lsls	r1, r1, #21
 80025d4:	430a      	orrs	r2, r1
 80025d6:	61da      	str	r2, [r3, #28]
 80025d8:	4b0f      	ldr	r3, [pc, #60]	; (8002618 <HAL_MspInit+0x6c>)
 80025da:	69da      	ldr	r2, [r3, #28]
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	055b      	lsls	r3, r3, #21
 80025e0:	4013      	ands	r3, r2
 80025e2:	603b      	str	r3, [r7, #0]
 80025e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80025e6:	2305      	movs	r3, #5
 80025e8:	425b      	negs	r3, r3
 80025ea:	2200      	movs	r2, #0
 80025ec:	2100      	movs	r1, #0
 80025ee:	0018      	movs	r0, r3
 80025f0:	f7fd ff20 	bl	8000434 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80025f4:	2302      	movs	r3, #2
 80025f6:	425b      	negs	r3, r3
 80025f8:	2200      	movs	r2, #0
 80025fa:	2100      	movs	r1, #0
 80025fc:	0018      	movs	r0, r3
 80025fe:	f7fd ff19 	bl	8000434 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002602:	2301      	movs	r3, #1
 8002604:	425b      	negs	r3, r3
 8002606:	2200      	movs	r2, #0
 8002608:	2100      	movs	r1, #0
 800260a:	0018      	movs	r0, r3
 800260c:	f7fd ff12 	bl	8000434 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002610:	46c0      	nop			; (mov r8, r8)
 8002612:	46bd      	mov	sp, r7
 8002614:	b002      	add	sp, #8
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40021000 	.word	0x40021000

0800261c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a34      	ldr	r2, [pc, #208]	; (80026fc <HAL_SPI_MspInit+0xe0>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d162      	bne.n	80026f4 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800262e:	4b34      	ldr	r3, [pc, #208]	; (8002700 <HAL_SPI_MspInit+0xe4>)
 8002630:	4a33      	ldr	r2, [pc, #204]	; (8002700 <HAL_SPI_MspInit+0xe4>)
 8002632:	6992      	ldr	r2, [r2, #24]
 8002634:	2180      	movs	r1, #128	; 0x80
 8002636:	0149      	lsls	r1, r1, #5
 8002638:	430a      	orrs	r2, r1
 800263a:	619a      	str	r2, [r3, #24]
 800263c:	4b30      	ldr	r3, [pc, #192]	; (8002700 <HAL_SPI_MspInit+0xe4>)
 800263e:	699a      	ldr	r2, [r3, #24]
 8002640:	2380      	movs	r3, #128	; 0x80
 8002642:	015b      	lsls	r3, r3, #5
 8002644:	4013      	ands	r3, r2
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800264a:	230c      	movs	r3, #12
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	22e0      	movs	r2, #224	; 0xe0
 8002650:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002652:	230c      	movs	r3, #12
 8002654:	18fb      	adds	r3, r7, r3
 8002656:	2202      	movs	r2, #2
 8002658:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	230c      	movs	r3, #12
 800265c:	18fb      	adds	r3, r7, r3
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002662:	230c      	movs	r3, #12
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	2203      	movs	r2, #3
 8002668:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800266a:	230c      	movs	r3, #12
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	2200      	movs	r2, #0
 8002670:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002672:	230c      	movs	r3, #12
 8002674:	18fa      	adds	r2, r7, r3
 8002676:	2390      	movs	r3, #144	; 0x90
 8002678:	05db      	lsls	r3, r3, #23
 800267a:	0011      	movs	r1, r2
 800267c:	0018      	movs	r0, r3
 800267e:	f7fe f863 	bl	8000748 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002682:	4b20      	ldr	r3, [pc, #128]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 8002684:	4a20      	ldr	r2, [pc, #128]	; (8002708 <HAL_SPI_MspInit+0xec>)
 8002686:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002688:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 800268a:	2200      	movs	r2, #0
 800268c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800268e:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 8002690:	2200      	movs	r2, #0
 8002692:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002694:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 8002696:	2280      	movs	r2, #128	; 0x80
 8002698:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800269a:	4b1a      	ldr	r3, [pc, #104]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 800269c:	2200      	movs	r2, #0
 800269e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026a0:	4b18      	ldr	r3, [pc, #96]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80026a6:	4b17      	ldr	r3, [pc, #92]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ac:	4b15      	ldr	r3, [pc, #84]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80026b2:	4b14      	ldr	r3, [pc, #80]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 80026b4:	0018      	movs	r0, r3
 80026b6:	f7fd ff17 	bl	80004e8 <HAL_DMA_Init>
 80026ba:	1e03      	subs	r3, r0, #0
 80026bc:	d004      	beq.n	80026c8 <HAL_SPI_MspInit+0xac>
    {
      _Error_Handler(__FILE__, __LINE__);
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <HAL_SPI_MspInit+0xf0>)
 80026c0:	216d      	movs	r1, #109	; 0x6d
 80026c2:	0018      	movs	r0, r3
 80026c4:	f7ff ff6b 	bl	800259e <_Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH2_SPI1_RX);
 80026c8:	4911      	ldr	r1, [pc, #68]	; (8002710 <HAL_SPI_MspInit+0xf4>)
 80026ca:	4a11      	ldr	r2, [pc, #68]	; (8002710 <HAL_SPI_MspInit+0xf4>)
 80026cc:	23a8      	movs	r3, #168	; 0xa8
 80026ce:	58d3      	ldr	r3, [r2, r3]
 80026d0:	22f0      	movs	r2, #240	; 0xf0
 80026d2:	4393      	bics	r3, r2
 80026d4:	22a8      	movs	r2, #168	; 0xa8
 80026d6:	508b      	str	r3, [r1, r2]
 80026d8:	490d      	ldr	r1, [pc, #52]	; (8002710 <HAL_SPI_MspInit+0xf4>)
 80026da:	4a0d      	ldr	r2, [pc, #52]	; (8002710 <HAL_SPI_MspInit+0xf4>)
 80026dc:	23a8      	movs	r3, #168	; 0xa8
 80026de:	58d3      	ldr	r3, [r2, r3]
 80026e0:	2230      	movs	r2, #48	; 0x30
 80026e2:	4313      	orrs	r3, r2
 80026e4:	22a8      	movs	r2, #168	; 0xa8
 80026e6:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a06      	ldr	r2, [pc, #24]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 80026ec:	659a      	str	r2, [r3, #88]	; 0x58
 80026ee:	4b05      	ldr	r3, [pc, #20]	; (8002704 <HAL_SPI_MspInit+0xe8>)
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80026f4:	46c0      	nop			; (mov r8, r8)
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b008      	add	sp, #32
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40013000 	.word	0x40013000
 8002700:	40021000 	.word	0x40021000
 8002704:	200000a0 	.word	0x200000a0
 8002708:	4002001c 	.word	0x4002001c
 800270c:	080028e8 	.word	0x080028e8
 8002710:	40020000 	.word	0x40020000

08002714 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002718:	46c0      	nop			; (mov r8, r8)
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	spiError = HAL_SPI_GetError(&hspi1);
 8002724:	4b03      	ldr	r3, [pc, #12]	; (8002734 <HardFault_Handler+0x14>)
 8002726:	0018      	movs	r0, r3
 8002728:	f7ff fbfa 	bl	8001f20 <HAL_SPI_GetError>
 800272c:	0002      	movs	r2, r0
 800272e:	4b02      	ldr	r3, [pc, #8]	; (8002738 <HardFault_Handler+0x18>)
 8002730:	601a      	str	r2, [r3, #0]
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002732:	e7fe      	b.n	8002732 <HardFault_Handler+0x12>
 8002734:	2000003c 	.word	0x2000003c
 8002738:	20000034 	.word	0x20000034

0800273c <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002740:	46c0      	nop			; (mov r8, r8)
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002754:	f7fd fd92 	bl	800027c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002758:	f7fd feba 	bl	80004d0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800275c:	46c0      	nop			; (mov r8, r8)
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 to 3 and DMA2 channel 1 to 2 interrupts.
*/
void DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch2_3_DMA2_Ch1_2_IRQn 0 */

  /* USER CODE END DMA1_Ch2_3_DMA2_Ch1_2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002768:	4b03      	ldr	r3, [pc, #12]	; (8002778 <DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler+0x14>)
 800276a:	0018      	movs	r0, r3
 800276c:	f7fd ff10 	bl	8000590 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch2_3_DMA2_Ch1_2_IRQn 1 */

  /* USER CODE END DMA1_Ch2_3_DMA2_Ch1_2_IRQn 1 */
}
 8002770:	46c0      	nop			; (mov r8, r8)
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	200000a0 	.word	0x200000a0

0800277c <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002780:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <SystemInit+0x70>)
 8002782:	4a1a      	ldr	r2, [pc, #104]	; (80027ec <SystemInit+0x70>)
 8002784:	6812      	ldr	r2, [r2, #0]
 8002786:	2101      	movs	r1, #1
 8002788:	430a      	orrs	r2, r1
 800278a:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 800278c:	4b17      	ldr	r3, [pc, #92]	; (80027ec <SystemInit+0x70>)
 800278e:	4a17      	ldr	r2, [pc, #92]	; (80027ec <SystemInit+0x70>)
 8002790:	6852      	ldr	r2, [r2, #4]
 8002792:	4917      	ldr	r1, [pc, #92]	; (80027f0 <SystemInit+0x74>)
 8002794:	400a      	ands	r2, r1
 8002796:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002798:	4b14      	ldr	r3, [pc, #80]	; (80027ec <SystemInit+0x70>)
 800279a:	4a14      	ldr	r2, [pc, #80]	; (80027ec <SystemInit+0x70>)
 800279c:	6812      	ldr	r2, [r2, #0]
 800279e:	4915      	ldr	r1, [pc, #84]	; (80027f4 <SystemInit+0x78>)
 80027a0:	400a      	ands	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <SystemInit+0x70>)
 80027a6:	4a11      	ldr	r2, [pc, #68]	; (80027ec <SystemInit+0x70>)
 80027a8:	6812      	ldr	r2, [r2, #0]
 80027aa:	4913      	ldr	r1, [pc, #76]	; (80027f8 <SystemInit+0x7c>)
 80027ac:	400a      	ands	r2, r1
 80027ae:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80027b0:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <SystemInit+0x70>)
 80027b2:	4a0e      	ldr	r2, [pc, #56]	; (80027ec <SystemInit+0x70>)
 80027b4:	6852      	ldr	r2, [r2, #4]
 80027b6:	4911      	ldr	r1, [pc, #68]	; (80027fc <SystemInit+0x80>)
 80027b8:	400a      	ands	r2, r1
 80027ba:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80027bc:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <SystemInit+0x70>)
 80027be:	4a0b      	ldr	r2, [pc, #44]	; (80027ec <SystemInit+0x70>)
 80027c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80027c2:	210f      	movs	r1, #15
 80027c4:	438a      	bics	r2, r1
 80027c6:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F071xB)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 80027c8:	4b08      	ldr	r3, [pc, #32]	; (80027ec <SystemInit+0x70>)
 80027ca:	4a08      	ldr	r2, [pc, #32]	; (80027ec <SystemInit+0x70>)
 80027cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027ce:	490c      	ldr	r1, [pc, #48]	; (8002800 <SystemInit+0x84>)
 80027d0:	400a      	ands	r2, r1
 80027d2:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80027d4:	4b05      	ldr	r3, [pc, #20]	; (80027ec <SystemInit+0x70>)
 80027d6:	4a05      	ldr	r2, [pc, #20]	; (80027ec <SystemInit+0x70>)
 80027d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027da:	2101      	movs	r1, #1
 80027dc:	438a      	bics	r2, r1
 80027de:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80027e0:	4b02      	ldr	r3, [pc, #8]	; (80027ec <SystemInit+0x70>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	609a      	str	r2, [r3, #8]

}
 80027e6:	46c0      	nop			; (mov r8, r8)
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40021000 	.word	0x40021000
 80027f0:	08ffb80c 	.word	0x08ffb80c
 80027f4:	fef6ffff 	.word	0xfef6ffff
 80027f8:	fffbffff 	.word	0xfffbffff
 80027fc:	ffc0ffff 	.word	0xffc0ffff
 8002800:	fff0feac 	.word	0xfff0feac

08002804 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002804:	480d      	ldr	r0, [pc, #52]	; (800283c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002806:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002808:	480d      	ldr	r0, [pc, #52]	; (8002840 <LoopForever+0x6>)
  ldr r1, =_edata
 800280a:	490e      	ldr	r1, [pc, #56]	; (8002844 <LoopForever+0xa>)
  ldr r2, =_sidata
 800280c:	4a0e      	ldr	r2, [pc, #56]	; (8002848 <LoopForever+0xe>)
  movs r3, #0
 800280e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002810:	e002      	b.n	8002818 <LoopCopyDataInit>

08002812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002816:	3304      	adds	r3, #4

08002818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800281a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800281c:	d3f9      	bcc.n	8002812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800281e:	4a0b      	ldr	r2, [pc, #44]	; (800284c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002820:	4c0b      	ldr	r4, [pc, #44]	; (8002850 <LoopForever+0x16>)
  movs r3, #0
 8002822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002824:	e001      	b.n	800282a <LoopFillZerobss>

08002826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002828:	3204      	adds	r2, #4

0800282a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800282a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800282c:	d3fb      	bcc.n	8002826 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800282e:	f7ff ffa5 	bl	800277c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002832:	f000 f811 	bl	8002858 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002836:	f7ff fd0b 	bl	8002250 <main>

0800283a <LoopForever>:

LoopForever:
    b LoopForever
 800283a:	e7fe      	b.n	800283a <LoopForever>
  ldr   r0, =_estack
 800283c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002844:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002848:	0800291c 	.word	0x0800291c
  ldr r2, =_sbss
 800284c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002850:	200000e4 	.word	0x200000e4

08002854 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002854:	e7fe      	b.n	8002854 <ADC1_COMP_IRQHandler>
	...

08002858 <__libc_init_array>:
 8002858:	b570      	push	{r4, r5, r6, lr}
 800285a:	2600      	movs	r6, #0
 800285c:	4d0c      	ldr	r5, [pc, #48]	; (8002890 <__libc_init_array+0x38>)
 800285e:	4c0d      	ldr	r4, [pc, #52]	; (8002894 <__libc_init_array+0x3c>)
 8002860:	1b64      	subs	r4, r4, r5
 8002862:	10a4      	asrs	r4, r4, #2
 8002864:	42a6      	cmp	r6, r4
 8002866:	d109      	bne.n	800287c <__libc_init_array+0x24>
 8002868:	2600      	movs	r6, #0
 800286a:	f000 f819 	bl	80028a0 <_init>
 800286e:	4d0a      	ldr	r5, [pc, #40]	; (8002898 <__libc_init_array+0x40>)
 8002870:	4c0a      	ldr	r4, [pc, #40]	; (800289c <__libc_init_array+0x44>)
 8002872:	1b64      	subs	r4, r4, r5
 8002874:	10a4      	asrs	r4, r4, #2
 8002876:	42a6      	cmp	r6, r4
 8002878:	d105      	bne.n	8002886 <__libc_init_array+0x2e>
 800287a:	bd70      	pop	{r4, r5, r6, pc}
 800287c:	00b3      	lsls	r3, r6, #2
 800287e:	58eb      	ldr	r3, [r5, r3]
 8002880:	4798      	blx	r3
 8002882:	3601      	adds	r6, #1
 8002884:	e7ee      	b.n	8002864 <__libc_init_array+0xc>
 8002886:	00b3      	lsls	r3, r6, #2
 8002888:	58eb      	ldr	r3, [r5, r3]
 800288a:	4798      	blx	r3
 800288c:	3601      	adds	r6, #1
 800288e:	e7f2      	b.n	8002876 <__libc_init_array+0x1e>
 8002890:	08002914 	.word	0x08002914
 8002894:	08002914 	.word	0x08002914
 8002898:	08002914 	.word	0x08002914
 800289c:	08002918 	.word	0x08002918

080028a0 <_init>:
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a2:	46c0      	nop			; (mov r8, r8)
 80028a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a6:	bc08      	pop	{r3}
 80028a8:	469e      	mov	lr, r3
 80028aa:	4770      	bx	lr

080028ac <_fini>:
 80028ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028b2:	bc08      	pop	{r3}
 80028b4:	469e      	mov	lr, r3
 80028b6:	4770      	bx	lr
