;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-120
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, <1
	ADD 0, @20
	SUB <0, <1
	CMP @27, 0
	SUB 7, <20
	ADD 100, 9
	SPL 0, -202
	SUB <0, <1
	SLT @10, 0
	ADD 0, @22
	SUB 280, 30
	SUB @-921, 106
	SLT 280, 30
	SUB @127, 106
	JMN 0, -208
	JMP -7, @-20
	SUB 7, <20
	SUB 7, <20
	MOV -7, <-20
	SPL 0, -202
	SPL 0, -202
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SPL 0, -202
	CMP 7, <20
	ADD 0, @21
	MOV -7, <-20
	SLT 721, 0
	CMP 7, <20
	SLT 721, 0
	SLT 280, 30
	SUB 1, <-1
	SUB 1, <-1
	SPL 0, -202
	SLT 100, 9
	ADD 100, 9
	ADD 100, 9
	SPL 0, -202
	SPL 0, -202
	SUB 7, <20
	SPL <0, 90
	CMP -7, <-420
	SUB @127, 106
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-120
	MOV -7, <-20
