DW_IC_TAR_10BITADDR_MASTER	,	V_62
rx_fifo_depth	,	V_84
"0x%08x\n"	,	L_6
writel_relaxed	,	F_7
ic_con	,	V_56
DW_IC_CLR_STOP_DET	,	V_135
dev	,	V_2
len	,	V_79
DW_IC_CLR_RX_UNDER	,	V_120
pm_runtime_put_autosuspend	,	F_34
"timeout waiting for bus ready\n"	,	L_10
tx_fifo_depth	,	V_45
i2c_get_adapdata	,	F_27
adapter	,	V_144
STATUS_READ_IN_PROGRESS	,	V_93
DW_IC_COMP_TYPE	,	V_29
done_nolock	,	V_112
EIO	,	V_104
input_clock_khz	,	V_20
wait_for_completion_timeout	,	F_31
writew_relaxed	,	F_6
hcnt	,	V_21
i2c_adapter	,	V_105
rx_outstanding	,	V_88
"Unknown Synopsys component type: "	,	L_5
rx_valid	,	V_91
DW_IC_FS_SCL_LCNT	,	V_40
abort_source	,	V_96
i2c_dw_xfer	,	F_26
"%s: invalid message length\n"	,	L_12
i2c_dw_read_clear_intrbits	,	F_37
IRQ_NONE	,	V_146
msgs_num	,	V_75
usleep_range	,	F_11
pm_runtime_mark_last_busy	,	F_33
mutex_unlock	,	F_35
DW_IC_COMP_VERSION	,	V_42
swab32	,	F_4
intr_mask	,	V_67
DW_IC_RXFLR	,	V_85
cmd_err	,	V_110
DW_IC_SS_SCL_LCNT	,	V_36
b	,	V_9
"timeout in %sabling adapter\n"	,	L_1
stat	,	V_117
i2c_dw_read_comp_param	,	F_43
u8	,	T_2
i2c_dw_scl_lcnt	,	F_9
i	,	V_97
pm_runtime_get_sync	,	F_29
DW_IC_INTR_RX_FULL	,	V_148
tf	,	V_13
get_clk_rate_khz	,	V_28
buf	,	V_72
tx_limit	,	V_68
tLOW	,	V_15
DW_IC_CLR_INTR	,	V_150
mutex_lock	,	F_28
"dis"	,	L_3
"Fast-mode HCNT:LCNT = %d:%d\n"	,	L_8
DW_IC_CON	,	V_49
this_irq	,	V_140
DW_IC_INTR_RX_UNDER	,	V_119
DW_IC_CLR_START_DET	,	V_137
DW_IC_CLR_RX_OVER	,	V_122
i2c_dw_isr	,	F_38
DW_IC_TX_ARB_LOST	,	V_101
tx_buf	,	V_73
DW_IC_RX_TL	,	V_47
i2c_dw_read	,	F_23
dev_dbg	,	F_16
"Standard-mode HCNT:LCNT = %d:%d\n"	,	L_7
reinit_completion	,	F_30
reg	,	V_23
DW_IC_SDA_HOLD_MIN_VERS	,	V_43
ret	,	V_26
I2C_M_TEN	,	V_60
DW_IC_INTR_ACTIVITY	,	V_132
DW_IC_INTR_RX_OVER	,	V_121
DW_IC_ENABLE	,	V_18
DW_IC_CON_RESTART_EN	,	V_82
ic_clk	,	V_11
ETIMEDOUT	,	V_53
readl_relaxed	,	F_3
readw_relaxed	,	F_2
release_lock	,	V_31
DW_IC_TX_ABRT_GCALL_READ	,	V_103
name	,	V_145
DW_IC_CON_10BITADDR_MASTER	,	V_61
DW_IC_TX_ABRT_SOURCE	,	V_128
DW_IC_CLR_GEN_CALL	,	V_139
DW_IC_SDA_HOLD	,	V_44
"%s: msgs: %d\n"	,	L_14
dw_writel	,	F_5
fs_lcnt	,	V_38
DW_IC_CLR_RD_REQ	,	V_126
DW_IC_CLR_TX_OVER	,	V_124
i2c_dw_disable	,	F_42
DW_IC_INTR_STOP_DET	,	V_134
timeout	,	V_17
dev_err	,	F_14
"Hardware too old to adjust SDA hold time."	,	L_9
DW_IC_INTR_RD_REQ	,	V_125
DW_IC_SS_SCL_HCNT	,	V_35
DW_IC_CLR_RX_DONE	,	V_131
"%s: invalid target address\n"	,	L_11
ss_lcnt	,	V_34
BIT	,	F_22
acquire_lock	,	V_27
tx_buf_len	,	V_71
rx_limit	,	V_69
STATUS_IDLE	,	V_111
DW_IC_INTR_STAT	,	V_118
"couldn't acquire bus ownership\n"	,	L_4
DW_IC_INTR_TX_OVER	,	V_123
___constant_swab32	,	F_15
DW_IC_INTR_START_DET	,	V_136
accessor_flags	,	V_5
base	,	V_7
i2c_dw_init	,	F_13
ACCESS_SWAP	,	V_8
DW_IC_INTR_DEFAULT_MASK	,	V_65
cond	,	V_14
i2c_dw_xfer_init	,	F_18
msg_write_idx	,	V_58
HZ	,	V_114
enable	,	V_16
lock	,	V_108
i2c_dw_is_enabled	,	F_41
msgs	,	V_55
likely	,	F_32
ACCESS_16BIT	,	V_6
__i2c_dw_enable	,	F_10
"en"	,	L_2
dw_i2c_dev	,	V_1
IRQ_HANDLED	,	V_149
sda_hold_time	,	V_41
msg_read_idx	,	V_92
__func__	,	V_76
DW_IC_RAW_INTR_STAT	,	V_143
abort_sources	,	V_99
TIMEOUT	,	V_50
cmd	,	V_86
i2c_msg	,	V_54
status	,	V_80
ENODEV	,	V_32
flags	,	V_59
functionality	,	V_116
enabled	,	V_142
lcnt	,	V_22
i2c_dw_disable_int	,	F_19
DW_IC_DATA_CMD	,	V_89
for_each_set_bit	,	F_25
fs_hcnt	,	V_37
need_restart	,	V_74
DW_IC_STATUS_ACTIVITY	,	V_52
u16	,	V_10
DW_IC_INTR_RX_DONE	,	V_130
dw_readl	,	F_1
DW_IC_STATUS	,	V_51
EAGAIN	,	V_102
DW_IC_INTR_TX_EMPTY	,	V_90
EINVAL	,	V_78
STATUS_WRITE_IN_PROGRESS	,	V_81
DW_IC_TXFLR	,	V_83
DW_IC_COMP_PARAM_1	,	V_151
complete	,	F_39
master_cfg	,	V_48
DW_IC_ENABLE_STATUS	,	V_19
num	,	V_107
DW_IC_CLR_TX_ABRT	,	V_129
DW_IC_INTR_MASK	,	V_66
scl_falling_time	,	V_25
u32	,	T_1
ss_hcnt	,	V_33
sda_falling_time	,	V_24
i2c_dw_clear_int	,	F_20
DW_IC_TAR	,	V_64
tx_aborted	,	V_147
offset	,	V_3
i2c_dw_wait_bus_not_busy	,	F_17
DW_IC_INTR_TX_ABRT	,	V_127
rx_buf	,	V_95
DW_IC_INTR_GEN_CALL	,	V_138
DW_IC_TX_TL	,	V_46
done	,	V_113
"%s:  %s enabled= 0x%x stat=0x%x\n"	,	L_16
EREMOTEIO	,	V_100
DW_IC_COMP_TYPE_VALUE	,	V_30
msg_err	,	V_77
rx_buf_len	,	V_94
"controller timed out\n"	,	L_15
DW_IC_FS_SCL_HCNT	,	V_39
i2c_dw_xfer_msg	,	F_21
adap	,	V_106
DW_IC_ERR_TX_ABRT	,	V_115
i2c_dw_enable	,	F_40
DW_IC_CLR_ACTIVITY	,	V_133
I2C_M_RD	,	V_87
ic_tar	,	V_57
buf_len	,	V_70
addr	,	V_63
value	,	V_4
i2c_dw_func	,	F_36
"%s: %s\n"	,	L_13
i2c_dw_scl_hcnt	,	F_8
irqreturn_t	,	T_3
dev_warn	,	F_12
DW_IC_TX_ABRT_NOACK	,	V_98
i2c_dw_handle_tx_abort	,	F_24
dev_id	,	V_141
tSYMBOL	,	V_12
cmd_complete	,	V_109
