[NrTxDbDev][setTxPath] CoreIdx:%d EncIdx:%d EncBitmap:0x%x ModIdx[0]:%d ModIdx[1]:%d MaxRank:%d LmacCmdIdx:%d
[NrTxDbDev][Wrong IPC_HAL_TXMAND SetBit %d]
[NrTxDbDev][IPC_HAL_TXCMM_MIB_CFG] cellID:%d, DuplexMode:%d, dlPathIdx:%d, dlRfdIdx0:%d, dlRfdIdx1:%d
[NrTxDbDev][IPC_HAL_TXCMM_SIB_CFG] carrierFreqUL:%d, FreqRange:%d, carrierBandwidthUL:%d
[NrTxDbDev][IPC_HAL_TXCMM_FREQ_CFG] frequencyShift7p5khz:%d
[NrTxDbDev][IPC_HAL_TXCMM_SERVING_CELL_CFG] nTaOffset:%d
[NrTxDbDev][IPC_HAL_TXCMM_BWP_CFG] bandwidthPartId:%d, startPrb:%d, bandwidth:%d subcarrierSpacing:%d cyclicprefix:%d, offsetToCarrier:%d, numTxAnt:%d
[NrTxDbDev][IPC_HAL_TXCMM_CELLGROUP_CFG] xScale: %d, xScaleFlag: %d, p_UE_FR1: %d, p_UE_FR1_flag: %d
[NrTxDbDev][Wrong IPC_HAL_TXCMM SetBit %d]
[NrTxDbDev][IPC_HAL_TXCH_CMM_PUCCH_CFG]
[NrTxDbDev][IPC_HAL_TXCH_CMM_PUSCH_CFG]
[NrTxDbDev][IPC_HAL_TXCH_DEDI_PUSCH_CFG]
[NrTxDbDev][IPC_HAL_TXCH_DEDI_PUCCH_CFG]
[NrTxDbDev][IPC_HAL_TXCH_DEDI_SRS_CFG]
[NrTxDbDev][Wrong IPC_HAL_TXCH SetBit %d]
[NrTxDbDev][IPC_HAL_TXCMD_UL_ACTIVATION_CFG]
[NrTxDbDev][IPC_HAL_TXCMD_MOD_INFO_CFG]
[NrTxDbDev][IPC_HAL_TXCMD_INIT_TA_CFG]
[NrTxDbDev][IPC_HAL_TXCMD_TA_CFG]
[NrTxDbDev][IPC_HAL_TXCMD_URTG_RESYNC_CFG]
[NrTxDbDev][IPC_HAL_TXCMD_PRACH_TIME_CFG]
[NrTxDbDev][IPC_HAL_TXCMD_TXFILTER_CFG] txfPathNum:%d
[NrTxDbDev][IPC_HAL_TXCMD_TXPATH_CFG] dacIndex0:%d, dacIndex1:%d, antSwPeriod:%d, srsMaxPower:%d, txAsIdx:%d, FeDbgFlag:0x%X
[NrTxDbDev][IPC_HAL_TXCMD_GAP_CFG] gapConfig:%d, gapControl:%d
[NrTxDbDev][IPC_HAL_TXCMD_MEASMODE_CFG] measModeCfg:%d
[NrTxDbDev][IPC_HAL_TXCMD_RXMODE_CFG] rxModeBitMap:0x%X, trxSwSkipFlag:%d
[NrTxDbDev][IPC_HAL_TXCMD_NTM_SET_CFG] BeamValid:%d txBeamIdxH:%d txBeamIdxV:%d rxBeamIdxH:%d rxBeamIdxV:%d
[NrTxDbDev][IPC_HAL_TXCMD_CONN_PRIO] subframes:%d sfn:%d
[NrTxDbDev][IPC_HAL_TXCMD_TX_AS_CFG] txDefaultPathIdx:%d, rxDefaultPathIdx:%d
[NrTxDbDev][IPC_HAL_TXCMD_TX_SHARING_CFG] targetDacBitMap:0x%X
[NrTxDbDev][IPC_HAL_TXCMD_OHC_TX_ANT_CFG] ohcMaxTxAnt:%d
[NrTxDbDev][IPC_HAL_TXCMD_ULCA_CFG] ulActCcBitmap:0x%x
[NrTxDbDev][IPC_HAL_TXCMD_ULCA_CFG] m_TxDevDeactCnt %d, ulActCcBitmap:0x%x
[NrTxDbDev][IPC_HAL_TXCMD_MD_SWITCH_CFG] activeModuleIdx %d
[NrTxDbDev][IPC_HAL_TXCMD_NTM_DPS_REQ_CFG] cmd:%d, ltePower:%d
[NrTxDbDev][IPC_HAL_TXCMD_SRS_LIMIT_CFG] srsLimit:%d, %d, %d, %d
[NrTxDbDev][Wrong IPC_HAL_TXCMD SetBit %d]
