Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 23:43:44 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.736     -122.156                     16                 5627        0.004        0.000                      0                 5627        9.020        0.000                       0                  2205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.736     -122.156                     16                 5519        0.004        0.000                      0                 5519        9.020        0.000                       0                  2205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.566        0.000                      0                  108        1.868        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -7.736ns,  Total Violation     -122.156ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.736ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.482ns  (logic 12.118ns (44.095%)  route 15.364ns (55.905%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.886    30.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X39Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.424 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[11]_i_1/O
                         net (fo=1, routed)           0.000    30.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[11]_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.029    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -30.424    
  -------------------------------------------------------------------
                         slack                                 -7.736    

Slack (VIOLATED) :        -7.731ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.479ns  (logic 12.118ns (44.100%)  route 15.361ns (55.900%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.883    30.297    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X39Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1/O
                         net (fo=1, routed)           0.000    30.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.031    22.690    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -30.421    
  -------------------------------------------------------------------
                         slack                                 -7.731    

Slack (VIOLATED) :        -7.703ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.499ns  (logic 12.118ns (44.068%)  route 15.381ns (55.932%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.903    30.317    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X38Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.441 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[0]_i_1/O
                         net (fo=1, routed)           0.000    30.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[0]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X38Y106        FDRE (Setup_fdre_C_D)        0.079    22.738    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -30.441    
  -------------------------------------------------------------------
                         slack                                 -7.703    

Slack (VIOLATED) :        -7.699ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.493ns  (logic 12.118ns (44.077%)  route 15.375ns (55.923%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.897    30.311    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X38Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.435 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[3]_i_1/O
                         net (fo=1, routed)           0.000    30.435    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[3]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[3]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X38Y106        FDRE (Setup_fdre_C_D)        0.077    22.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[3]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -30.435    
  -------------------------------------------------------------------
                         slack                                 -7.699    

Slack (VIOLATED) :        -7.693ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.489ns  (logic 12.118ns (44.084%)  route 15.371ns (55.916%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.893    30.307    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X38Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.431 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[7]_i_1/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[7]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X38Y106        FDRE (Setup_fdre_C_D)        0.079    22.738    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -30.431    
  -------------------------------------------------------------------
                         slack                                 -7.693    

Slack (VIOLATED) :        -7.692ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.490ns  (logic 12.118ns (44.082%)  route 15.372ns (55.918%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.894    30.308    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X38Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.432 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[4]_i_1/O
                         net (fo=1, routed)           0.000    30.432    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[4]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X38Y106        FDRE (Setup_fdre_C_D)        0.081    22.740    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -30.432    
  -------------------------------------------------------------------
                         slack                                 -7.692    

Slack (VIOLATED) :        -7.681ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.430ns  (logic 12.118ns (44.177%)  route 15.312ns (55.823%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.834    30.248    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[5]_i_1/O
                         net (fo=1, routed)           0.000    30.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[5]_i_1_n_0
    SLICE_X39Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.032    22.691    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]
  -------------------------------------------------------------------
                         required time                         22.691    
                         arrival time                         -30.372    
  -------------------------------------------------------------------
                         slack                                 -7.681    

Slack (VIOLATED) :        -7.677ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.425ns  (logic 12.118ns (44.185%)  route 15.307ns (55.815%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.829    30.243    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[14]_i_1/O
                         net (fo=1, routed)           0.000    30.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[14]_i_1_n_0
    SLICE_X39Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.031    22.690    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -30.367    
  -------------------------------------------------------------------
                         slack                                 -7.677    

Slack (VIOLATED) :        -7.663ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.409ns  (logic 12.118ns (44.211%)  route 15.291ns (55.789%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.814    30.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X41Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.351 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1/O
                         net (fo=1, routed)           0.000    30.351    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1_n_0
    SLICE_X41Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y106        FDRE (Setup_fdre_C_D)        0.029    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -30.351    
  -------------------------------------------------------------------
                         slack                                 -7.663    

Slack (VIOLATED) :        -7.658ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.406ns  (logic 12.118ns (44.216%)  route 15.288ns (55.784%))
  Logic Levels:           42  (CARRY4=23 LUT3=5 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.648     2.942    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[6]/Q
                         net (fo=29, routed)          1.060     4.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[6]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.154     4.612 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324/O
                         net (fo=2, routed)           0.690     5.302    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_324_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     5.629 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_328_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     6.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.258 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_238_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.372    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_207_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_71_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_65_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.934 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347/O[1]
                         net (fo=2, routed)           0.803     7.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_347_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.329     8.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50/O
                         net (fo=2, routed)           0.859     8.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_50_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.348     9.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54/O
                         net (fo=1, routed)           0.000     9.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_54_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.653 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.653    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_47_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230/O[2]
                         net (fo=2, routed)           0.646    10.537    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_230_n_5
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.326    10.863 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159/O
                         net (fo=2, routed)           0.645    11.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_159_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.332    11.841 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163/O
                         net (fo=1, routed)           0.000    11.841    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_163_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.373 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.373    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_105_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.686 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57/O[3]
                         net (fo=26, routed)          0.896    13.582    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_57_n_4
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.306    13.888 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273/O
                         net (fo=2, routed)           0.434    14.322    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_273_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.446 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200/O
                         net (fo=2, routed)           0.687    15.133    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_200_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204/O
                         net (fo=1, routed)           0.000    15.257    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_204_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.750 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.065 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[3]
                         net (fo=60, routed)          0.770    16.835    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_4
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.307    17.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66/O
                         net (fo=1, routed)           0.000    17.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_66_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.543 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.115    18.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_20/O
                         net (fo=17, routed)          0.641    19.424    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance1[7]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60/O
                         net (fo=2, routed)           0.748    20.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_60_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.420 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_64_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.063 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/O[3]
                         net (fo=2, routed)           0.659    21.722    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_4
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.333    22.055 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26/O
                         net (fo=2, routed)           0.178    22.232    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_26_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.326    22.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6/O
                         net (fo=2, routed)           0.899    23.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_6_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.964 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.964    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.203 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/O[2]
                         net (fo=9, routed)           1.015    25.218    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_5
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.330    25.548 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.214    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I3_O)        0.326    26.540 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.540    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.090 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.090    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.204    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.427 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/O[0]
                         net (fo=3, routed)           0.446    27.873    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_7
    SLICE_X44Y105        LUT6 (Prop_lut6_I0_O)        0.299    28.172 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51/O
                         net (fo=1, routed)           0.621    28.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_51_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.300 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.811    30.224    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X41Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.348 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[1]_i_1/O
                         net (fo=1, routed)           0.000    30.348    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[1]_i_1_n_0
    SLICE_X41Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y106        FDRE (Setup_fdre_C_D)        0.031    22.690    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -30.348    
  -------------------------------------------------------------------
                         slack                                 -7.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.247ns (51.949%)  route 0.228ns (48.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.228     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.385 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[27]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.120     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.267ns (63.508%)  route 0.153ns (36.492%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.551     0.887    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y86         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9_reg[26]/Q
                         net (fo=1, routed)           0.153     1.181    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9[26]
    SLICE_X50Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.226 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[26]_i_6/O
                         net (fo=1, routed)           0.000     1.226    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[26]_i_6_n_0
    SLICE_X50Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.288 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_3_n_0
    SLICE_X50Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.307 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X50Y86         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.815     1.181    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y86         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.134     1.280    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.977%)  route 0.209ns (62.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.209     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.290ns (70.422%)  route 0.122ns (29.578%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.544     0.880    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y80         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9_reg[22]/Q
                         net (fo=1, routed)           0.122     1.165    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg9[22]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.210 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[22]_i_6/O
                         net (fo=1, routed)           0.000     1.210    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[22]_i_6_n_0
    SLICE_X48Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.272 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3_n_0
    SLICE_X48Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     1.291 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X48Y80         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.814     1.180    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.105     1.250    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     1.239    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.274ns (65.173%)  route 0.146ns (34.827%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.547     0.883    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y83         FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7_reg[27]/Q
                         net (fo=1, routed)           0.146     1.193    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7[27]
    SLICE_X49Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.238 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata[27]_i_3_n_0
    SLICE_X49Y83         MUXF7 (Prop_muxf7_I1_O)      0.065     1.303 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X49Y83         FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.817     1.183    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y83         FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.105     1.253    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.226ns (44.707%)  route 0.280ns (55.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.280     1.316    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[26]
    SLICE_X27Y101        LUT4 (Prop_lut4_I0_O)        0.098     1.414 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.414    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_D)         0.091     1.352    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.674%)  route 0.303ns (70.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.303     1.343    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[31]
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.013     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.281ns (61.012%)  route 0.180ns (38.988%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.546     0.882    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=1, routed)           0.180     1.202    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg1[18]
    SLICE_X50Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.247 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[18]_i_4/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[18]_i_4_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_I0_O)      0.073     1.320 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_2/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_2_n_0
    SLICE_X50Y78         MUXF8 (Prop_muxf8_I0_O)      0.022     1.342 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X50Y78         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.808     1.174    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y78         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.134     1.273    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg11_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.267ns (56.059%)  route 0.209ns (43.941%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.553     0.889    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y88         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg11_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg11_reg[29]/Q
                         net (fo=1, routed)           0.209     1.239    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg11[29]
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.284 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[29]_i_6/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[29]_i_6_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.062     1.346 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_3/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_3_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I1_O)      0.019     1.365 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X50Y89         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.818     1.184    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.134     1.283    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X42Y74    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y71    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y71    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y71    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y71    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y71    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y74    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y74    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y78    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y108   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.566ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.580ns (7.835%)  route 6.823ns (92.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.714    10.538    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y66         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.459    22.638    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y66         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.361    22.104    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]
  -------------------------------------------------------------------
                         required time                         22.104    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 11.566    

Slack (MET) :             11.566ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.580ns (7.835%)  route 6.823ns (92.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.714    10.538    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y66         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.459    22.638    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y66         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.361    22.104    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]
  -------------------------------------------------------------------
                         required time                         22.104    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 11.566    

Slack (MET) :             11.566ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.580ns (7.835%)  route 6.823ns (92.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.714    10.538    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y66         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.459    22.638    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y66         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.361    22.104    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]
  -------------------------------------------------------------------
                         required time                         22.104    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 11.566    

Slack (MET) :             11.608ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.580ns (7.835%)  route 6.823ns (92.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.714    10.538    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y66         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.459    22.638    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y66         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.319    22.146    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[19]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 11.608    

Slack (MET) :             11.608ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.580ns (7.835%)  route 6.823ns (92.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.714    10.538    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y66         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.459    22.638    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y66         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.319    22.146    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[26]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 11.608    

Slack (MET) :             11.608ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.580ns (7.835%)  route 6.823ns (92.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.714    10.538    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y66         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.459    22.638    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y66         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.319    22.146    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 11.608    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.580ns (7.994%)  route 6.676ns (92.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.567    10.391    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X50Y67         FDCE (Recov_fdce_C_CLR)     -0.361    22.103    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                 11.712    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.580ns (7.994%)  route 6.676ns (92.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.567    10.391    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X50Y67         FDCE (Recov_fdce_C_CLR)     -0.319    22.145    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.580ns (7.994%)  route 6.676ns (92.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.567    10.391    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X50Y67         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.458    22.637    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y67         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[23]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X50Y67         FDCE (Recov_fdce_C_CLR)     -0.319    22.145    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[23]
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             11.800ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.580ns (8.139%)  route 6.546ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 22.640 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.841     3.135    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.109     7.700    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X54Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         2.437    10.261    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X51Y64         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.461    22.640    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X51Y64         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]/C
                         clock pessimism              0.129    22.769    
                         clock uncertainty           -0.302    22.467    
    SLICE_X51Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.062    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[0]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                 11.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mySwitch_0/inst/rIRQ_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.186ns (9.457%)  route 1.781ns (90.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.142     2.256    design_1_i/mySwitch_0/inst/s00_axi_aresetn
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.301 f  design_1_i/mySwitch_0/inst/rIRQ_i_2/O
                         net (fo=139, routed)         0.639     2.940    design_1_i/mySwitch_0/inst/rIRQ_i_2_n_0
    SLICE_X29Y79         FDCE                                         f  design_1_i/mySwitch_0/inst/rIRQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.833     1.199    design_1_i/mySwitch_0/inst/s00_axi_aclk
    SLICE_X29Y79         FDCE                                         r  design_1_i/mySwitch_0/inst/rIRQ_reg/C
                         clock pessimism             -0.035     1.164    
    SLICE_X29Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    design_1_i/mySwitch_0/inst/rIRQ_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.186ns (8.735%)  route 1.943ns (91.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.350     2.464    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     2.509 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=307, routed)         0.593     3.102    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg_0
    SLICE_X41Y79         FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.813     1.179    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X41Y79         FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X41Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.186ns (8.668%)  route 1.960ns (91.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.909     3.119    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y82         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.812     1.178    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[17]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.186ns (8.668%)  route 1.960ns (91.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.909     3.119    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y82         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.812     1.178    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[18]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.186ns (8.668%)  route 1.960ns (91.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.909     3.119    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y82         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.812     1.178    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.186ns (8.668%)  route 1.960ns (91.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.909     3.119    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y82         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.812     1.178    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[20]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.123ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.186ns (8.455%)  route 2.014ns (91.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.962     3.173    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y81         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.811     1.177    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y81         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[13]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.186ns (8.455%)  route 2.014ns (91.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.962     3.173    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y81         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.811     1.177    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y81         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[14]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.186ns (8.455%)  route 2.014ns (91.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.962     3.173    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y81         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.811     1.177    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y81         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[15]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.186ns (8.455%)  route 2.014ns (91.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.051     2.165    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.962     3.173    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X52Y81         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.811     1.177    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X52Y81         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[16]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  2.123    





