<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="cnn_top" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="input" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="256">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem0" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="output" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="512">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem1" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="conv1_weights" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="288">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem2" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="conv1_bias" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem3" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="conv2_weights" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="9216">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem4" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="conv2_bias" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem5" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="conv3_weights" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="9216">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem6" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="conv3_bias" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem7" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
