;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @124, 106
	JMP -207, @-120
	ADD 3, 21
	ADD 3, 21
	ADD 0, @12
	CMP 36, 9
	SLT 30, 9
	ADD 210, 30
	JMN -100, -600
	MOV @0, @3
	MOV @0, @3
	JMN 16, #10
	SUB <121, 106
	MOV 0, 402
	SUB -1, <-20
	SUB #16, @-207
	MOV @0, @2
	JMP <121, 106
	SUB 6, 402
	MOV -1, <-38
	JMN @300, 93
	SUB @0, @2
	SUB -1, <-20
	SUB 12, @10
	SUB 300, 93
	JMP @16, #-207
	JMP @16, #-207
	JMN <121, 103
	DJN 0, -40
	JMP 0, <12
	JMN 0, -40
	SLT 161, @76
	DJN 0, -40
	DJN 0, -40
	SUB @0, @2
	ADD <121, 106
	SLT 116, @10
	SPL 0, <402
	JMP 121, 106
	SUB 0, @12
	MOV -1, <-20
	JMN -1, @-38
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
