

================================================================
== Vitis HLS Report for 'dIFFT'
================================================================
* Date:           Wed Apr  9 18:21:27 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.499 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_generic_fmod_double_s_fu_174  |generic_fmod_double_s  |        1|     2102|  10.000 ns|  21.020 us|    1|  2102|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_1516_1   |        ?|        ?|    143 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_1502_1  |       89|        ?|  89 ~ 2190|          -|          -|  1 ~ ?|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     647|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    28|    1923|    3047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|    1185|    -|
|Register         |        -|     -|    1522|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    28|    3445|    4879|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U7  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   781|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U8  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   781|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U12        |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U13        |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U11      |ddiv_64ns_64ns_64_22_no_dsp_1       |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U9       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U10      |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   208|    0|
    |grp_generic_fmod_double_s_fu_174       |generic_fmod_double_s               |        0|   0|  399|  1060|    0|
    |sitodp_32ns_64_4_no_dsp_1_U14          |sitodp_32ns_64_4_no_dsp_1           |        0|   0|    0|     0|    0|
    |sparsemux_7_2_64_1_1_U15               |sparsemux_7_2_64_1_1                |        0|   0|    0|     9|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  28| 1923|  3047|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1502_fu_318_p2      |         +|   0|  0|  38|          31|           1|
    |add_ln1516_fu_299_p2      |         +|   0|  0|  38|          31|           1|
    |and_ln877_fu_363_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln879_fu_369_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln884_fu_425_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln887_1_fu_443_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln887_fu_431_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1502_fu_313_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln1516_1_fu_294_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln1516_fu_273_p2     |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln877_1_fu_351_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln877_fu_345_p2      |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln884_1_fu_413_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln884_fu_407_p2      |      icmp|   0|  0|  18|          11|           2|
    |negate_fu_491_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln877_fu_357_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln884_fu_419_p2        |        or|   0|  0|   2|           1|           1|
    |angle_assign_4_fu_382_p3  |    select|   0|  0|  56|           1|          64|
    |realPart_fu_529_p3        |    select|   0|  0|  56|           1|          64|
    |select_ln1114_fu_476_p3   |    select|   0|  0|  56|           1|          64|
    |select_ln879_fu_375_p3    |    select|   0|  0|  56|           1|          64|
    |term1_fu_482_p3           |    select|   0|  0|  56|           1|          64|
    |xor_ln884_fu_437_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln928_fu_507_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 647|         300|         404|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |angle_1_reg_162    |    9|          2|   64|        128|
    |ap_NS_fsm          |  769|        146|    1|        146|
    |grp_fu_180_opcode  |   14|          3|    2|          6|
    |grp_fu_180_p0      |   49|          9|   64|        576|
    |grp_fu_180_p1      |   49|          9|   64|        576|
    |grp_fu_186_opcode  |   14|          3|    2|          6|
    |grp_fu_186_p0      |   14|          3|   64|        192|
    |grp_fu_186_p1      |   14|          3|   64|        192|
    |grp_fu_195_p0      |   43|          8|   64|        512|
    |grp_fu_195_p1      |   59|         11|   64|        704|
    |grp_fu_200_p0      |   20|          4|   64|        256|
    |grp_fu_200_p1      |   20|          4|   64|        256|
    |grp_fu_208_p0      |   14|          3|   64|        192|
    |grp_fu_213_p0      |   14|          3|   64|        192|
    |grp_fu_213_p1      |   14|          3|   64|        192|
    |grp_fu_218_p0      |   14|          3|   64|        192|
    |grp_fu_218_p1      |   14|          3|   64|        192|
    |grp_fu_225_p0      |   14|          3|   32|         96|
    |k_fu_110           |    9|          2|   31|         62|
    |n_reg_139          |    9|          2|   31|         62|
    |realSum_reg_150    |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1185|        229| 1059|       4858|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |add_ln1502_reg_613                             |   31|   0|   31|          0|
    |add_ln1516_reg_595                             |   31|   0|   31|          0|
    |and_ln884_reg_644                              |    1|   0|    1|          0|
    |and_ln887_1_reg_657                            |    1|   0|    1|          0|
    |and_ln887_reg_651                              |    1|   0|    1|          0|
    |angle_1_reg_162                                |   64|   0|   64|          0|
    |angle_assign_4_reg_633                         |   64|   0|   64|          0|
    |angle_assign_reg_618                           |   64|   0|   64|          0|
    |angle_reg_628                                  |   64|   0|   64|          0|
    |ap_CS_fsm                                      |  145|   0|  145|          0|
    |conv_i_reg_600                                 |   64|   0|   64|          0|
    |conv_reg_568                                   |   64|   0|   64|          0|
    |deltaTheta_reg_605                             |   64|   0|   64|          0|
    |grp_generic_fmod_double_s_fu_174_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln1516_reg_573                            |    1|   0|    1|          0|
    |k_fu_110                                       |   31|   0|   31|          0|
    |n_reg_139                                      |   31|   0|   31|          0|
    |p_phi_fu_106                                   |   64|   0|   64|          0|
    |realSum_reg_150                                |   64|   0|   64|          0|
    |reg_229                                        |   64|   0|   64|          0|
    |reg_237                                        |   64|   0|   64|          0|
    |reg_244                                        |   64|   0|   64|          0|
    |reg_248                                        |   64|   0|   64|          0|
    |reg_254                                        |   64|   0|   64|          0|
    |reg_262                                        |   64|   0|   64|          0|
    |sampleCount_read_reg_560                       |   32|   0|   32|          0|
    |signalVal_imag_reg_582                         |   64|   0|   64|          0|
    |signalVal_real_reg_577                         |   64|   0|   64|          0|
    |term1_reg_668                                  |   64|   0|   64|          0|
    |term2_reg_676                                  |   64|   0|   64|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          | 1522|   0| 1522|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|         dIFFT|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|         dIFFT|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|         dIFFT|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|         dIFFT|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|         dIFFT|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|         dIFFT|  return value|
|real_r           |   in|   64|     ap_none|        real_r|       pointer|
|imag             |   in|   64|     ap_none|          imag|       pointer|
|signal_r         |  out|   64|      ap_vld|      signal_r|       pointer|
|signal_r_ap_vld  |  out|    1|      ap_vld|      signal_r|       pointer|
|sampleCount      |   in|   32|     ap_none|   sampleCount|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 145
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 125 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 37 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_phi = alloca i32 1"   --->   Operation 146 'alloca' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [posit_lib.cpp:1496->posit_lib.cpp:1521]   --->   Operation 147 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sampleCount_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sampleCount" [posit_lib.cpp:1515]   --->   Operation 148 'read' 'sampleCount_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [4/4] (7.09ns)   --->   "%conv = sitodp i32 %sampleCount_read" [posit_lib.cpp:1515]   --->   Operation 149 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.48ns)   --->   "%store_ln1496 = store i31 0, i31 %k" [posit_lib.cpp:1496->posit_lib.cpp:1521]   --->   Operation 150 'store' 'store_ln1496' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 151 [3/4] (7.09ns)   --->   "%conv = sitodp i32 %sampleCount_read" [posit_lib.cpp:1515]   --->   Operation 151 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 152 [2/4] (7.09ns)   --->   "%conv = sitodp i32 %sampleCount_read" [posit_lib.cpp:1515]   --->   Operation 152 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%spectopmodule_ln1515 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [posit_lib.cpp:1515]   --->   Operation 153 'spectopmodule' 'spectopmodule_ln1515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %real_r"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %imag"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %imag, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %signal_r"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sampleCount"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sampleCount, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/4] (7.09ns)   --->   "%conv = sitodp i32 %sampleCount_read" [posit_lib.cpp:1515]   --->   Operation 162 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.20ns)   --->   "%icmp_ln1516 = icmp_sgt  i32 %sampleCount_read, i32 0" [posit_lib.cpp:1516]   --->   Operation 163 'icmp' 'icmp_ln1516' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%real_r_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %real_r" [posit_lib.cpp:1521]   --->   Operation 164 'read' 'real_r_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%imag_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %imag" [posit_lib.cpp:1521]   --->   Operation 165 'read' 'imag_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%signalVal_real = bitcast i64 %real_r_read" [posit_lib.cpp:1521]   --->   Operation 166 'bitcast' 'signalVal_real' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%signalVal_imag = bitcast i64 %imag_read" [posit_lib.cpp:1521]   --->   Operation 167 'bitcast' 'signalVal_imag' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln1516 = br void %for.inc" [posit_lib.cpp:1516]   --->   Operation 168 'br' 'br_ln1516' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k" [posit_lib.cpp:1516]   --->   Operation 169 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1516 = zext i31 %k_1" [posit_lib.cpp:1516]   --->   Operation 170 'zext' 'zext_ln1516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.20ns)   --->   "%icmp_ln1516_1 = icmp_slt  i32 %zext_ln1516, i32 %sampleCount_read" [posit_lib.cpp:1516]   --->   Operation 171 'icmp' 'icmp_ln1516_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (1.19ns)   --->   "%add_ln1516 = add i31 %k_1, i31 1" [posit_lib.cpp:1516]   --->   Operation 172 'add' 'add_ln1516' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln1516 = br i1 %icmp_ln1516_1, void %for.end.loopexit, void %for.inc.split" [posit_lib.cpp:1516]   --->   Operation 173 'br' 'br_ln1516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [4/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1516" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 174 'sitodp' 'conv_i' <Predicate = (icmp_ln1516_1)> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln1516 = br i1 %icmp_ln1516, void %for.end, void %for.end.loopexit.split" [posit_lib.cpp:1516]   --->   Operation 175 'br' 'br_ln1516' <Predicate = (!icmp_ln1516_1)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%p_phi_load = load i64 %p_phi" [posit_lib.cpp:1523]   --->   Operation 176 'load' 'p_phi_load' <Predicate = (!icmp_ln1516_1 & icmp_ln1516)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln1523 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %signal_r, i64 %p_phi_load" [posit_lib.cpp:1523]   --->   Operation 177 'write' 'write_ln1523' <Predicate = (!icmp_ln1516_1 & icmp_ln1516)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln1525 = br void %for.end" [posit_lib.cpp:1525]   --->   Operation 178 'br' 'br_ln1525' <Predicate = (!icmp_ln1516_1 & icmp_ln1516)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln1525 = ret" [posit_lib.cpp:1525]   --->   Operation 179 'ret' 'ret_ln1525' <Predicate = (!icmp_ln1516_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 180 [3/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1516" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 180 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.09>
ST_7 : Operation 181 [2/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1516" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 181 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.09>
ST_8 : Operation 182 [1/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1516" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 182 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.99>
ST_9 : Operation 183 [6/6] (6.99ns)   --->   "%mul_i = dmul i64 %conv_i, i64 6.28" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 183 'dmul' 'mul_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 184 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 6.28" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 184 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 185 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 6.28" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 185 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 186 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 6.28" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 186 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 187 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 6.28" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 187 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.60>
ST_14 : Operation 188 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 6.28" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 188 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 189 [22/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 189 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 190 [21/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 190 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 191 [20/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 191 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 192 [19/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 192 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 193 [18/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 193 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 194 [17/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 194 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 195 [16/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 195 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 196 [15/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 196 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 197 [14/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 197 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 198 [13/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 198 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 199 [12/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 199 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 200 [11/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 200 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 201 [10/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 201 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 202 [9/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 202 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 203 [8/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 203 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 204 [7/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 204 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 205 [6/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 205 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 206 [5/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 206 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.28>
ST_33 : Operation 207 [4/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 207 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 208 [3/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 208 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.28>
ST_35 : Operation 209 [2/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 209 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.28>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln1516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [posit_lib.cpp:1516]   --->   Operation 210 'specloopname' 'specloopname_ln1516' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 211 [1/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv" [posit_lib.cpp:1500->posit_lib.cpp:1521]   --->   Operation 211 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 212 [1/1] (0.48ns)   --->   "%br_ln1502 = br void %for.inc.i" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 212 'br' 'br_ln1502' <Predicate = true> <Delay = 0.48>

State 37 <SV = 36> <Delay = 7.28>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%n = phi i31 0, void %for.inc.split, i31 %add_ln1502, void %for.inc.split_ifconv.i" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 213 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%realSum = phi i64 0, void %for.inc.split, i64 %add_i, void %for.inc.split_ifconv.i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 214 'phi' 'realSum' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%angle_1 = phi i64 0, void %for.inc.split, i64 %angle, void %for.inc.split_ifconv.i"   --->   Operation 215 'phi' 'angle_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%n_cast = zext i31 %n" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 216 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 218 [1/1] (1.20ns)   --->   "%icmp_ln1502 = icmp_eq  i32 %n_cast, i32 %sampleCount_read" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 218 'icmp' 'icmp_ln1502' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 219 [1/1] (1.19ns)   --->   "%add_ln1502 = add i31 %n, i31 1" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 219 'add' 'add_ln1502' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln1502 = br i1 %icmp_ln1502, void %for.inc.split_ifconv.i, void %dAccumulateFC_IFFT.exit" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 220 'br' 'br_ln1502' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 221 [2/2] (2.12ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:876->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 221 'call' 'angle_assign' <Predicate = (!icmp_ln1502)> <Delay = 2.12> <CoreType = "Generic">   --->   Generic Core
ST_37 : Operation 222 [5/5] (7.24ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1510->posit_lib.cpp:1521]   --->   Operation 222 'dadd' 'angle' <Predicate = (!icmp_ln1502)> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 223 [22/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 223 'ddiv' 'div' <Predicate = (icmp_ln1502)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.48ns)   --->   "%store_ln1496 = store i31 %add_ln1516, i31 %k" [posit_lib.cpp:1496->posit_lib.cpp:1521]   --->   Operation 224 'store' 'store_ln1496' <Predicate = (icmp_ln1502)> <Delay = 0.48>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 225 [1/2] (4.76ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:876->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 225 'call' 'angle_assign' <Predicate = true> <Delay = 4.76> <CoreType = "Generic">   --->   Generic Core
ST_38 : Operation 226 [4/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1510->posit_lib.cpp:1521]   --->   Operation 226 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.24>
ST_39 : Operation 227 [5/5] (7.24ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:878->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 227 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 228 [5/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:880->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 228 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [3/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1510->posit_lib.cpp:1521]   --->   Operation 229 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 230 [4/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:878->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 230 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [4/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:880->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 231 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 232 [2/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1510->posit_lib.cpp:1521]   --->   Operation 232 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 233 [3/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:878->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 233 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 234 [3/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:880->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 234 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 235 [1/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1510->posit_lib.cpp:1521]   --->   Operation 235 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 236 [2/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:878->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 236 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [2/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:880->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 237 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 238 [2/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 238 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 239 [1/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:878->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 239 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 240 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:879->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 240 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 241 [1/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:880->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 241 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.61>
ST_44 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln877 = bitcast i64 %angle_assign" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 242 'bitcast' 'bitcast_ln877' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 243 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln877, i32 52, i32 62" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 243 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln877 = trunc i64 %bitcast_ln877" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 244 'trunc' 'trunc_ln877' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 245 [1/1] (0.94ns)   --->   "%icmp_ln877 = icmp_ne  i11 %tmp, i11 2047" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 245 'icmp' 'icmp_ln877' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 246 [1/1] (1.30ns)   --->   "%icmp_ln877_1 = icmp_eq  i52 %trunc_ln877, i52 0" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 246 'icmp' 'icmp_ln877_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 247 [1/1] (0.33ns)   --->   "%or_ln877 = or i1 %icmp_ln877_1, i1 %icmp_ln877" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 247 'or' 'or_ln877' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 248 [1/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 248 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node angle_assign_4)   --->   "%and_ln877 = and i1 %or_ln877, i1 %tmp_1" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 249 'and' 'and_ln877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 250 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:879->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 250 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln879)   --->   "%and_ln879 = and i1 %or_ln877, i1 %tmp_3" [posit_lib.cpp:879->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 251 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 252 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln879 = select i1 %and_ln879, i64 %angle_assign_2, i64 %angle_assign" [posit_lib.cpp:879->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 252 'select' 'select_ln879' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 253 [1/1] (0.49ns) (out node of the LUT)   --->   "%angle_assign_4 = select i1 %and_ln877, i64 %angle_assign_1, i64 %select_ln879" [posit_lib.cpp:877->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 253 'select' 'angle_assign_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.24>
ST_45 : Operation 254 [5/5] (7.24ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:885->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 254 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 255 [5/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:888->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 255 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 256 [4/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:885->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 256 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 257 [4/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:888->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 257 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.91>
ST_47 : Operation 258 [3/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:885->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 258 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 259 [3/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:888->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 259 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.91>
ST_48 : Operation 260 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 260 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 261 [2/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:885->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 261 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 262 [2/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57" [posit_lib.cpp:887->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 262 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 263 [2/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:888->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 263 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.91>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln884 = bitcast i64 %angle_assign_4" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 264 'bitcast' 'bitcast_ln884' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln884, i32 52, i32 62" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 265 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln884 = trunc i64 %bitcast_ln884" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 266 'trunc' 'trunc_ln884' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 267 [1/1] (0.94ns)   --->   "%icmp_ln884 = icmp_ne  i11 %tmp_4, i11 2047" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 267 'icmp' 'icmp_ln884' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 268 [1/1] (1.30ns)   --->   "%icmp_ln884_1 = icmp_eq  i52 %trunc_ln884, i52 0" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 268 'icmp' 'icmp_ln884_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 269 [1/1] (0.33ns)   --->   "%or_ln884 = or i1 %icmp_ln884_1, i1 %icmp_ln884" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 269 'or' 'or_ln884' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 270 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 270 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 271 [1/1] (0.33ns)   --->   "%and_ln884 = and i1 %or_ln884, i1 %tmp_5" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 271 'and' 'and_ln884' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 272 [1/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:885->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 272 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 273 [1/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57" [posit_lib.cpp:887->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 273 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 274 [1/1] (0.33ns)   --->   "%and_ln887 = and i1 %or_ln884, i1 %tmp_7" [posit_lib.cpp:887->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 274 'and' 'and_ln887' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 275 [1/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:888->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 275 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln887_1)   --->   "%xor_ln884 = xor i1 %and_ln884, i1 1" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 276 'xor' 'xor_ln884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 277 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln887_1 = and i1 %and_ln887, i1 %xor_ln884" [posit_lib.cpp:887->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 277 'and' 'and_ln887_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.49>
ST_50 : Operation 278 [1/1] (0.00ns)   --->   "%sel_tmp4_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln884, i1 %and_ln887_1" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 278 'bitconcatenate' 'sel_tmp4_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 279 [1/1] (0.48ns)   --->   "%angle_assign_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 2, i64 %angle_assign_5, i2 1, i64 %angle_assign_6, i2 0, i64 %angle_assign_4, i64 <undef>, i2 %sel_tmp4_i" [posit_lib.cpp:885->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 279 'sparsemux' 'angle_assign_s' <Predicate = true> <Delay = 0.48> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 280 [6/6] (6.99ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:903->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 280 'dmul' 'x2' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node term1)   --->   "%select_ln1114 = select i1 %and_ln887, i64 %angle_assign_6, i64 %angle_assign_4" [posit_lib.cpp:1114->posit_lib.cpp:1122->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 281 'select' 'select_ln1114' <Predicate = (!and_ln884)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 282 [1/1] (0.49ns) (out node of the LUT)   --->   "%term1 = select i1 %and_ln884, i64 %angle_assign_5, i64 %select_ln1114" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 282 'select' 'term1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 283 [6/6] (6.99ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 283 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.60>
ST_51 : Operation 284 [5/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:903->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 284 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 285 [5/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 285 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.60>
ST_52 : Operation 286 [4/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:903->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 286 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 287 [4/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 287 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.60>
ST_53 : Operation 288 [3/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:903->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 288 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 289 [3/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 289 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.60>
ST_54 : Operation 290 [2/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:903->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 290 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 291 [2/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 291 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.60>
ST_55 : Operation 292 [1/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:903->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 292 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 293 [1/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 293 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.99>
ST_56 : Operation 294 [6/6] (6.99ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 294 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 295 [6/6] (6.99ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 295 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.60>
ST_57 : Operation 296 [5/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 296 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 297 [5/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 297 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.60>
ST_58 : Operation 298 [4/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 298 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 299 [4/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 299 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.60>
ST_59 : Operation 300 [3/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 300 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 301 [3/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 301 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.60>
ST_60 : Operation 302 [2/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 302 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 303 [2/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 303 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.60>
ST_61 : Operation 304 [1/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 304 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 305 [1/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 305 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.99>
ST_62 : Operation 306 [6/6] (6.99ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 306 'dmul' 'term3' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 307 [6/6] (6.99ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 307 'dmul' 'term2_1' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.60>
ST_63 : Operation 308 [5/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 308 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 309 [5/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 309 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.99>
ST_64 : Operation 310 [6/6] (6.99ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:905->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 310 'dmul' 'term2' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 311 [4/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 311 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 312 [4/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 312 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.60>
ST_65 : Operation 313 [5/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:905->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 313 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 314 [3/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 314 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 315 [3/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 315 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.60>
ST_66 : Operation 316 [4/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:905->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 316 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 317 [2/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 317 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 318 [2/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 318 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.60>
ST_67 : Operation 319 [3/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:905->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 319 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 320 [1/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:911->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 320 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 321 [1/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1128->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 321 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.99>
ST_68 : Operation 322 [2/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:905->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 322 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 323 [6/6] (6.99ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 323 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 324 [6/6] (6.99ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 324 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.60>
ST_69 : Operation 325 [1/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:905->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 325 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 326 [5/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 326 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 327 [5/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 327 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.24>
ST_70 : Operation 328 [4/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 328 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 329 [5/5] (7.24ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 329 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 330 [4/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 330 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.91>
ST_71 : Operation 331 [3/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 331 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 332 [4/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 332 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 333 [3/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 333 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.91>
ST_72 : Operation 334 [2/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 334 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 335 [3/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 335 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 336 [2/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 336 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.91>
ST_73 : Operation 337 [1/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 337 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 338 [2/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 338 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 339 [1/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 339 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.99>
ST_74 : Operation 340 [6/6] (6.99ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 340 'dmul' 'term4' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 341 [1/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 341 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 342 [6/6] (6.99ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 342 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.24>
ST_75 : Operation 343 [5/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 343 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 344 [5/5] (7.24ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 344 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 345 [5/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 345 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.91>
ST_76 : Operation 346 [4/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 346 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 347 [4/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 347 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 348 [4/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 348 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.91>
ST_77 : Operation 349 [3/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 349 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 350 [3/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 350 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 351 [3/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 351 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.91>
ST_78 : Operation 352 [2/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 352 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 353 [2/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 353 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 354 [2/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 354 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.91>
ST_79 : Operation 355 [1/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:919->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 355 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 356 [1/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 356 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 357 [1/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 357 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.24>
ST_80 : Operation 358 [5/5] (7.24ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 358 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 359 [6/6] (6.99ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 359 'dmul' 'term3_1' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.24>
ST_81 : Operation 360 [4/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 360 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 361 [5/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 361 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 362 [5/5] (7.24ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 362 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.91>
ST_82 : Operation 363 [3/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 363 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 364 [4/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 364 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 365 [4/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 365 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.91>
ST_83 : Operation 366 [2/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 366 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 367 [3/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 367 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 368 [3/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 368 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.91>
ST_84 : Operation 369 [1/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 369 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 370 [2/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 370 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 371 [2/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 371 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.49>
ST_85 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%negate = or i1 %and_ln884, i1 %and_ln887" [posit_lib.cpp:884->posit_lib.cpp:901->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 372 'or' 'negate' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln928 = bitcast i64 %sub5_i_i_i" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 373 'bitcast' 'bitcast_ln928' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln928, i64 63" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 374 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln928 = xor i1 %bit_sel, i1 1" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 375 'xor' 'xor_ln928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%trunc_ln928 = trunc i64 %bitcast_ln928" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 376 'trunc' 'trunc_ln928' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln928, i63 %trunc_ln928" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 377 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bitcast_ln928_1 = bitcast i64 %xor_ln" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 378 'bitcast' 'bitcast_ln928_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 379 [1/1] (0.49ns) (out node of the LUT)   --->   "%realPart = select i1 %negate, i64 %bitcast_ln928_1, i64 %sub5_i_i_i" [posit_lib.cpp:928->posit_lib.cpp:1292->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 379 'select' 'realPart' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 380 [1/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1134->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 380 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 381 [1/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 381 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 382 [6/6] (6.99ns)   --->   "%mul4_i = dmul i64 %signalVal_real, i64 %realPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 382 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.24>
ST_86 : Operation 383 [6/6] (6.99ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 383 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 384 [5/5] (7.24ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 384 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 385 [5/6] (6.60ns)   --->   "%mul4_i = dmul i64 %signalVal_real, i64 %realPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 385 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.91>
ST_87 : Operation 386 [5/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 386 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 387 [4/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 387 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 388 [4/6] (6.60ns)   --->   "%mul4_i = dmul i64 %signalVal_real, i64 %realPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 388 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.91>
ST_88 : Operation 389 [4/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 389 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 390 [3/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 390 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 391 [3/6] (6.60ns)   --->   "%mul4_i = dmul i64 %signalVal_real, i64 %realPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 391 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.91>
ST_89 : Operation 392 [3/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 392 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 393 [2/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 393 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 394 [2/6] (6.60ns)   --->   "%mul4_i = dmul i64 %signalVal_real, i64 %realPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 394 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.91>
ST_90 : Operation 395 [2/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 395 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 396 [1/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 396 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 397 [1/6] (6.60ns)   --->   "%mul4_i = dmul i64 %signalVal_real, i64 %realPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 397 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.60>
ST_91 : Operation 398 [1/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 398 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.99>
ST_92 : Operation 399 [6/6] (6.99ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 399 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.60>
ST_93 : Operation 400 [5/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 400 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.60>
ST_94 : Operation 401 [4/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 401 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.60>
ST_95 : Operation 402 [3/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 402 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.60>
ST_96 : Operation 403 [2/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 403 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.60>
ST_97 : Operation 404 [1/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 404 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.99>
ST_98 : Operation 405 [6/6] (6.99ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 405 'dmul' 'term4_1' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.60>
ST_99 : Operation 406 [5/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 406 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.60>
ST_100 : Operation 407 [4/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 407 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.60>
ST_101 : Operation 408 [3/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 408 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.60>
ST_102 : Operation 409 [2/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 409 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.60>
ST_103 : Operation 410 [1/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1141->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 410 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.24>
ST_104 : Operation 411 [5/5] (7.24ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 411 'dsub' 'imagPart' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.91>
ST_105 : Operation 412 [4/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 412 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.91>
ST_106 : Operation 413 [3/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 413 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.91>
ST_107 : Operation 414 [2/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 414 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.91>
ST_108 : Operation 415 [1/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1150->posit_lib.cpp:1293->posit_lib.cpp:1506->posit_lib.cpp:1521]   --->   Operation 415 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.99>
ST_109 : Operation 416 [6/6] (6.99ns)   --->   "%mul5_i = dmul i64 %signalVal_imag, i64 %imagPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 416 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.60>
ST_110 : Operation 417 [5/6] (6.60ns)   --->   "%mul5_i = dmul i64 %signalVal_imag, i64 %imagPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 417 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.60>
ST_111 : Operation 418 [4/6] (6.60ns)   --->   "%mul5_i = dmul i64 %signalVal_imag, i64 %imagPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 418 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.60>
ST_112 : Operation 419 [3/6] (6.60ns)   --->   "%mul5_i = dmul i64 %signalVal_imag, i64 %imagPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 419 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.60>
ST_113 : Operation 420 [2/6] (6.60ns)   --->   "%mul5_i = dmul i64 %signalVal_imag, i64 %imagPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 420 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.60>
ST_114 : Operation 421 [1/6] (6.60ns)   --->   "%mul5_i = dmul i64 %signalVal_imag, i64 %imagPart" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 421 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.24>
ST_115 : Operation 422 [5/5] (7.24ns)   --->   "%sub_i = dsub i64 %mul4_i, i64 %mul5_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 422 'dsub' 'sub_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.91>
ST_116 : Operation 423 [4/5] (6.91ns)   --->   "%sub_i = dsub i64 %mul4_i, i64 %mul5_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 423 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.91>
ST_117 : Operation 424 [3/5] (6.91ns)   --->   "%sub_i = dsub i64 %mul4_i, i64 %mul5_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 424 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.91>
ST_118 : Operation 425 [2/5] (6.91ns)   --->   "%sub_i = dsub i64 %mul4_i, i64 %mul5_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 425 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.91>
ST_119 : Operation 426 [1/5] (6.91ns)   --->   "%sub_i = dsub i64 %mul4_i, i64 %mul5_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 426 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.24>
ST_120 : Operation 427 [5/5] (7.24ns)   --->   "%add_i = dadd i64 %realSum, i64 %sub_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 427 'dadd' 'add_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.91>
ST_121 : Operation 428 [4/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %sub_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 428 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.91>
ST_122 : Operation 429 [3/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %sub_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 429 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.91>
ST_123 : Operation 430 [2/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %sub_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 430 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.91>
ST_124 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln1502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 431 'specloopname' 'specloopname_ln1502' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 432 [1/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %sub_i" [posit_lib.cpp:1508->posit_lib.cpp:1521]   --->   Operation 432 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln1502 = br void %for.inc.i" [posit_lib.cpp:1502->posit_lib.cpp:1521]   --->   Operation 433 'br' 'br_ln1502' <Predicate = true> <Delay = 0.00>

State 125 <SV = 37> <Delay = 7.28>
ST_125 : Operation 434 [21/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 434 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 38> <Delay = 7.28>
ST_126 : Operation 435 [20/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 435 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 39> <Delay = 7.28>
ST_127 : Operation 436 [19/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 436 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 40> <Delay = 7.28>
ST_128 : Operation 437 [18/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 437 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 41> <Delay = 7.28>
ST_129 : Operation 438 [17/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 438 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 42> <Delay = 7.28>
ST_130 : Operation 439 [16/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 439 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 43> <Delay = 7.28>
ST_131 : Operation 440 [15/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 440 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 44> <Delay = 7.28>
ST_132 : Operation 441 [14/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 441 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 45> <Delay = 7.28>
ST_133 : Operation 442 [13/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 442 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 46> <Delay = 7.28>
ST_134 : Operation 443 [12/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 443 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 47> <Delay = 7.28>
ST_135 : Operation 444 [11/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 444 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 48> <Delay = 7.28>
ST_136 : Operation 445 [10/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 445 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 49> <Delay = 7.28>
ST_137 : Operation 446 [9/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 446 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 50> <Delay = 7.28>
ST_138 : Operation 447 [8/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 447 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 51> <Delay = 7.28>
ST_139 : Operation 448 [7/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 448 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 52> <Delay = 7.28>
ST_140 : Operation 449 [6/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 449 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 53> <Delay = 7.28>
ST_141 : Operation 450 [5/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 450 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 54> <Delay = 7.28>
ST_142 : Operation 451 [4/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 451 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 55> <Delay = 7.28>
ST_143 : Operation 452 [3/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 452 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 56> <Delay = 7.28>
ST_144 : Operation 453 [2/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 453 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 57> <Delay = 7.28>
ST_145 : Operation 454 [1/22] (7.28ns)   --->   "%div = ddiv i64 %realSum, i64 %conv" [posit_lib.cpp:1523]   --->   Operation 454 'ddiv' 'div' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln1523 = bitcast i64 %div" [posit_lib.cpp:1523]   --->   Operation 455 'bitcast' 'bitcast_ln1523' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 456 [1/1] (0.00ns)   --->   "%store_ln1523 = store i64 %bitcast_ln1523, i64 %p_phi" [posit_lib.cpp:1523]   --->   Operation 456 'store' 'store_ln1523' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln1516 = br void %for.inc" [posit_lib.cpp:1516]   --->   Operation 457 'br' 'br_ln1516' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ signal_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sampleCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_phi                 (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
k                     (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sampleCount_read      (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln1496          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln1515  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv                  (sitodp           ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln1516           (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
real_r_read           (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
imag_read             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
signalVal_real        (bitcast          ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
signalVal_imag        (bitcast          ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1516             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1516           (zext             ) [ 00000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1516_1         (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln1516            (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln1516             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln1516             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_phi_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln1523          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln1525             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln1525            (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i                (sitodp           ) [ 00000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i                 (dmul             ) [ 00000000000000011111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln1516   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deltaTheta            (ddiv             ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln1502             (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
n                     (phi              ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
realSum               (phi              ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
angle_1               (phi              ) [ 00000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
n_cast                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1502           (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln1502            (add              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1502             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1496          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign          (call             ) [ 00000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle                 (dadd             ) [ 00000111111111111111111111111111111111000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
angle_assign_1        (dadd             ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_2        (dadd             ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln877         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln877           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln877            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln877_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln877              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln877             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln879             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln879          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_4        (select           ) [ 00000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln884         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln884           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln884            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln884_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln884              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln884             (and              ) [ 00000000000000000000000000000000000000000000000000111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
angle_assign_5        (dsub             ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln887             (and              ) [ 00000000000000000000000000000000000000000000000000111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
angle_assign_6        (dsub             ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln884             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln887_1           (and              ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4_i            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_s        (sparsemux        ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1114         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
term1                 (select           ) [ 00000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
x2                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i18_i_i           (dmul             ) [ 00000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i19_i_i          (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
term3                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000]
term2_1               (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000]
term2                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
mul3_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000]
mul2_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000]
sub_i_i_i             (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
term4                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
add_i_i_i             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
mul3_i21_i_i          (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000]
sub5_i_i_i            (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
negate                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln928         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln928             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln928           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln928_1       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
realPart              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
term3_1               (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000]
sub_i23_i_i           (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
add_i24_i_i           (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000]
mul4_i                (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111100000000000000000000000000]
mul5_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000]
mul6_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000]
term4_1               (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
imagPart              (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000]
mul5_i                (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
sub_i                 (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
specloopname_ln1502   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_i                 (dadd             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1502             (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
div                   (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1523        (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1523          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln1516             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="signal_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sampleCount">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sampleCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_fmod<double>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3double.double.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="p_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sampleCount_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sampleCount_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="real_r_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="real_r_read/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="imag_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imag_read/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln1523_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1523/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="n_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="1"/>
<pin id="141" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="n_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="31" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/37 "/>
</bind>
</comp>

<comp id="150" class="1005" name="realSum_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="realSum (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="realSum_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="64" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="realSum/37 "/>
</bind>
</comp>

<comp id="162" class="1005" name="angle_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="angle_1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="64" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="angle_1/37 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_generic_fmod_double_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="angle_assign/37 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle/37 angle_assign_1/39 angle_assign_5/45 sub_i_i_i/70 add_i_i_i/75 sub5_i_i_i/80 sub_i23_i_i/81 add_i24_i_i/86 imagPart/104 sub_i/115 add_i/120 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle_assign_2/39 angle_assign_6/45 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/9 x2/50 mul1_i_i_i/56 term3/62 term2/64 mul3_i_i_i/68 term4/74 term3_1/80 mul4_i/85 mul5_i_i_i/86 mul6_i_i_i/92 term4_1/98 mul5_i/109 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i18_i_i/50 mul1_i19_i_i/56 term2_1/62 mul2_i_i_i/68 mul3_i21_i_i/74 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="11"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="deltaTheta/15 div/37 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="4"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/43 tmp_5/48 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="4"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/43 tmp_7/48 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/1 conv_i/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i x2 mul3_i_i_i term4 term3_1 mul5_i_i_i mul6_i_i_i term4_1 mul5_i "/>
</bind>
</comp>

<comp id="237" class="1005" name="reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_1 angle_assign_5 sub_i_i_i add_i_i_i sub5_i_i_i sub_i23_i_i add_i24_i_i imagPart sub_i "/>
</bind>
</comp>

<comp id="244" class="1005" name="reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_2 angle_assign_6 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i18_i_i mul1_i19_i_i term2_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i_i_i term3 mul4_i "/>
</bind>
</comp>

<comp id="262" class="1005" name="reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i_i_i mul3_i21_i_i "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln1496_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="31" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1496/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln1516_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="3"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1516/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="signalVal_real_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="81"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="signalVal_real/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="signalVal_imag_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="105"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="signalVal_imag/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="k_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="4"/>
<pin id="288" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln1516_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1516/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln1516_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="4"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1516_1/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln1516_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="31" slack="32"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1516/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_phi_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="4"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi_load/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="n_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/37 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1502_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="36"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1502/37 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln1502_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1502/37 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln1496_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="32"/>
<pin id="326" dir="0" index="1" bw="31" slack="36"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1496/37 "/>
</bind>
</comp>

<comp id="328" class="1004" name="bitcast_ln877_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="6"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln877/44 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/44 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln877_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln877/44 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln877_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln877/44 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln877_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="52" slack="0"/>
<pin id="353" dir="0" index="1" bw="52" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln877_1/44 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln877_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln877/44 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln877_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln877/44 "/>
</bind>
</comp>

<comp id="369" class="1004" name="and_ln879_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/44 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln879_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="1"/>
<pin id="378" dir="0" index="2" bw="64" slack="6"/>
<pin id="379" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/44 "/>
</bind>
</comp>

<comp id="382" class="1004" name="angle_assign_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="1"/>
<pin id="385" dir="0" index="2" bw="64" slack="0"/>
<pin id="386" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="angle_assign_4/44 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln884_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="5"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln884/49 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="7" slack="0"/>
<pin id="397" dir="0" index="3" bw="7" slack="0"/>
<pin id="398" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/49 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln884_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln884/49 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln884_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="11" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln884/49 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln884_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="52" slack="0"/>
<pin id="415" dir="0" index="1" bw="52" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln884_1/49 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln884_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln884/49 "/>
</bind>
</comp>

<comp id="425" class="1004" name="and_ln884_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln884/49 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln887_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln887/49 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln884_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln884/49 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln887_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln887_1/49 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sel_tmp4_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="1"/>
<pin id="453" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp4_i/50 "/>
</bind>
</comp>

<comp id="455" class="1004" name="angle_assign_s_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="2" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="1"/>
<pin id="459" dir="0" index="3" bw="2" slack="0"/>
<pin id="460" dir="0" index="4" bw="64" slack="1"/>
<pin id="461" dir="0" index="5" bw="2" slack="0"/>
<pin id="462" dir="0" index="6" bw="64" slack="6"/>
<pin id="463" dir="0" index="7" bw="64" slack="0"/>
<pin id="464" dir="0" index="8" bw="2" slack="0"/>
<pin id="465" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="angle_assign_s/50 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln1114_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="64" slack="1"/>
<pin id="479" dir="0" index="2" bw="64" slack="6"/>
<pin id="480" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1114/50 "/>
</bind>
</comp>

<comp id="482" class="1004" name="term1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="64" slack="1"/>
<pin id="485" dir="0" index="2" bw="64" slack="0"/>
<pin id="486" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="term1/50 "/>
</bind>
</comp>

<comp id="491" class="1004" name="negate_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="36"/>
<pin id="493" dir="0" index="1" bw="1" slack="36"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="negate/85 "/>
</bind>
</comp>

<comp id="495" class="1004" name="bitcast_ln928_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln928/85 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bit_sel_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="0"/>
<pin id="502" dir="0" index="2" bw="7" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/85 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln928_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln928/85 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln928_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln928/85 "/>
</bind>
</comp>

<comp id="517" class="1004" name="xor_ln_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="63" slack="0"/>
<pin id="521" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/85 "/>
</bind>
</comp>

<comp id="525" class="1004" name="bitcast_ln928_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln928_1/85 "/>
</bind>
</comp>

<comp id="529" class="1004" name="realPart_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="0" index="2" bw="64" slack="1"/>
<pin id="533" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realPart/85 "/>
</bind>
</comp>

<comp id="538" class="1004" name="bitcast_ln1523_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1523/145 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln1523_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="57"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1523/145 "/>
</bind>
</comp>

<comp id="547" class="1005" name="p_phi_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="4"/>
<pin id="549" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_phi "/>
</bind>
</comp>

<comp id="553" class="1005" name="k_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="31" slack="0"/>
<pin id="555" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="560" class="1005" name="sampleCount_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sampleCount_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="conv_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="11"/>
<pin id="570" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln1516_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1516 "/>
</bind>
</comp>

<comp id="577" class="1005" name="signalVal_real_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="81"/>
<pin id="579" dir="1" index="1" bw="64" slack="81"/>
</pin_list>
<bind>
<opset="signalVal_real "/>
</bind>
</comp>

<comp id="582" class="1005" name="signalVal_imag_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="105"/>
<pin id="584" dir="1" index="1" bw="64" slack="105"/>
</pin_list>
<bind>
<opset="signalVal_imag "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln1516_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1516 "/>
</bind>
</comp>

<comp id="595" class="1005" name="add_ln1516_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="32"/>
<pin id="597" dir="1" index="1" bw="31" slack="32"/>
</pin_list>
<bind>
<opset="add_ln1516 "/>
</bind>
</comp>

<comp id="600" class="1005" name="conv_i_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="605" class="1005" name="deltaTheta_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta "/>
</bind>
</comp>

<comp id="613" class="1005" name="add_ln1502_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="0"/>
<pin id="615" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1502 "/>
</bind>
</comp>

<comp id="618" class="1005" name="angle_assign_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign "/>
</bind>
</comp>

<comp id="628" class="1005" name="angle_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="1"/>
<pin id="630" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle "/>
</bind>
</comp>

<comp id="633" class="1005" name="angle_assign_4_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_4 "/>
</bind>
</comp>

<comp id="644" class="1005" name="and_ln884_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln884 "/>
</bind>
</comp>

<comp id="651" class="1005" name="and_ln887_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln887 "/>
</bind>
</comp>

<comp id="657" class="1005" name="and_ln887_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln887_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="angle_assign_s_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="1"/>
<pin id="664" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_s "/>
</bind>
</comp>

<comp id="668" class="1005" name="term1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="term2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="realPart_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="realPart "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_i_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="1"/>
<pin id="688" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="166" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="94" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="150" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="88" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="90" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="92" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="96" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="212"><net_src comp="154" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="114" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="195" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="240"><net_src comp="180" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="247"><net_src comp="186" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="200" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="257"><net_src comp="195" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="265"><net_src comp="200" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="120" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="126" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="286" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="312"><net_src comp="143" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="143" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="344"><net_src comp="328" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="331" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="341" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="68" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="345" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="213" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="357" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="218" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="244" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="363" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="237" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="375" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="406"><net_src comp="390" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="393" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="403" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="68" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="407" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="213" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="218" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="425" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="74" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="431" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="468"><net_src comp="237" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="469"><net_src comp="82" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="244" pin="1"/><net_sink comp="455" pin=4"/></net>

<net id="471"><net_src comp="84" pin="0"/><net_sink comp="455" pin=5"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="455" pin=7"/></net>

<net id="473"><net_src comp="449" pin="3"/><net_sink comp="455" pin=8"/></net>

<net id="474"><net_src comp="455" pin="9"/><net_sink comp="195" pin=0"/></net>

<net id="475"><net_src comp="455" pin="9"/><net_sink comp="195" pin=1"/></net>

<net id="481"><net_src comp="244" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="237" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="490"><net_src comp="482" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="498"><net_src comp="237" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="98" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="100" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="495" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="102" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="507" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="513" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="491" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="237" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="529" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="541"><net_src comp="208" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="106" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="556"><net_src comp="110" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="563"><net_src comp="114" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="571"><net_src comp="225" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="576"><net_src comp="273" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="278" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="585"><net_src comp="282" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="590"><net_src comp="289" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="598"><net_src comp="299" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="603"><net_src comp="225" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="608"><net_src comp="208" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="616"><net_src comp="318" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="621"><net_src comp="174" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="631"><net_src comp="180" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="636"><net_src comp="382" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="455" pin=6"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="647"><net_src comp="425" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="654"><net_src comp="431" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="660"><net_src comp="443" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="665"><net_src comp="455" pin="9"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="671"><net_src comp="482" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="679"><net_src comp="195" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="684"><net_src comp="529" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="689"><net_src comp="180" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: signal_r | {5 }
 - Input state : 
	Port: dIFFT : real_r | {4 }
	Port: dIFFT : imag | {4 }
	Port: dIFFT : sampleCount | {1 }
  - Chain level:
	State 1
		store_ln1496 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln1516 : 1
		icmp_ln1516_1 : 2
		add_ln1516 : 1
		br_ln1516 : 3
		conv_i : 2
		write_ln1523 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		n_cast : 1
		icmp_ln1502 : 2
		add_ln1502 : 1
		br_ln1502 : 3
		angle_assign : 1
		angle : 1
		div : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp : 1
		trunc_ln877 : 1
		icmp_ln877 : 2
		icmp_ln877_1 : 2
		or_ln877 : 3
		and_ln877 : 3
		and_ln879 : 3
		select_ln879 : 3
		angle_assign_4 : 4
	State 45
	State 46
	State 47
	State 48
	State 49
		tmp_4 : 1
		trunc_ln884 : 1
		icmp_ln884 : 2
		icmp_ln884_1 : 2
		or_ln884 : 3
		and_ln884 : 3
		and_ln887 : 3
		xor_ln884 : 3
		and_ln887_1 : 3
	State 50
		angle_assign_s : 1
		x2 : 2
		term1 : 1
		mul_i18_i_i : 2
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		bit_sel : 1
		xor_ln928 : 2
		trunc_ln928 : 1
		xor_ln : 2
		bitcast_ln928_1 : 3
		realPart : 4
		mul4_i : 5
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
		bitcast_ln1523 : 1
		store_ln1523 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_180            |    3    |    0    |   445   |   781   |
|          |            grp_fu_186            |    3    |    0    |   445   |   781   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_fmod_double_s_fu_174 |    0    |  0.978  |   572   |   938   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_195            |    11   |    0    |   317   |   208   |
|          |            grp_fu_200            |    11   |    0    |   317   |   208   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln879_fu_375       |    0    |    0    |    0    |    56   |
|          |       angle_assign_4_fu_382      |    0    |    0    |    0    |    56   |
|  select  |       select_ln1114_fu_476       |    0    |    0    |    0    |    56   |
|          |           term1_fu_482           |    0    |    0    |    0    |    56   |
|          |          realPart_fu_529         |    0    |    0    |    0    |    56   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        icmp_ln1516_fu_273        |    0    |    0    |    0    |    39   |
|          |       icmp_ln1516_1_fu_294       |    0    |    0    |    0    |    39   |
|          |        icmp_ln1502_fu_313        |    0    |    0    |    0    |    39   |
|   icmp   |         icmp_ln877_fu_345        |    0    |    0    |    0    |    18   |
|          |        icmp_ln877_1_fu_351       |    0    |    0    |    0    |    59   |
|          |         icmp_ln884_fu_407        |    0    |    0    |    0    |    18   |
|          |        icmp_ln884_1_fu_413       |    0    |    0    |    0    |    59   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |         add_ln1516_fu_299        |    0    |    0    |    0    |    38   |
|          |         add_ln1502_fu_318        |    0    |    0    |    0    |    38   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         and_ln877_fu_363         |    0    |    0    |    0    |    2    |
|          |         and_ln879_fu_369         |    0    |    0    |    0    |    2    |
|    and   |         and_ln884_fu_425         |    0    |    0    |    0    |    2    |
|          |         and_ln887_fu_431         |    0    |    0    |    0    |    2    |
|          |        and_ln887_1_fu_443        |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
| sparsemux|       angle_assign_s_fu_455      |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln877_fu_357         |    0    |    0    |    0    |    2    |
|    or    |          or_ln884_fu_419         |    0    |    0    |    0    |    2    |
|          |           negate_fu_491          |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln884_fu_437         |    0    |    0    |    0    |    2    |
|          |         xor_ln928_fu_507         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |   sampleCount_read_read_fu_114   |    0    |    0    |    0    |    0    |
|   read   |      real_r_read_read_fu_120     |    0    |    0    |    0    |    0    |
|          |       imag_read_read_fu_126      |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |     write_ln1523_write_fu_132    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   ddiv   |            grp_fu_208            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   dcmp   |            grp_fu_213            |    0    |    0    |    0    |    0    |
|          |            grp_fu_218            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitodp  |            grp_fu_225            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln1516_fu_289        |    0    |    0    |    0    |    0    |
|          |           n_cast_fu_309          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|            tmp_fu_331            |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_393           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        trunc_ln877_fu_341        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln884_fu_403        |    0    |    0    |    0    |    0    |
|          |        trunc_ln928_fu_513        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|         sel_tmp4_i_fu_449        |    0    |    0    |    0    |    0    |
|          |           xor_ln_fu_517          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|          bit_sel_fu_499          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    28   |  0.978  |   2096  |   3572  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      add_i_reg_686     |   64   |
|   add_ln1502_reg_613   |   31   |
|   add_ln1516_reg_595   |   31   |
|    and_ln884_reg_644   |    1   |
|   and_ln887_1_reg_657  |    1   |
|    and_ln887_reg_651   |    1   |
|     angle_1_reg_162    |   64   |
| angle_assign_4_reg_633 |   64   |
|  angle_assign_reg_618  |   64   |
| angle_assign_s_reg_662 |   64   |
|      angle_reg_628     |   64   |
|     conv_i_reg_600     |   64   |
|      conv_reg_568      |   64   |
|   deltaTheta_reg_605   |   64   |
|   icmp_ln1516_reg_573  |    1   |
|        k_reg_553       |   31   |
|        n_reg_139       |   31   |
|      p_phi_reg_547     |   64   |
|    realPart_reg_681    |   64   |
|     realSum_reg_150    |   64   |
|         reg_229        |   64   |
|         reg_237        |   64   |
|         reg_244        |   64   |
|         reg_248        |   64   |
|         reg_254        |   64   |
|         reg_262        |   64   |
|sampleCount_read_reg_560|   32   |
| signalVal_imag_reg_582 |   64   |
| signalVal_real_reg_577 |   64   |
|      term1_reg_668     |   64   |
|      term2_reg_676     |   64   |
|   zext_ln1516_reg_587  |   32   |
+------------------------+--------+
|          Total         |  1600  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| realSum_reg_150 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| angle_1_reg_162 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_180   |  p0  |   8  |  64  |   512  ||    0    ||    37   |
|    grp_fu_180   |  p1  |   8  |  64  |   512  ||    0    ||    43   |
|    grp_fu_186   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_186   |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_195   |  p0  |   8  |  64  |   512  ||    0    ||    43   |
|    grp_fu_195   |  p1  |  12  |  64  |   768  ||    0    ||    54   |
|    grp_fu_200   |  p0  |   4  |  64  |   256  ||    0    ||    20   |
|    grp_fu_200   |  p1  |   3  |  64  |   192  ||    0    ||    14   |
|    grp_fu_208   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_213   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_213   |  p1  |   2  |  64  |   128  |
|    grp_fu_218   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_218   |  p1  |   2  |  64  |   128  |
|    grp_fu_225   |  p0  |   4  |  32  |   128  ||    0    ||    20   |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |  4032  ||  9.564  ||    0    ||   294   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    0   |  2096  |  3572  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   294  |
|  Register |    -   |    -   |  1600  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   10   |  3696  |  3866  |
+-----------+--------+--------+--------+--------+
