<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › pinctrl-tegra30.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pinctrl-tegra30.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Pinctrl data for the NVIDIA Tegra30 pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011-2012, NVIDIA CORPORATION.  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinctrl.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinmux.h&gt;</span>

<span class="cp">#include &quot;pinctrl-tegra.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Most pins affected by the pinmux can also be GPIOs. Define these first.</span>
<span class="cm"> * These must match how the GPIO driver names/numbers its pins.</span>
<span class="cm"> */</span>
<span class="cp">#define _GPIO(offset)				(offset)</span>

<span class="cp">#define TEGRA_PIN_CLK_32K_OUT_PA0	_GPIO(0)</span>
<span class="cp">#define TEGRA_PIN_UART3_CTS_N_PA1	_GPIO(1)</span>
<span class="cp">#define TEGRA_PIN_DAP2_FS_PA2		_GPIO(2)</span>
<span class="cp">#define TEGRA_PIN_DAP2_SCLK_PA3		_GPIO(3)</span>
<span class="cp">#define TEGRA_PIN_DAP2_DIN_PA4		_GPIO(4)</span>
<span class="cp">#define TEGRA_PIN_DAP2_DOUT_PA5		_GPIO(5)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_CLK_PA6	_GPIO(6)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_CMD_PA7	_GPIO(7)</span>
<span class="cp">#define TEGRA_PIN_GMI_A17_PB0		_GPIO(8)</span>
<span class="cp">#define TEGRA_PIN_GMI_A18_PB1		_GPIO(9)</span>
<span class="cp">#define TEGRA_PIN_LCD_PWR0_PB2		_GPIO(10)</span>
<span class="cp">#define TEGRA_PIN_LCD_PCLK_PB3		_GPIO(11)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT3_PB4	_GPIO(12)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT2_PB5	_GPIO(13)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT1_PB6	_GPIO(14)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT0_PB7	_GPIO(15)</span>
<span class="cp">#define TEGRA_PIN_UART3_RTS_N_PC0	_GPIO(16)</span>
<span class="cp">#define TEGRA_PIN_LCD_PWR1_PC1		_GPIO(17)</span>
<span class="cp">#define TEGRA_PIN_UART2_TXD_PC2		_GPIO(18)</span>
<span class="cp">#define TEGRA_PIN_UART2_RXD_PC3		_GPIO(19)</span>
<span class="cp">#define TEGRA_PIN_GEN1_I2C_SCL_PC4	_GPIO(20)</span>
<span class="cp">#define TEGRA_PIN_GEN1_I2C_SDA_PC5	_GPIO(21)</span>
<span class="cp">#define TEGRA_PIN_LCD_PWR2_PC6		_GPIO(22)</span>
<span class="cp">#define TEGRA_PIN_GMI_WP_N_PC7		_GPIO(23)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT5_PD0	_GPIO(24)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT4_PD1	_GPIO(25)</span>
<span class="cp">#define TEGRA_PIN_LCD_DC1_PD2		_GPIO(26)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT6_PD3	_GPIO(27)</span>
<span class="cp">#define TEGRA_PIN_SDMMC3_DAT7_PD4	_GPIO(28)</span>
<span class="cp">#define TEGRA_PIN_VI_D1_PD5		_GPIO(29)</span>
<span class="cp">#define TEGRA_PIN_VI_VSYNC_PD6		_GPIO(30)</span>
<span class="cp">#define TEGRA_PIN_VI_HSYNC_PD7		_GPIO(31)</span>
<span class="cp">#define TEGRA_PIN_LCD_D0_PE0		_GPIO(32)</span>
<span class="cp">#define TEGRA_PIN_LCD_D1_PE1		_GPIO(33)</span>
<span class="cp">#define TEGRA_PIN_LCD_D2_PE2		_GPIO(34)</span>
<span class="cp">#define TEGRA_PIN_LCD_D3_PE3		_GPIO(35)</span>
<span class="cp">#define TEGRA_PIN_LCD_D4_PE4		_GPIO(36)</span>
<span class="cp">#define TEGRA_PIN_LCD_D5_PE5		_GPIO(37)</span>
<span class="cp">#define TEGRA_PIN_LCD_D6_PE6		_GPIO(38)</span>
<span class="cp">#define TEGRA_PIN_LCD_D7_PE7		_GPIO(39)</span>
<span class="cp">#define TEGRA_PIN_LCD_D8_PF0		_GPIO(40)</span>
<span class="cp">#define TEGRA_PIN_LCD_D9_PF1		_GPIO(41)</span>
<span class="cp">#define TEGRA_PIN_LCD_D10_PF2		_GPIO(42)</span>
<span class="cp">#define TEGRA_PIN_LCD_D11_PF3		_GPIO(43)</span>
<span class="cp">#define TEGRA_PIN_LCD_D12_PF4		_GPIO(44)</span>
<span class="cp">#define TEGRA_PIN_LCD_D13_PF5		_GPIO(45)</span>
<span class="cp">#define TEGRA_PIN_LCD_D14_PF6		_GPIO(46)</span>
<span class="cp">#define TEGRA_PIN_LCD_D15_PF7		_GPIO(47)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD0_PG0		_GPIO(48)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD1_PG1		_GPIO(49)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD2_PG2		_GPIO(50)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD3_PG3		_GPIO(51)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD4_PG4		_GPIO(52)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD5_PG5		_GPIO(53)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD6_PG6		_GPIO(54)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD7_PG7		_GPIO(55)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD8_PH0		_GPIO(56)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD9_PH1		_GPIO(57)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD10_PH2		_GPIO(58)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD11_PH3		_GPIO(59)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD12_PH4		_GPIO(60)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD13_PH5		_GPIO(61)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD14_PH6		_GPIO(62)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD15_PH7		_GPIO(63)</span>
<span class="cp">#define TEGRA_PIN_GMI_WR_N_PI0		_GPIO(64)</span>
<span class="cp">#define TEGRA_PIN_GMI_OE_N_PI1		_GPIO(65)</span>
<span class="cp">#define TEGRA_PIN_GMI_DQS_PI2		_GPIO(66)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS6_N_PI3		_GPIO(67)</span>
<span class="cp">#define TEGRA_PIN_GMI_RST_N_PI4		_GPIO(68)</span>
<span class="cp">#define TEGRA_PIN_GMI_IORDY_PI5		_GPIO(69)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS7_N_PI6		_GPIO(70)</span>
<span class="cp">#define TEGRA_PIN_GMI_WAIT_PI7		_GPIO(71)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS0_N_PJ0		_GPIO(72)</span>
<span class="cp">#define TEGRA_PIN_LCD_DE_PJ1		_GPIO(73)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS1_N_PJ2		_GPIO(74)</span>
<span class="cp">#define TEGRA_PIN_LCD_HSYNC_PJ3		_GPIO(75)</span>
<span class="cp">#define TEGRA_PIN_LCD_VSYNC_PJ4		_GPIO(76)</span>
<span class="cp">#define TEGRA_PIN_UART2_CTS_N_PJ5	_GPIO(77)</span>
<span class="cp">#define TEGRA_PIN_UART2_RTS_N_PJ6	_GPIO(78)</span>
<span class="cp">#define TEGRA_PIN_GMI_A16_PJ7		_GPIO(79)</span>
<span class="cp">#define TEGRA_PIN_GMI_ADV_N_PK0		_GPIO(80)</span>
<span class="cp">#define TEGRA_PIN_GMI_CLK_PK1		_GPIO(81)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS4_N_PK2		_GPIO(82)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS2_N_PK3		_GPIO(83)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS3_N_PK4		_GPIO(84)</span>
<span class="cp">#define TEGRA_PIN_SPDIF_OUT_PK5		_GPIO(85)</span>
<span class="cp">#define TEGRA_PIN_SPDIF_IN_PK6		_GPIO(86)</span>
<span class="cp">#define TEGRA_PIN_GMI_A19_PK7		_GPIO(87)</span>
<span class="cp">#define TEGRA_PIN_VI_D2_PL0		_GPIO(88)</span>
<span class="cp">#define TEGRA_PIN_VI_D3_PL1		_GPIO(89)</span>
<span class="cp">#define TEGRA_PIN_VI_D4_PL2		_GPIO(90)</span>
<span class="cp">#define TEGRA_PIN_VI_D5_PL3		_GPIO(91)</span>
<span class="cp">#define TEGRA_PIN_VI_D6_PL4		_GPIO(92)</span>
<span class="cp">#define TEGRA_PIN_VI_D7_PL5		_GPIO(93)</span>
<span class="cp">#define TEGRA_PIN_VI_D8_PL6		_GPIO(94)</span>
<span class="cp">#define TEGRA_PIN_VI_D9_PL7		_GPIO(95)</span>
<span class="cp">#define TEGRA_PIN_LCD_D16_PM0		_GPIO(96)</span>
<span class="cp">#define TEGRA_PIN_LCD_D17_PM1		_GPIO(97)</span>
<span class="cp">#define TEGRA_PIN_LCD_D18_PM2		_GPIO(98)</span>
<span class="cp">#define TEGRA_PIN_LCD_D19_PM3		_GPIO(99)</span>
<span class="cp">#define TEGRA_PIN_LCD_D20_PM4		_GPIO(100)</span>
<span class="cp">#define TEGRA_PIN_LCD_D21_PM5		_GPIO(101)</span>
<span class="cp">#define TEGRA_PIN_LCD_D22_PM6		_GPIO(102)</span>
<span class="cp">#define TEGRA_PIN_LCD_D23_PM7		_GPIO(103)</span>
<span class="cp">#define TEGRA_PIN_DAP1_FS_PN0		_GPIO(104)</span>
<span class="cp">#define TEGRA_PIN_DAP1_DIN_PN1		_GPIO(105)</span>
<span class="cp">#define TEGRA_PIN_DAP1_DOUT_PN2		_GPIO(106)</span>
<span class="cp">#define TEGRA_PIN_DAP1_SCLK_PN3		_GPIO(107)</span>
<span class="cp">#define TEGRA_PIN_LCD_CS0_N_PN4		_GPIO(108)</span>
<span class="cp">#define TEGRA_PIN_LCD_SDOUT_PN5		_GPIO(109)</span>
<span class="cp">#define TEGRA_PIN_LCD_DC0_PN6		_GPIO(110)</span>
<span class="cp">#define TEGRA_PIN_HDMI_INT_PN7		_GPIO(111)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA7_PO0	_GPIO(112)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA0_PO1	_GPIO(113)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA1_PO2	_GPIO(114)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA2_PO3	_GPIO(115)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA3_PO4	_GPIO(116)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA4_PO5	_GPIO(117)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA5_PO6	_GPIO(118)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA6_PO7	_GPIO(119)</span>
<span class="cp">#define TEGRA_PIN_DAP3_FS_PP0		_GPIO(120)</span>
<span class="cp">#define TEGRA_PIN_DAP3_DIN_PP1		_GPIO(121)</span>
<span class="cp">#define TEGRA_PIN_DAP3_DOUT_PP2		_GPIO(122)</span>
<span class="cp">#define TEGRA_PIN_DAP3_SCLK_PP3		_GPIO(123)</span>
<span class="cp">#define TEGRA_PIN_DAP4_FS_PP4		_GPIO(124)</span>
<span class="cp">#define TEGRA_PIN_DAP4_DIN_PP5		_GPIO(125)</span>
<span class="cp">#define TEGRA_PIN_DAP4_DOUT_PP6		_GPIO(126)</span>
<span class="cp">#define TEGRA_PIN_DAP4_SCLK_PP7		_GPIO(127)</span>
<span class="cp">#define TEGRA_PIN_KB_COL0_PQ0		_GPIO(128)</span>
<span class="cp">#define TEGRA_PIN_KB_COL1_PQ1		_GPIO(129)</span>
<span class="cp">#define TEGRA_PIN_KB_COL2_PQ2		_GPIO(130)</span>
<span class="cp">#define TEGRA_PIN_KB_COL3_PQ3		_GPIO(131)</span>
<span class="cp">#define TEGRA_PIN_KB_COL4_PQ4		_GPIO(132)</span>
<span class="cp">#define TEGRA_PIN_KB_COL5_PQ5		_GPIO(133)</span>
<span class="cp">#define TEGRA_PIN_KB_COL6_PQ6		_GPIO(134)</span>
<span class="cp">#define TEGRA_PIN_KB_COL7_PQ7		_GPIO(135)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW0_PR0		_GPIO(136)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW1_PR1		_GPIO(137)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW2_PR2		_GPIO(138)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW3_PR3		_GPIO(139)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW4_PR4		_GPIO(140)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW5_PR5		_GPIO(141)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW6_PR6		_GPIO(142)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW7_PR7		_GPIO(143)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW8_PS0		_GPIO(144)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW9_PS1		_GPIO(145)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW10_PS2		_GPIO(146)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW11_PS3		_GPIO(147)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW12_PS4		_GPIO(148)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW13_PS5		_GPIO(149)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW14_PS6		_GPIO(150)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW15_PS7		_GPIO(151)</span>
<span class="cp">#define TEGRA_PIN_VI_PCLK_PT0		_GPIO(152)</span>
<span class="cp">#define TEGRA_PIN_VI_MCLK_PT1		_GPIO(153)</span>
<span class="cp">#define TEGRA_PIN_VI_D10_PT2		_GPIO(154)</span>
<span class="cp">#define TEGRA_PIN_VI_D11_PT3		_GPIO(155)</span>
<span class="cp">#define TEGRA_PIN_VI_D0_PT4		_GPIO(156)</span>
<span class="cp">#define TEGRA_PIN_GEN2_I2C_SCL_PT5	_GPIO(157)</span>
<span class="cp">#define TEGRA_PIN_GEN2_I2C_SDA_PT6	_GPIO(158)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_CMD_PT7	_GPIO(159)</span>
<span class="cp">#define TEGRA_PIN_PU0			_GPIO(160)</span>
<span class="cp">#define TEGRA_PIN_PU1			_GPIO(161)</span>
<span class="cp">#define TEGRA_PIN_PU2			_GPIO(162)</span>
<span class="cp">#define TEGRA_PIN_PU3			_GPIO(163)</span>
<span class="cp">#define TEGRA_PIN_PU4			_GPIO(164)</span>
<span class="cp">#define TEGRA_PIN_PU5			_GPIO(165)</span>
<span class="cp">#define TEGRA_PIN_PU6			_GPIO(166)</span>
<span class="cp">#define TEGRA_PIN_JTAG_RTCK_PU7		_GPIO(167)</span>
<span class="cp">#define TEGRA_PIN_PV0			_GPIO(168)</span>
<span class="cp">#define TEGRA_PIN_PV1			_GPIO(169)</span>
<span class="cp">#define TEGRA_PIN_PV2			_GPIO(170)</span>
<span class="cp">#define TEGRA_PIN_PV3			_GPIO(171)</span>
<span class="cp">#define TEGRA_PIN_DDC_SCL_PV4		_GPIO(172)</span>
<span class="cp">#define TEGRA_PIN_DDC_SDA_PV5		_GPIO(173)</span>
<span class="cp">#define TEGRA_PIN_CRT_HSYNC_PV6		_GPIO(174)</span>
<span class="cp">#define TEGRA_PIN_CRT_VSYNC_PV7		_GPIO(175)</span>
<span class="cp">#define TEGRA_PIN_LCD_CS1_N_PW0		_GPIO(176)</span>
<span class="cp">#define TEGRA_PIN_LCD_M1_PW1		_GPIO(177)</span>
<span class="cp">#define TEGRA_PIN_SPI2_CS1_N_PW2	_GPIO(178)</span>
<span class="cp">#define TEGRA_PIN_SPI2_CS2_N_PW3	_GPIO(179)</span>
<span class="cp">#define TEGRA_PIN_CLK1_OUT_PW4		_GPIO(180)</span>
<span class="cp">#define TEGRA_PIN_CLK2_OUT_PW5		_GPIO(181)</span>
<span class="cp">#define TEGRA_PIN_UART3_TXD_PW6		_GPIO(182)</span>
<span class="cp">#define TEGRA_PIN_UART3_RXD_PW7		_GPIO(183)</span>
<span class="cp">#define TEGRA_PIN_SPI2_MOSI_PX0		_GPIO(184)</span>
<span class="cp">#define TEGRA_PIN_SPI2_MISO_PX1		_GPIO(185)</span>
<span class="cp">#define TEGRA_PIN_SPI2_SCK_PX2		_GPIO(186)</span>
<span class="cp">#define TEGRA_PIN_SPI2_CS0_N_PX3	_GPIO(187)</span>
<span class="cp">#define TEGRA_PIN_SPI1_MOSI_PX4		_GPIO(188)</span>
<span class="cp">#define TEGRA_PIN_SPI1_SCK_PX5		_GPIO(189)</span>
<span class="cp">#define TEGRA_PIN_SPI1_CS0_N_PX6	_GPIO(190)</span>
<span class="cp">#define TEGRA_PIN_SPI1_MISO_PX7		_GPIO(191)</span>
<span class="cp">#define TEGRA_PIN_ULPI_CLK_PY0		_GPIO(192)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DIR_PY1		_GPIO(193)</span>
<span class="cp">#define TEGRA_PIN_ULPI_NXT_PY2		_GPIO(194)</span>
<span class="cp">#define TEGRA_PIN_ULPI_STP_PY3		_GPIO(195)</span>
<span class="cp">#define TEGRA_PIN_SDMMC1_DAT3_PY4	_GPIO(196)</span>
<span class="cp">#define TEGRA_PIN_SDMMC1_DAT2_PY5	_GPIO(197)</span>
<span class="cp">#define TEGRA_PIN_SDMMC1_DAT1_PY6	_GPIO(198)</span>
<span class="cp">#define TEGRA_PIN_SDMMC1_DAT0_PY7	_GPIO(199)</span>
<span class="cp">#define TEGRA_PIN_SDMMC1_CLK_PZ0	_GPIO(200)</span>
<span class="cp">#define TEGRA_PIN_SDMMC1_CMD_PZ1	_GPIO(201)</span>
<span class="cp">#define TEGRA_PIN_LCD_SDIN_PZ2		_GPIO(202)</span>
<span class="cp">#define TEGRA_PIN_LCD_WR_N_PZ3		_GPIO(203)</span>
<span class="cp">#define TEGRA_PIN_LCD_SCK_PZ4		_GPIO(204)</span>
<span class="cp">#define TEGRA_PIN_SYS_CLK_REQ_PZ5	_GPIO(205)</span>
<span class="cp">#define TEGRA_PIN_PWR_I2C_SCL_PZ6	_GPIO(206)</span>
<span class="cp">#define TEGRA_PIN_PWR_I2C_SDA_PZ7	_GPIO(207)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT0_PAA0	_GPIO(208)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT1_PAA1	_GPIO(209)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT2_PAA2	_GPIO(210)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT3_PAA3	_GPIO(211)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT4_PAA4	_GPIO(212)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT5_PAA5	_GPIO(213)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT6_PAA6	_GPIO(214)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_DAT7_PAA7	_GPIO(215)</span>
<span class="cp">#define TEGRA_PIN_PBB0			_GPIO(216)</span>
<span class="cp">#define TEGRA_PIN_CAM_I2C_SCL_PBB1	_GPIO(217)</span>
<span class="cp">#define TEGRA_PIN_CAM_I2C_SDA_PBB2	_GPIO(218)</span>
<span class="cp">#define TEGRA_PIN_PBB3			_GPIO(219)</span>
<span class="cp">#define TEGRA_PIN_PBB4			_GPIO(220)</span>
<span class="cp">#define TEGRA_PIN_PBB5			_GPIO(221)</span>
<span class="cp">#define TEGRA_PIN_PBB6			_GPIO(222)</span>
<span class="cp">#define TEGRA_PIN_PBB7			_GPIO(223)</span>
<span class="cp">#define TEGRA_PIN_CAM_MCLK_PCC0		_GPIO(224)</span>
<span class="cp">#define TEGRA_PIN_PCC1			_GPIO(225)</span>
<span class="cp">#define TEGRA_PIN_PCC2			_GPIO(226)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_RST_N_PCC3	_GPIO(227)</span>
<span class="cp">#define TEGRA_PIN_SDMMC4_CLK_PCC4	_GPIO(228)</span>
<span class="cp">#define TEGRA_PIN_CLK2_REQ_PCC5		_GPIO(229)</span>
<span class="cp">#define TEGRA_PIN_PEX_L2_RST_N_PCC6	_GPIO(230)</span>
<span class="cp">#define TEGRA_PIN_PEX_L2_CLKREQ_N_PCC7	_GPIO(231)</span>
<span class="cp">#define TEGRA_PIN_PEX_L0_PRSNT_N_PDD0	_GPIO(232)</span>
<span class="cp">#define TEGRA_PIN_PEX_L0_RST_N_PDD1	_GPIO(233)</span>
<span class="cp">#define TEGRA_PIN_PEX_L0_CLKREQ_N_PDD2	_GPIO(234)</span>
<span class="cp">#define TEGRA_PIN_PEX_WAKE_N_PDD3	_GPIO(235)</span>
<span class="cp">#define TEGRA_PIN_PEX_L1_PRSNT_N_PDD4	_GPIO(236)</span>
<span class="cp">#define TEGRA_PIN_PEX_L1_RST_N_PDD5	_GPIO(237)</span>
<span class="cp">#define TEGRA_PIN_PEX_L1_CLKREQ_N_PDD6	_GPIO(238)</span>
<span class="cp">#define TEGRA_PIN_PEX_L2_PRSNT_N_PDD7	_GPIO(239)</span>
<span class="cp">#define TEGRA_PIN_CLK3_OUT_PEE0		_GPIO(240)</span>
<span class="cp">#define TEGRA_PIN_CLK3_REQ_PEE1		_GPIO(241)</span>
<span class="cp">#define TEGRA_PIN_CLK1_REQ_PEE2		_GPIO(242)</span>
<span class="cp">#define TEGRA_PIN_HDMI_CEC_PEE3		_GPIO(243)</span>
<span class="cp">#define TEGRA_PIN_PEE4			_GPIO(244)</span>
<span class="cp">#define TEGRA_PIN_PEE5			_GPIO(245)</span>
<span class="cp">#define TEGRA_PIN_PEE6			_GPIO(246)</span>
<span class="cp">#define TEGRA_PIN_PEE7			_GPIO(247)</span>

<span class="cm">/* All non-GPIO pins follow */</span>
<span class="cp">#define NUM_GPIOS				(TEGRA_PIN_PEE7 + 1)</span>
<span class="cp">#define _PIN(offset)				(NUM_GPIOS + (offset))</span>

<span class="cm">/* Non-GPIO pins */</span>
<span class="cp">#define TEGRA_PIN_CLK_32K_IN		_PIN(0)</span>
<span class="cp">#define TEGRA_PIN_CORE_PWR_REQ		_PIN(1)</span>
<span class="cp">#define TEGRA_PIN_CPU_PWR_REQ		_PIN(2)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TCK		_PIN(3)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TDI		_PIN(4)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TDO		_PIN(5)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TMS		_PIN(6)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TRST_N		_PIN(7)</span>
<span class="cp">#define TEGRA_PIN_OWR			_PIN(8)</span>
<span class="cp">#define TEGRA_PIN_PWR_INT_N		_PIN(9)</span>
<span class="cp">#define TEGRA_PIN_SYS_RESET_N		_PIN(10)</span>
<span class="cp">#define TEGRA_PIN_TEST_MODE_EN		_PIN(11)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pinctrl_pin_desc</span> <span class="n">tegra30_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK_32K_OUT_PA0</span><span class="p">,</span> <span class="s">&quot;CLK_32K_OUT PA0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_CTS_N_PA1</span><span class="p">,</span> <span class="s">&quot;UART3_CTS_N PA1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_FS_PA2</span><span class="p">,</span> <span class="s">&quot;DAP2_FS PA2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_SCLK_PA3</span><span class="p">,</span> <span class="s">&quot;DAP2_SCLK PA3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_DIN_PA4</span><span class="p">,</span> <span class="s">&quot;DAP2_DIN PA4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_DOUT_PA5</span><span class="p">,</span> <span class="s">&quot;DAP2_DOUT PA5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_CLK_PA6</span><span class="p">,</span> <span class="s">&quot;SDMMC3_CLK PA6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_CMD_PA7</span><span class="p">,</span> <span class="s">&quot;SDMMC3_CMD PA7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_A17_PB0</span><span class="p">,</span> <span class="s">&quot;GMI_A17 PB0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_A18_PB1</span><span class="p">,</span> <span class="s">&quot;GMI_A18 PB1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PWR0_PB2</span><span class="p">,</span> <span class="s">&quot;LCD_PWR0 PB2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PCLK_PB3</span><span class="p">,</span> <span class="s">&quot;LCD_PCLK PB3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT3_PB4</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT3 PB4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT2_PB5</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT2 PB5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT1_PB6</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT1 PB6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT0_PB7</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT0 PB7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_RTS_N_PC0</span><span class="p">,</span> <span class="s">&quot;UART3_RTS_N PC0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PWR1_PC1</span><span class="p">,</span> <span class="s">&quot;LCD_PWR1 PC1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_TXD_PC2</span><span class="p">,</span> <span class="s">&quot;UART2_TXD PC2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_RXD_PC3</span><span class="p">,</span> <span class="s">&quot;UART2_RXD PC3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN1_I2C_SCL_PC4</span><span class="p">,</span> <span class="s">&quot;GEN1_I2C_SCL PC4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN1_I2C_SDA_PC5</span><span class="p">,</span> <span class="s">&quot;GEN1_I2C_SDA PC5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PWR2_PC6</span><span class="p">,</span> <span class="s">&quot;LCD_PWR2 PC6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_WP_N_PC7</span><span class="p">,</span> <span class="s">&quot;GMI_WP_N PC7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT5_PD0</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT5 PD0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT4_PD1</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT4 PD1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_DC1_PD2</span><span class="p">,</span> <span class="s">&quot;LCD_DC1 PD2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT6_PD3</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT6 PD3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC3_DAT7_PD4</span><span class="p">,</span> <span class="s">&quot;SDMMC3_DAT7 PD4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D1_PD5</span><span class="p">,</span> <span class="s">&quot;VI_D1 PD5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_VSYNC_PD6</span><span class="p">,</span> <span class="s">&quot;VI_VSYNC PD6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_HSYNC_PD7</span><span class="p">,</span> <span class="s">&quot;VI_HSYNC PD7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D0_PE0</span><span class="p">,</span> <span class="s">&quot;LCD_D0 PE0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D1_PE1</span><span class="p">,</span> <span class="s">&quot;LCD_D1 PE1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D2_PE2</span><span class="p">,</span> <span class="s">&quot;LCD_D2 PE2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D3_PE3</span><span class="p">,</span> <span class="s">&quot;LCD_D3 PE3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D4_PE4</span><span class="p">,</span> <span class="s">&quot;LCD_D4 PE4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D5_PE5</span><span class="p">,</span> <span class="s">&quot;LCD_D5 PE5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D6_PE6</span><span class="p">,</span> <span class="s">&quot;LCD_D6 PE6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D7_PE7</span><span class="p">,</span> <span class="s">&quot;LCD_D7 PE7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D8_PF0</span><span class="p">,</span> <span class="s">&quot;LCD_D8 PF0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D9_PF1</span><span class="p">,</span> <span class="s">&quot;LCD_D9 PF1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D10_PF2</span><span class="p">,</span> <span class="s">&quot;LCD_D10 PF2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D11_PF3</span><span class="p">,</span> <span class="s">&quot;LCD_D11 PF3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D12_PF4</span><span class="p">,</span> <span class="s">&quot;LCD_D12 PF4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D13_PF5</span><span class="p">,</span> <span class="s">&quot;LCD_D13 PF5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D14_PF6</span><span class="p">,</span> <span class="s">&quot;LCD_D14 PF6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D15_PF7</span><span class="p">,</span> <span class="s">&quot;LCD_D15 PF7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD0_PG0</span><span class="p">,</span> <span class="s">&quot;GMI_AD0 PG0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD1_PG1</span><span class="p">,</span> <span class="s">&quot;GMI_AD1 PG1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD2_PG2</span><span class="p">,</span> <span class="s">&quot;GMI_AD2 PG2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD3_PG3</span><span class="p">,</span> <span class="s">&quot;GMI_AD3 PG3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD4_PG4</span><span class="p">,</span> <span class="s">&quot;GMI_AD4 PG4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD5_PG5</span><span class="p">,</span> <span class="s">&quot;GMI_AD5 PG5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD6_PG6</span><span class="p">,</span> <span class="s">&quot;GMI_AD6 PG6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD7_PG7</span><span class="p">,</span> <span class="s">&quot;GMI_AD7 PG7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD8_PH0</span><span class="p">,</span> <span class="s">&quot;GMI_AD8 PH0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD9_PH1</span><span class="p">,</span> <span class="s">&quot;GMI_AD9 PH1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD10_PH2</span><span class="p">,</span> <span class="s">&quot;GMI_AD10 PH2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD11_PH3</span><span class="p">,</span> <span class="s">&quot;GMI_AD11 PH3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD12_PH4</span><span class="p">,</span> <span class="s">&quot;GMI_AD12 PH4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD13_PH5</span><span class="p">,</span> <span class="s">&quot;GMI_AD13 PH5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD14_PH6</span><span class="p">,</span> <span class="s">&quot;GMI_AD14 PH6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD15_PH7</span><span class="p">,</span> <span class="s">&quot;GMI_AD15 PH7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_WR_N_PI0</span><span class="p">,</span> <span class="s">&quot;GMI_WR_N PI0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_OE_N_PI1</span><span class="p">,</span> <span class="s">&quot;GMI_OE_N PI1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_DQS_PI2</span><span class="p">,</span> <span class="s">&quot;GMI_DQS PI2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS6_N_PI3</span><span class="p">,</span> <span class="s">&quot;GMI_CS6_N PI3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_RST_N_PI4</span><span class="p">,</span> <span class="s">&quot;GMI_RST_N PI4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_IORDY_PI5</span><span class="p">,</span> <span class="s">&quot;GMI_IORDY PI5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS7_N_PI6</span><span class="p">,</span> <span class="s">&quot;GMI_CS7_N PI6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_WAIT_PI7</span><span class="p">,</span> <span class="s">&quot;GMI_WAIT PI7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS0_N_PJ0</span><span class="p">,</span> <span class="s">&quot;GMI_CS0_N PJ0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_DE_PJ1</span><span class="p">,</span> <span class="s">&quot;LCD_DE PJ1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS1_N_PJ2</span><span class="p">,</span> <span class="s">&quot;GMI_CS1_N PJ2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_HSYNC_PJ3</span><span class="p">,</span> <span class="s">&quot;LCD_HSYNC PJ3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_VSYNC_PJ4</span><span class="p">,</span> <span class="s">&quot;LCD_VSYNC PJ4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_CTS_N_PJ5</span><span class="p">,</span> <span class="s">&quot;UART2_CTS_N PJ5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_RTS_N_PJ6</span><span class="p">,</span> <span class="s">&quot;UART2_RTS_N PJ6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_A16_PJ7</span><span class="p">,</span> <span class="s">&quot;GMI_A16 PJ7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_ADV_N_PK0</span><span class="p">,</span> <span class="s">&quot;GMI_ADV_N PK0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CLK_PK1</span><span class="p">,</span> <span class="s">&quot;GMI_CLK PK1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS4_N_PK2</span><span class="p">,</span> <span class="s">&quot;GMI_CS4_N PK2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS2_N_PK3</span><span class="p">,</span> <span class="s">&quot;GMI_CS2_N PK3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS3_N_PK4</span><span class="p">,</span> <span class="s">&quot;GMI_CS3_N PK4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPDIF_OUT_PK5</span><span class="p">,</span> <span class="s">&quot;SPDIF_OUT PK5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPDIF_IN_PK6</span><span class="p">,</span> <span class="s">&quot;SPDIF_IN PK6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_A19_PK7</span><span class="p">,</span> <span class="s">&quot;GMI_A19 PK7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D2_PL0</span><span class="p">,</span> <span class="s">&quot;VI_D2 PL0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D3_PL1</span><span class="p">,</span> <span class="s">&quot;VI_D3 PL1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D4_PL2</span><span class="p">,</span> <span class="s">&quot;VI_D4 PL2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D5_PL3</span><span class="p">,</span> <span class="s">&quot;VI_D5 PL3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D6_PL4</span><span class="p">,</span> <span class="s">&quot;VI_D6 PL4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D7_PL5</span><span class="p">,</span> <span class="s">&quot;VI_D7 PL5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D8_PL6</span><span class="p">,</span> <span class="s">&quot;VI_D8 PL6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D9_PL7</span><span class="p">,</span> <span class="s">&quot;VI_D9 PL7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D16_PM0</span><span class="p">,</span> <span class="s">&quot;LCD_D16 PM0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D17_PM1</span><span class="p">,</span> <span class="s">&quot;LCD_D17 PM1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D18_PM2</span><span class="p">,</span> <span class="s">&quot;LCD_D18 PM2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D19_PM3</span><span class="p">,</span> <span class="s">&quot;LCD_D19 PM3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D20_PM4</span><span class="p">,</span> <span class="s">&quot;LCD_D20 PM4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D21_PM5</span><span class="p">,</span> <span class="s">&quot;LCD_D21 PM5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D22_PM6</span><span class="p">,</span> <span class="s">&quot;LCD_D22 PM6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D23_PM7</span><span class="p">,</span> <span class="s">&quot;LCD_D23 PM7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_FS_PN0</span><span class="p">,</span> <span class="s">&quot;DAP1_FS PN0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_DIN_PN1</span><span class="p">,</span> <span class="s">&quot;DAP1_DIN PN1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_DOUT_PN2</span><span class="p">,</span> <span class="s">&quot;DAP1_DOUT PN2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_SCLK_PN3</span><span class="p">,</span> <span class="s">&quot;DAP1_SCLK PN3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_CS0_N_PN4</span><span class="p">,</span> <span class="s">&quot;LCD_CS0_N PN4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_SDOUT_PN5</span><span class="p">,</span> <span class="s">&quot;LCD_SDOUT PN5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_DC0_PN6</span><span class="p">,</span> <span class="s">&quot;LCD_DC0 PN6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_HDMI_INT_PN7</span><span class="p">,</span> <span class="s">&quot;HDMI_INT PN7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA7_PO0</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA7 PO0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA0_PO1</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA0 PO1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA1_PO2</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA1 PO2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA2_PO3</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA2 PO3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA3_PO4</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA3 PO4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA4_PO5</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA4 PO5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA5_PO6</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA5 PO6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA6_PO7</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA6 PO7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_FS_PP0</span><span class="p">,</span> <span class="s">&quot;DAP3_FS PP0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_DIN_PP1</span><span class="p">,</span> <span class="s">&quot;DAP3_DIN PP1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_DOUT_PP2</span><span class="p">,</span> <span class="s">&quot;DAP3_DOUT PP2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_SCLK_PP3</span><span class="p">,</span> <span class="s">&quot;DAP3_SCLK PP3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_FS_PP4</span><span class="p">,</span> <span class="s">&quot;DAP4_FS PP4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_DIN_PP5</span><span class="p">,</span> <span class="s">&quot;DAP4_DIN PP5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_DOUT_PP6</span><span class="p">,</span> <span class="s">&quot;DAP4_DOUT PP6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_SCLK_PP7</span><span class="p">,</span> <span class="s">&quot;DAP4_SCLK PP7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL0_PQ0</span><span class="p">,</span> <span class="s">&quot;KB_COL0 PQ0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL1_PQ1</span><span class="p">,</span> <span class="s">&quot;KB_COL1 PQ1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL2_PQ2</span><span class="p">,</span> <span class="s">&quot;KB_COL2 PQ2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL3_PQ3</span><span class="p">,</span> <span class="s">&quot;KB_COL3 PQ3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL4_PQ4</span><span class="p">,</span> <span class="s">&quot;KB_COL4 PQ4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL5_PQ5</span><span class="p">,</span> <span class="s">&quot;KB_COL5 PQ5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL6_PQ6</span><span class="p">,</span> <span class="s">&quot;KB_COL6 PQ6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL7_PQ7</span><span class="p">,</span> <span class="s">&quot;KB_COL7 PQ7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW0_PR0</span><span class="p">,</span> <span class="s">&quot;KB_ROW0 PR0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW1_PR1</span><span class="p">,</span> <span class="s">&quot;KB_ROW1 PR1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW2_PR2</span><span class="p">,</span> <span class="s">&quot;KB_ROW2 PR2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW3_PR3</span><span class="p">,</span> <span class="s">&quot;KB_ROW3 PR3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW4_PR4</span><span class="p">,</span> <span class="s">&quot;KB_ROW4 PR4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW5_PR5</span><span class="p">,</span> <span class="s">&quot;KB_ROW5 PR5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW6_PR6</span><span class="p">,</span> <span class="s">&quot;KB_ROW6 PR6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW7_PR7</span><span class="p">,</span> <span class="s">&quot;KB_ROW7 PR7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW8_PS0</span><span class="p">,</span> <span class="s">&quot;KB_ROW8 PS0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW9_PS1</span><span class="p">,</span> <span class="s">&quot;KB_ROW9 PS1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW10_PS2</span><span class="p">,</span> <span class="s">&quot;KB_ROW10 PS2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW11_PS3</span><span class="p">,</span> <span class="s">&quot;KB_ROW11 PS3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW12_PS4</span><span class="p">,</span> <span class="s">&quot;KB_ROW12 PS4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW13_PS5</span><span class="p">,</span> <span class="s">&quot;KB_ROW13 PS5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW14_PS6</span><span class="p">,</span> <span class="s">&quot;KB_ROW14 PS6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW15_PS7</span><span class="p">,</span> <span class="s">&quot;KB_ROW15 PS7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_PCLK_PT0</span><span class="p">,</span> <span class="s">&quot;VI_PCLK PT0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_MCLK_PT1</span><span class="p">,</span> <span class="s">&quot;VI_MCLK PT1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D10_PT2</span><span class="p">,</span> <span class="s">&quot;VI_D10 PT2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D11_PT3</span><span class="p">,</span> <span class="s">&quot;VI_D11 PT3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D0_PT4</span><span class="p">,</span> <span class="s">&quot;VI_D0 PT4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN2_I2C_SCL_PT5</span><span class="p">,</span> <span class="s">&quot;GEN2_I2C_SCL PT5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN2_I2C_SDA_PT6</span><span class="p">,</span> <span class="s">&quot;GEN2_I2C_SDA PT6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_CMD_PT7</span><span class="p">,</span> <span class="s">&quot;SDMMC4_CMD PT7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU0</span><span class="p">,</span> <span class="s">&quot;PU0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU1</span><span class="p">,</span> <span class="s">&quot;PU1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU2</span><span class="p">,</span> <span class="s">&quot;PU2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU3</span><span class="p">,</span> <span class="s">&quot;PU3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU4</span><span class="p">,</span> <span class="s">&quot;PU4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU5</span><span class="p">,</span> <span class="s">&quot;PU5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU6</span><span class="p">,</span> <span class="s">&quot;PU6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_RTCK_PU7</span><span class="p">,</span> <span class="s">&quot;JTAG_RTCK PU7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV0</span><span class="p">,</span> <span class="s">&quot;PV0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV1</span><span class="p">,</span> <span class="s">&quot;PV1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV2</span><span class="p">,</span> <span class="s">&quot;PV2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV3</span><span class="p">,</span> <span class="s">&quot;PV3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDC_SCL_PV4</span><span class="p">,</span> <span class="s">&quot;DDC_SCL PV4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDC_SDA_PV5</span><span class="p">,</span> <span class="s">&quot;DDC_SDA PV5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CRT_HSYNC_PV6</span><span class="p">,</span> <span class="s">&quot;CRT_HSYNC PV6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CRT_VSYNC_PV7</span><span class="p">,</span> <span class="s">&quot;CRT_VSYNC PV7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_CS1_N_PW0</span><span class="p">,</span> <span class="s">&quot;LCD_CS1_N PW0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_M1_PW1</span><span class="p">,</span> <span class="s">&quot;LCD_M1 PW1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_CS1_N_PW2</span><span class="p">,</span> <span class="s">&quot;SPI2_CS1_N PW2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_CS2_N_PW3</span><span class="p">,</span> <span class="s">&quot;SPI2_CS2_N PW3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK1_OUT_PW4</span><span class="p">,</span> <span class="s">&quot;CLK1_OUT PW4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK2_OUT_PW5</span><span class="p">,</span> <span class="s">&quot;CLK2_OUT PW5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_TXD_PW6</span><span class="p">,</span> <span class="s">&quot;UART3_TXD PW6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_RXD_PW7</span><span class="p">,</span> <span class="s">&quot;UART3_RXD PW7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_MOSI_PX0</span><span class="p">,</span> <span class="s">&quot;SPI2_MOSI PX0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_MISO_PX1</span><span class="p">,</span> <span class="s">&quot;SPI2_MISO PX1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_SCK_PX2</span><span class="p">,</span> <span class="s">&quot;SPI2_SCK PX2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_CS0_N_PX3</span><span class="p">,</span> <span class="s">&quot;SPI2_CS0_N PX3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_MOSI_PX4</span><span class="p">,</span> <span class="s">&quot;SPI1_MOSI PX4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_SCK_PX5</span><span class="p">,</span> <span class="s">&quot;SPI1_SCK PX5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_CS0_N_PX6</span><span class="p">,</span> <span class="s">&quot;SPI1_CS0_N PX6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_MISO_PX7</span><span class="p">,</span> <span class="s">&quot;SPI1_MISO PX7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_CLK_PY0</span><span class="p">,</span> <span class="s">&quot;ULPI_CLK PY0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DIR_PY1</span><span class="p">,</span> <span class="s">&quot;ULPI_DIR PY1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_NXT_PY2</span><span class="p">,</span> <span class="s">&quot;ULPI_NXT PY2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_STP_PY3</span><span class="p">,</span> <span class="s">&quot;ULPI_STP PY3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC1_DAT3_PY4</span><span class="p">,</span> <span class="s">&quot;SDMMC1_DAT3 PY4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC1_DAT2_PY5</span><span class="p">,</span> <span class="s">&quot;SDMMC1_DAT2 PY5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC1_DAT1_PY6</span><span class="p">,</span> <span class="s">&quot;SDMMC1_DAT1 PY6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC1_DAT0_PY7</span><span class="p">,</span> <span class="s">&quot;SDMMC1_DAT0 PY7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC1_CLK_PZ0</span><span class="p">,</span> <span class="s">&quot;SDMMC1_CLK PZ0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC1_CMD_PZ1</span><span class="p">,</span> <span class="s">&quot;SDMMC1_CMD PZ1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_SDIN_PZ2</span><span class="p">,</span> <span class="s">&quot;LCD_SDIN PZ2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_WR_N_PZ3</span><span class="p">,</span> <span class="s">&quot;LCD_WR_N PZ3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_SCK_PZ4</span><span class="p">,</span> <span class="s">&quot;LCD_SCK PZ4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SYS_CLK_REQ_PZ5</span><span class="p">,</span> <span class="s">&quot;SYS_CLK_REQ PZ5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PWR_I2C_SCL_PZ6</span><span class="p">,</span> <span class="s">&quot;PWR_I2C_SCL PZ6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PWR_I2C_SDA_PZ7</span><span class="p">,</span> <span class="s">&quot;PWR_I2C_SDA PZ7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT0_PAA0</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT0 PAA0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT1_PAA1</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT1 PAA1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT2_PAA2</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT2 PAA2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT3_PAA3</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT3 PAA3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT4_PAA4</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT4 PAA4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT5_PAA5</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT5 PAA5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT6_PAA6</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT6 PAA6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_DAT7_PAA7</span><span class="p">,</span> <span class="s">&quot;SDMMC4_DAT7 PAA7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB0</span><span class="p">,</span> <span class="s">&quot;PBB0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CAM_I2C_SCL_PBB1</span><span class="p">,</span> <span class="s">&quot;CAM_I2C_SCL PBB1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CAM_I2C_SDA_PBB2</span><span class="p">,</span> <span class="s">&quot;CAM_I2C_SDA PBB2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB3</span><span class="p">,</span> <span class="s">&quot;PBB3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB4</span><span class="p">,</span> <span class="s">&quot;PBB4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB5</span><span class="p">,</span> <span class="s">&quot;PBB5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB6</span><span class="p">,</span> <span class="s">&quot;PBB6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB7</span><span class="p">,</span> <span class="s">&quot;PBB7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CAM_MCLK_PCC0</span><span class="p">,</span> <span class="s">&quot;CAM_MCLK PCC0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PCC1</span><span class="p">,</span> <span class="s">&quot;PCC1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PCC2</span><span class="p">,</span> <span class="s">&quot;PCC2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_RST_N_PCC3</span><span class="p">,</span> <span class="s">&quot;SDMMC4_RST_N PCC3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDMMC4_CLK_PCC4</span><span class="p">,</span> <span class="s">&quot;SDMMC4_CLK PCC4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK2_REQ_PCC5</span><span class="p">,</span> <span class="s">&quot;CLK2_REQ PCC5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L2_RST_N_PCC6</span><span class="p">,</span> <span class="s">&quot;PEX_L2_RST_N PCC6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L2_CLKREQ_N_PCC7</span><span class="p">,</span> <span class="s">&quot;PEX_L2_CLKREQ_N PCC7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L0_PRSNT_N_PDD0</span><span class="p">,</span> <span class="s">&quot;PEX_L0_PRSNT_N PDD0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L0_RST_N_PDD1</span><span class="p">,</span> <span class="s">&quot;PEX_L0_RST_N PDD1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L0_CLKREQ_N_PDD2</span><span class="p">,</span> <span class="s">&quot;PEX_L0_CLKREQ_N PDD2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_WAKE_N_PDD3</span><span class="p">,</span> <span class="s">&quot;PEX_WAKE_N PDD3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L1_PRSNT_N_PDD4</span><span class="p">,</span> <span class="s">&quot;PEX_L1_PRSNT_N PDD4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L1_RST_N_PDD5</span><span class="p">,</span> <span class="s">&quot;PEX_L1_RST_N PDD5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L1_CLKREQ_N_PDD6</span><span class="p">,</span> <span class="s">&quot;PEX_L1_CLKREQ_N PDD6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEX_L2_PRSNT_N_PDD7</span><span class="p">,</span> <span class="s">&quot;PEX_L2_PRSNT_N PDD7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK3_OUT_PEE0</span><span class="p">,</span> <span class="s">&quot;CLK3_OUT PEE0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK3_REQ_PEE1</span><span class="p">,</span> <span class="s">&quot;CLK3_REQ PEE1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK1_REQ_PEE2</span><span class="p">,</span> <span class="s">&quot;CLK1_REQ PEE2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_HDMI_CEC_PEE3</span><span class="p">,</span> <span class="s">&quot;HDMI_CEC PEE3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEE4</span><span class="p">,</span> <span class="s">&quot;PEE4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEE5</span><span class="p">,</span> <span class="s">&quot;PEE5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEE6</span><span class="p">,</span> <span class="s">&quot;PEE6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PEE7</span><span class="p">,</span> <span class="s">&quot;PEE7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK_32K_IN</span><span class="p">,</span> <span class="s">&quot;CLK_32K_IN&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CORE_PWR_REQ</span><span class="p">,</span> <span class="s">&quot;CORE_PWR_REQ&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CPU_PWR_REQ</span><span class="p">,</span> <span class="s">&quot;CPU_PWR_REQ&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TCK</span><span class="p">,</span> <span class="s">&quot;JTAG_TCK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TDI</span><span class="p">,</span> <span class="s">&quot;JTAG_TDI&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TDO</span><span class="p">,</span> <span class="s">&quot;JTAG_TDO&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TMS</span><span class="p">,</span> <span class="s">&quot;JTAG_TMS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TRST_N</span><span class="p">,</span> <span class="s">&quot;JTAG_TRST_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_OWR</span><span class="p">,</span> <span class="s">&quot;OWR&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PWR_INT_N</span><span class="p">,</span> <span class="s">&quot;PWR_INT_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SYS_RESET_N</span><span class="p">,</span> <span class="s">&quot;SYS_RESET_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_TEST_MODE_EN</span><span class="p">,</span> <span class="s">&quot;TEST_MODE_EN&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk_32k_out_pa0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK_32K_OUT_PA0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart3_cts_n_pa1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_CTS_N_PA1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap2_fs_pa2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP2_FS_PA2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap2_sclk_pa3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP2_SCLK_PA3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap2_din_pa4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP2_DIN_PA4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap2_dout_pa5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP2_DOUT_PA5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_clk_pa6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_CLK_PA6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_cmd_pa7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_CMD_PA7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_a17_pb0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_A17_PB0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_a18_pb1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_A18_PB1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_pwr0_pb2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR0_PB2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_pclk_pb3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PCLK_PB3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat3_pb4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT3_PB4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat2_pb5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT2_PB5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat1_pb6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT1_PB6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat0_pb7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT0_PB7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart3_rts_n_pc0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_RTS_N_PC0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_pwr1_pc1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR1_PC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart2_txd_pc2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_TXD_PC2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart2_rxd_pc3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_RXD_PC3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gen1_i2c_scl_pc4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SCL_PC4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gen1_i2c_sda_pc5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SDA_PC5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_pwr2_pc6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR2_PC6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_wp_n_pc7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_WP_N_PC7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat5_pd0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT5_PD0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat4_pd1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT4_PD1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_dc1_pd2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_DC1_PD2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat6_pd3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT6_PD3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc3_dat7_pd4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT7_PD4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d1_pd5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D1_PD5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_vsync_pd6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_VSYNC_PD6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_hsync_pd7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_HSYNC_PD7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d0_pe0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D0_PE0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d1_pe1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D1_PE1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d2_pe2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D2_PE2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d3_pe3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D3_PE3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d4_pe4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D4_PE4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d5_pe5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D5_PE5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d6_pe6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D6_PE6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d7_pe7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D7_PE7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d8_pf0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D8_PF0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d9_pf1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D9_PF1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d10_pf2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D10_PF2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d11_pf3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D11_PF3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d12_pf4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D12_PF4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d13_pf5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D13_PF5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d14_pf6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D14_PF6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d15_pf7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D15_PF7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad0_pg0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD0_PG0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad1_pg1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD1_PG1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad2_pg2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD2_PG2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad3_pg3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD3_PG3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad4_pg4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD4_PG4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad5_pg5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD5_PG5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad6_pg6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD6_PG6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad7_pg7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD7_PG7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad8_ph0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD8_PH0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad9_ph1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD9_PH1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad10_ph2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD10_PH2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad11_ph3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD11_PH3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad12_ph4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD12_PH4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad13_ph5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD13_PH5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad14_ph6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD14_PH6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_ad15_ph7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD15_PH7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_wr_n_pi0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_WR_N_PI0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_oe_n_pi1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_OE_N_PI1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_dqs_pi2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_DQS_PI2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_cs6_n_pi3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS6_N_PI3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_rst_n_pi4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_RST_N_PI4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_iordy_pi5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_IORDY_PI5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_cs7_n_pi6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS7_N_PI6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_wait_pi7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_WAIT_PI7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_cs0_n_pj0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS0_N_PJ0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_de_pj1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_DE_PJ1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_cs1_n_pj2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS1_N_PJ2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_hsync_pj3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_HSYNC_PJ3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_vsync_pj4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_VSYNC_PJ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart2_cts_n_pj5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_CTS_N_PJ5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart2_rts_n_pj6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_RTS_N_PJ6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_a16_pj7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_A16_PJ7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_adv_n_pk0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_ADV_N_PK0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_clk_pk1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CLK_PK1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_cs4_n_pk2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS4_N_PK2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_cs2_n_pk3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS2_N_PK3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_cs3_n_pk4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS3_N_PK4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spdif_out_pk5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPDIF_OUT_PK5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spdif_in_pk6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPDIF_IN_PK6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmi_a19_pk7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_A19_PK7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d2_pl0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D2_PL0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d3_pl1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D3_PL1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d4_pl2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D4_PL2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d5_pl3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D5_PL3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d6_pl4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D6_PL4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d7_pl5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D7_PL5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d8_pl6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D8_PL6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d9_pl7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D9_PL7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d16_pm0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D16_PM0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d17_pm1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D17_PM1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d18_pm2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D18_PM2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d19_pm3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D19_PM3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d20_pm4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D20_PM4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d21_pm5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D21_PM5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d22_pm6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D22_PM6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_d23_pm7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D23_PM7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap1_fs_pn0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP1_FS_PN0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap1_din_pn1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP1_DIN_PN1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap1_dout_pn2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP1_DOUT_PN2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap1_sclk_pn3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP1_SCLK_PN3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_cs0_n_pn4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_CS0_N_PN4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_sdout_pn5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_SDOUT_PN5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_dc0_pn6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_DC0_PN6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">hdmi_int_pn7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_HDMI_INT_PN7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data7_po0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA7_PO0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data0_po1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA0_PO1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data1_po2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA1_PO2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data2_po3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA2_PO3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data3_po4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA3_PO4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data4_po5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA4_PO5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data5_po6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA5_PO6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_data6_po7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA6_PO7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap3_fs_pp0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP3_FS_PP0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap3_din_pp1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP3_DIN_PP1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap3_dout_pp2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP3_DOUT_PP2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap3_sclk_pp3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP3_SCLK_PP3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap4_fs_pp4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP4_FS_PP4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap4_din_pp5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP4_DIN_PP5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap4_dout_pp6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP4_DOUT_PP6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap4_sclk_pp7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP4_SCLK_PP7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col0_pq0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL0_PQ0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col1_pq1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL1_PQ1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col2_pq2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL2_PQ2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col3_pq3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL3_PQ3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col4_pq4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL4_PQ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col5_pq5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL5_PQ5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col6_pq6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL6_PQ6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_col7_pq7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL7_PQ7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row0_pr0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW0_PR0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row1_pr1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW1_PR1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row2_pr2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW2_PR2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row3_pr3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW3_PR3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row4_pr4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW4_PR4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row5_pr5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW5_PR5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row6_pr6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW6_PR6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row7_pr7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW7_PR7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row8_ps0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW8_PS0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row9_ps1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW9_PS1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row10_ps2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW10_PS2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row11_ps3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW11_PS3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row12_ps4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW12_PS4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row13_ps5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW13_PS5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row14_ps6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW14_PS6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kb_row15_ps7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW15_PS7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_pclk_pt0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_PCLK_PT0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_mclk_pt1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_MCLK_PT1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d10_pt2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D10_PT2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d11_pt3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D11_PT3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vi_d0_pt4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D0_PT4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gen2_i2c_scl_pt5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SCL_PT5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gen2_i2c_sda_pt6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SDA_PT6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_cmd_pt7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_CMD_PT7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pu0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pu1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pu2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pu3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pu4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pu5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pu6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">jtag_rtck_pu7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_JTAG_RTCK_PU7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pv0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PV0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pv1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PV1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pv2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PV2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pv3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ddc_scl_pv4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDC_SCL_PV4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ddc_sda_pv5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDC_SDA_PV5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">crt_hsync_pv6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CRT_HSYNC_PV6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">crt_vsync_pv7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CRT_VSYNC_PV7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_cs1_n_pw0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_CS1_N_PW0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_m1_pw1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_M1_PW1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi2_cs1_n_pw2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_CS1_N_PW2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi2_cs2_n_pw3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_CS2_N_PW3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk1_out_pw4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK1_OUT_PW4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk2_out_pw5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK2_OUT_PW5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart3_txd_pw6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_TXD_PW6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart3_rxd_pw7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_RXD_PW7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi2_mosi_px0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_MOSI_PX0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi2_miso_px1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_MISO_PX1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi2_sck_px2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_SCK_PX2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi2_cs0_n_px3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_CS0_N_PX3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi1_mosi_px4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI1_MOSI_PX4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi1_sck_px5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI1_SCK_PX5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi1_cs0_n_px6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI1_CS0_N_PX6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi1_miso_px7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI1_MISO_PX7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_clk_py0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_CLK_PY0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_dir_py1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DIR_PY1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_nxt_py2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_NXT_PY2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ulpi_stp_py3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_STP_PY3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc1_dat3_py4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT3_PY4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc1_dat2_py5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT2_PY5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc1_dat1_py6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT1_PY6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc1_dat0_py7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT0_PY7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc1_clk_pz0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC1_CLK_PZ0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc1_cmd_pz1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC1_CMD_PZ1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_sdin_pz2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_SDIN_PZ2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_wr_n_pz3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_WR_N_PZ3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcd_sck_pz4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_SCK_PZ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sys_clk_req_pz5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SYS_CLK_REQ_PZ5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwr_i2c_scl_pz6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SCL_PZ6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwr_i2c_sda_pz7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SDA_PZ7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat0_paa0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT0_PAA0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat1_paa1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT1_PAA1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat2_paa2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT2_PAA2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat3_paa3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT3_PAA3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat4_paa4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT4_PAA4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat5_paa5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT5_PAA5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat6_paa6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT6_PAA6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_dat7_paa7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT7_PAA7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pbb0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cam_i2c_scl_pbb1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SCL_PBB1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cam_i2c_sda_pbb2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SDA_PBB2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pbb3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pbb4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pbb5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pbb6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pbb7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cam_mclk_pcc0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CAM_MCLK_PCC0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pcc1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PCC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pcc2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PCC2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_rst_n_pcc3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_RST_N_PCC3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdmmc4_clk_pcc4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_CLK_PCC4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk2_req_pcc5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK2_REQ_PCC5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l2_rst_n_pcc6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L2_RST_N_PCC6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l2_clkreq_n_pcc7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L2_CLKREQ_N_PCC7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l0_prsnt_n_pdd0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L0_PRSNT_N_PDD0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l0_rst_n_pdd1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L0_RST_N_PDD1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l0_clkreq_n_pdd2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L0_CLKREQ_N_PDD2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_wake_n_pdd3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_WAKE_N_PDD3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l1_prsnt_n_pdd4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L1_PRSNT_N_PDD4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l1_rst_n_pdd5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L1_RST_N_PDD5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l1_clkreq_n_pdd6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L1_CLKREQ_N_PDD6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pex_l2_prsnt_n_pdd7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L2_PRSNT_N_PDD7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk3_out_pee0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK3_OUT_PEE0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk3_req_pee1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK3_REQ_PEE1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk1_req_pee2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK1_REQ_PEE2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">hdmi_cec_pee3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_HDMI_CEC_PEE3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clk_32k_in_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK_32K_IN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">core_pwr_req_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CORE_PWR_REQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cpu_pwr_req_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CPU_PWR_REQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">owr_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_OWR</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwr_int_n_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PWR_INT_N</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_ao1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW0_PR0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW1_PR1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW2_PR2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW3_PR3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW4_PR4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW5_PR5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW6_PR6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW7_PR7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SCL_PZ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SDA_PZ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SYS_RESET_N</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_ao2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK_32K_OUT_PA0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL0_PQ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL1_PQ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL2_PQ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL3_PQ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL4_PQ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL5_PQ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL6_PQ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL7_PQ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW8_PS0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW9_PS1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW10_PS2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW11_PS3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW12_PS4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW13_PS5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW14_PS6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW15_PS7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SYS_CLK_REQ_PZ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CLK_32K_IN</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CORE_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CPU_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_INT_N</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_at1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD8_PH0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD9_PH1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD10_PH2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD11_PH3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD12_PH4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD13_PH5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD14_PH6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD15_PH7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_IORDY_PI5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS7_N_PI6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_at2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD0_PG0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD1_PG1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD2_PG2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD3_PG3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD4_PG4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD5_PG5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD6_PG6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD7_PG7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_WR_N_PI0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_OE_N_PI1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_DQS_PI2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS6_N_PI3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_RST_N_PI4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_WAIT_PI7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_ADV_N_PK0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CLK_PK1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS4_N_PK2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS2_N_PK3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS3_N_PK4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_at3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_WP_N_PC7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS0_N_PJ0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_at4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_A17_PB0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_A18_PB1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS1_N_PJ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_A16_PJ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_A19_PK7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_at5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SCL_PT5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SDA_PT6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_cdev1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK1_OUT_PW4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CLK1_REQ_PEE2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_cdev2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK2_OUT_PW5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CLK2_REQ_PCC5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_cec_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_HDMI_CEC_PEE3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_crt_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CRT_HSYNC_PV6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CRT_VSYNC_PV7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_csus_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_MCLK_PT1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPDIF_OUT_PK5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPDIF_IN_PK6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_FS_PN0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_DIN_PN1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_DOUT_PN2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_SCLK_PN3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP2_FS_PA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_SCLK_PA3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_DIN_PA4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_DOUT_PA5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP3_FS_PP0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_DIN_PP1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_DOUT_PP2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_SCLK_PP3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP4_FS_PP4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_DIN_PP5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_DOUT_PP6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_SCLK_PP7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dbg_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SCL_PC4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SDA_PC5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_RTCK_PU7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TCK</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TDI</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TDO</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TMS</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TRST_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_TEST_MODE_EN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_ddc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDC_SCL_PV4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDC_SDA_PV5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dev3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK3_OUT_PEE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CLK3_REQ_PEE1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gma_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT0_PAA0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT1_PAA1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT2_PAA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT3_PAA3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC4_RST_N_PCC3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT4_PAA4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT5_PAA5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT6_PAA6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC4_DAT7_PAA7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_CLK_PCC4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC4_CMD_PT7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gme_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SCL_PBB1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SDA_PBB2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PBB3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PCC2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmf_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PBB4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PBB5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PBB6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PBB7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmg_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CAM_MCLK_PCC0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmh_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PCC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gpv_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PEX_L2_RST_N_PCC6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L2_CLKREQ_N_PCC7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L0_PRSNT_N_PDD0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L0_RST_N_PDD1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L0_CLKREQ_N_PDD2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_WAKE_N_PDD3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L1_PRSNT_N_PDD4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L1_RST_N_PDD5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L1_CLKREQ_N_PDD6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PEX_L2_PRSNT_N_PDD7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_lcd1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR1_PC1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_PWR2_PC6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_CS0_N_PN4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SDOUT_PN5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DC0_PN6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SDIN_PZ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_WR_N_PZ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SCK_PZ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_lcd2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR0_PB2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_PCLK_PB3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DC1_PD2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D0_PE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D1_PE1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D2_PE2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D3_PE3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D4_PE4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D5_PE5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D6_PE6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D7_PE7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D8_PF0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D9_PF1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D10_PF2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D11_PF3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D12_PF4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D13_PF5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D14_PF6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D15_PF7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DE_PJ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_HSYNC_PJ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_VSYNC_PJ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D16_PM0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D17_PM1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D18_PM2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D19_PM3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D20_PM4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D21_PM5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D22_PM6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D23_PM7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_HDMI_INT_PN7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_CS1_N_PW0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_M1_PW1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_owr_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_OWR</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_sdio1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT3_PY4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT2_PY5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT1_PY6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC1_DAT0_PY7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC1_CLK_PZ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC1_CMD_PZ1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_sdio2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT5_PD0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT4_PD1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT6_PD3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT7_PD4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_sdio3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDMMC3_CLK_PA6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_CMD_PA7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT3_PB4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT2_PB5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT1_PB6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDMMC3_DAT0_PB7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_spi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_CS1_N_PW2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_CS2_N_PW3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_MOSI_PX0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_MISO_PX1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_SCK_PX2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_CS0_N_PX3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_MOSI_PX4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_SCK_PX5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_CS0_N_PX6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_MISO_PX7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uaa_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA0_PO1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA1_PO2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA2_PO3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA3_PO4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uab_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA7_PO0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA4_PO5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA5_PO6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA6_PO7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uart2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_TXD_PC2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART2_RXD_PC3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART2_CTS_N_PJ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART2_RTS_N_PJ6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uart3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_CTS_N_PA1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_RTS_N_PC0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_TXD_PW6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_RXD_PW7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uda_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_CLK_PY0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DIR_PY1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_NXT_PY2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_STP_PY3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_vi1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D1_PD5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_VSYNC_PD6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_HSYNC_PD7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D2_PL0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D3_PL1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D4_PL2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D5_PL3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D6_PL4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D7_PL5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D8_PL6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D9_PL7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_PCLK_PT0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D10_PT2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D11_PT3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D0_PT4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">tegra_mux</span> <span class="p">{</span>
	<span class="n">TEGRA_MUX_BLINK</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_CEC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_CLK_12M_OUT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_CLK_32K_IN</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_CORE_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_CPU_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_CRT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DAP</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DDR</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DEV3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DISPLAYA</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DISPLAYB</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DTV</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_EXTPERIPH1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_EXTPERIPH2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_EXTPERIPH3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_GMI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_GMI_ALT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_HDA</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_HDCP</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_HDMI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_HSI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2C1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2C2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2C3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2C4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2CPWR</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2S0</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2S1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2S2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2S3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2S4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_INVALID</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_KBC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_MIO</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_NAND</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_NAND_ALT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_OWR</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PCIE</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWM0</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWM1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWM2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWM3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWR_INT_N</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RTCK</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SATA</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDMMC1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDMMC2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDMMC3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDMMC4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPDIF</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI2_ALT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI5</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI6</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SYSCLK</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_TEST</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_TRACE</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTA</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTB</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTD</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTE</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_ULPI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VGP1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VGP2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VGP3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VGP4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VGP5</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VGP6</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VI_ALT1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VI_ALT2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VI_ALT3</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">blink_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk_32k_out_pa0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">cec_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;hdmi_cec_pee3&quot;</span><span class="p">,</span>
	<span class="s">&quot;owr&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">clk_12m_out_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pv3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">clk_32k_in_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk_32k_in&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">core_pwr_req_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;core_pwr_req&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">cpu_pwr_req_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cpu_pwr_req&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">crt_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;crt_hsync_pv6&quot;</span><span class="p">,</span>
	<span class="s">&quot;crt_vsync_pv7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dap_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk1_req_pee2&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk2_req_pcc5&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">ddr_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;vi_d0_pt4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d1_pd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d10_pt2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d11_pt3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d2_pl0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d3_pl1&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d4_pl2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d5_pl3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d6_pl4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d7_pl5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d8_pl6&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d9_pl7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_hsync_pd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_vsync_pd6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dev3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk3_req_pee1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">displaya_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap3_din_pp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_dout_pp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_fs_pp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_sclk_pp3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_cs0_n_pn4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_cs1_n_pw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d0_pe0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d1_pe1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d10_pf2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d11_pf3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d12_pf4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d13_pf5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d14_pf6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d15_pf7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d16_pm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d17_pm1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d18_pm2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d19_pm3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d2_pe2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d20_pm4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d21_pm5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d22_pm6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d23_pm7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d3_pe3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d4_pe4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d5_pe5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d6_pe6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d7_pe7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d8_pf0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d9_pf1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc0_pn6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc1_pd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_de_pj1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_hsync_pj3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_m1_pw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pclk_pb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr0_pb2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr1_pc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr2_pc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sck_pz4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdin_pz2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdout_pn5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_vsync_pj4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_wr_n_pz3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">displayb_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap3_din_pp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_dout_pp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_fs_pp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_sclk_pp3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_cs0_n_pn4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_cs1_n_pw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d0_pe0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d1_pe1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d10_pf2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d11_pf3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d12_pf4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d13_pf5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d14_pf6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d15_pf7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d16_pm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d17_pm1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d18_pm2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d19_pm3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d2_pe2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d20_pm4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d21_pm5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d22_pm6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d23_pm7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d3_pe3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d4_pe4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d5_pe5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d6_pe6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d7_pe7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d8_pf0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d9_pf1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc0_pn6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc1_pd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_de_pj1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_hsync_pj3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_m1_pw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pclk_pb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr0_pb2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr1_pc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr2_pc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sck_pz4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdin_pz2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdout_pn5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_vsync_pj4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_wr_n_pz3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dtv_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_a17_pb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a18_pb1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs0_n_pj0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs1_n_pj2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">extperiph1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk1_out_pw4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">extperiph2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk2_out_pw5&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">extperiph3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk3_out_pee0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">gmi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap1_din_pn1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_dout_pn2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_fs_pn0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_sclk_pn3&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_din_pa4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_dout_pa5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_fs_pa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_sclk_pa3&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_din_pp5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_dout_pp6&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_fs_pp4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_sclk_pp7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen2_i2c_scl_pt5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen2_i2c_sda_pt6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a16_pj7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a17_pb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a18_pb1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a19_pk7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad0_pg0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad1_pg1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad10_ph2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad11_ph3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad12_ph4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad13_ph5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad14_ph6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad15_ph7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad2_pg2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad3_pg3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad4_pg4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad5_pg5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad6_pg6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad7_pg7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad8_ph0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad9_ph1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_adv_n_pk0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_clk_pk1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs0_n_pj0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs1_n_pj2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs2_n_pk3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs3_n_pk4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs4_n_pk2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs6_n_pi3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs7_n_pi6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_dqs_pi2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_iordy_pi5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_oe_n_pi1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_rst_n_pi4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wait_pi7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wp_n_pc7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wr_n_pi0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_clk_pcc4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_cmd_pt7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat0_paa0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat1_paa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat2_paa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat3_paa3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat4_paa4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat5_paa5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat6_paa6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat7_paa7&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_cs0_n_px6&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_mosi_px4&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_sck_px5&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs0_n_px3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_miso_px1&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_mosi_px0&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_sck_px2&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_cts_n_pj5&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rts_n_pj6&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_cts_n_pa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rts_n_pc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rxd_pw7&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_txd_pw6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">gmi_alt_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_a16_pj7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs3_n_pk4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs7_n_pi6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wp_n_pc7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">hda_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk1_req_pee2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_din_pn1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_dout_pn2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_fs_pn0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_sclk_pn3&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_din_pa4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_dout_pa5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_fs_pa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_sclk_pa3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_clkreq_n_pdd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_prsnt_n_pdd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_rst_n_pdd1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_clkreq_n_pdd6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_prsnt_n_pdd4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_rst_n_pdd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_clkreq_n_pcc7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_prsnt_n_pdd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_rst_n_pcc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_wake_n_pdd3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_in_pk6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">hdcp_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gen2_i2c_scl_pt5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen2_i2c_sda_pt6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr0_pb2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr2_pc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sck_pz4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdout_pn5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_wr_n_pz3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">hdmi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;hdmi_int_pn7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">hsi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ulpi_data0_po1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data1_po2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data2_po3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data3_po4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data4_po5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data5_po6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data6_po7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data7_po0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2c1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gen1_i2c_scl_pc4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen1_i2c_sda_pc5&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_in_pk6&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_out_pk5&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs1_n_pw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs2_n_pw3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2c2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gen2_i2c_scl_pt5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen2_i2c_sda_pt6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2c3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_i2c_scl_pbb1&quot;</span><span class="p">,</span>
	<span class="s">&quot;cam_i2c_sda_pbb2&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_cmd_pt7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat4_paa4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2c4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ddc_scl_pv4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc_sda_pv5&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2cpwr_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pwr_i2c_scl_pz6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_i2c_sda_pz7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2s0_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap1_din_pn1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_dout_pn2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_fs_pn0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_sclk_pn3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2s1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap2_din_pa4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_dout_pa5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_fs_pa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_sclk_pa3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2s2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap3_din_pp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_dout_pp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_fs_pp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_sclk_pp3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2s3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap4_din_pp5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_dout_pp6&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_fs_pp4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_sclk_pp7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2s4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pbb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc2&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat4_paa4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat5_paa5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat6_paa6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat7_paa7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">invalid_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kb_row3_pr3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_clk_pcc4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">kbc_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kb_col0_pq0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col1_pq1&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col2_pq2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col3_pq3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col4_pq4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col5_pq5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col6_pq6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col7_pq7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row0_pr0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row1_pr1&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row10_ps2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row11_ps3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row12_ps4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row13_ps5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row14_ps6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row15_ps7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row2_pr2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row3_pr3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row4_pr4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row5_pr5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row6_pr6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row7_pr7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row8_ps0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row9_ps1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">mio_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kb_col6_pq6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col7_pq7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row10_ps2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row11_ps3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row12_ps4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row13_ps5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row14_ps6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row15_ps7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row6_pr6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row7_pr7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row8_ps0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row9_ps1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">nand_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_ad0_pg0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad1_pg1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad10_ph2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad11_ph3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad12_ph4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad13_ph5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad14_ph6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad15_ph7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad2_pg2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad3_pg3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad4_pg4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad5_pg5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad6_pg6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad7_pg7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad8_ph0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad9_ph1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_adv_n_pk0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_clk_pk1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs0_n_pj0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs1_n_pj2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs2_n_pk3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs3_n_pk4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs4_n_pk2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs6_n_pi3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs7_n_pi6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_dqs_pi2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_iordy_pi5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_oe_n_pi1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_rst_n_pi4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wait_pi7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wp_n_pc7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wr_n_pi0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col0_pq0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col1_pq1&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col2_pq2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col3_pq3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col4_pq4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col5_pq5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col6_pq6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col7_pq7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row0_pr0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row1_pr1&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row10_ps2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row11_ps3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row12_ps4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row13_ps5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row14_ps6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row15_ps7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row2_pr2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row3_pr3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row4_pr4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row5_pr5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row6_pr6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row7_pr7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row8_ps0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row9_ps1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_clk_pcc4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_cmd_pt7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">nand_alt_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_cs6_n_pi3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs7_n_pi6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_rst_n_pi4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">owr_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pu0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row5_pr5&quot;</span><span class="p">,</span>
	<span class="s">&quot;owr&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pcie_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pex_l0_clkreq_n_pdd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_prsnt_n_pdd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_rst_n_pdd1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_clkreq_n_pdd6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_prsnt_n_pdd4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_rst_n_pdd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_clkreq_n_pcc7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_prsnt_n_pdd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_rst_n_pcc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_wake_n_pdd3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwm0_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_ad8_ph0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat3_pb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat5_pd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rts_n_pc0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwm1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_ad9_ph1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat2_pb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat4_pd1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwm2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_ad10_ph2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_clk_pa6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwm3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_ad11_ph3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_cmd_pa7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwr_int_n_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pwr_int_n&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_ad0_pg0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad1_pg1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad12_ph4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad13_ph5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad14_ph6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad15_ph7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad2_pg2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad3_pg3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad4_pg4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad5_pg5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad6_pg6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad7_pg7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_adv_n_pk0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_clk_pk1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs0_n_pj0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs1_n_pj2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs2_n_pk3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs3_n_pk4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs4_n_pk2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_dqs_pi2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_iordy_pi5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_oe_n_pi1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wait_pi7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wp_n_pc7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wr_n_pi0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat0_pb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat1_pb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat2_pb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat3_pb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_pclk_pt0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk1_out_pw4&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk2_out_pw5&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk2_req_pcc5&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk3_out_pee0&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk3_req_pee1&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk_32k_in&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk_32k_out_pa0&quot;</span><span class="p">,</span>
	<span class="s">&quot;core_pwr_req&quot;</span><span class="p">,</span>
	<span class="s">&quot;cpu_pwr_req&quot;</span><span class="p">,</span>
	<span class="s">&quot;crt_hsync_pv6&quot;</span><span class="p">,</span>
	<span class="s">&quot;crt_vsync_pv7&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_din_pp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_dout_pp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_fs_pp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3_sclk_pp3&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_din_pp5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_dout_pp6&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_fs_pp4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_sclk_pp7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc_scl_pv4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc_sda_pv5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen1_i2c_scl_pc4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen1_i2c_sda_pc5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv3&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdmi_cec_pee3&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdmi_int_pn7&quot;</span><span class="p">,</span>
	<span class="s">&quot;jtag_rtck_pu7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_i2c_scl_pz6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_i2c_sda_pz7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_int_n&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_clk_pz0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_cmd_pz1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat0_py7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat1_py6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat2_py5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat3_py4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat0_pb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat1_pb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_rst_n_pcc3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_out_pk5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sys_clk_req_pz5&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_cts_n_pa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rxd_pw7&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_txd_pw6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_clk_py0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_dir_py1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_nxt_py2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_stp_py3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d0_pt4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d10_pt2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d11_pt3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_hsync_pd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_vsync_pd6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_i2c_scl_pbb1&quot;</span><span class="p">,</span>
	<span class="s">&quot;cam_i2c_sda_pbb2&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk1_out_pw4&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk1_req_pee2&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk2_out_pw5&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk2_req_pcc5&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk3_out_pee0&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk3_req_pee1&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk_32k_in&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk_32k_out_pa0&quot;</span><span class="p">,</span>
	<span class="s">&quot;core_pwr_req&quot;</span><span class="p">,</span>
	<span class="s">&quot;cpu_pwr_req&quot;</span><span class="p">,</span>
	<span class="s">&quot;crt_hsync_pv6&quot;</span><span class="p">,</span>
	<span class="s">&quot;crt_vsync_pv7&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_din_pa4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_dout_pa5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_fs_pa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2_sclk_pa3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc_scl_pv4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc_sda_pv5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen1_i2c_scl_pc4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen1_i2c_sda_pc5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv3&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdmi_cec_pee3&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdmi_int_pn7&quot;</span><span class="p">,</span>
	<span class="s">&quot;jtag_rtck_pu7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row0_pr0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row1_pr1&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row2_pr2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row3_pr3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d0_pe0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d1_pe1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d10_pf2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d11_pf3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d12_pf4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d13_pf5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d14_pf6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d15_pf7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d16_pm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d17_pm1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d18_pm2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d19_pm3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d2_pe2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d20_pm4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d21_pm5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d22_pm6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d23_pm7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d3_pe3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d4_pe4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d5_pe5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d6_pe6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d7_pe7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d8_pf0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d9_pf1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc0_pn6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc1_pd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_de_pj1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_hsync_pj3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_m1_pw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pclk_pb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr1_pc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_vsync_pj4&quot;</span><span class="p">,</span>
	<span class="s">&quot;owr&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_clkreq_n_pdd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_prsnt_n_pdd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_rst_n_pdd1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_clkreq_n_pdd6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_prsnt_n_pdd4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_rst_n_pdd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_clkreq_n_pcc7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_prsnt_n_pdd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_rst_n_pcc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_wake_n_pdd3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_i2c_scl_pz6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_i2c_sda_pz7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_int_n&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_clk_pz0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_cmd_pz1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_rst_n_pcc3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sys_clk_req_pz5&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;clk1_out_pw4&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk1_req_pee2&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk2_out_pw5&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk2_req_pcc5&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk3_out_pee0&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk3_req_pee1&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk_32k_in&quot;</span><span class="p">,</span>
	<span class="s">&quot;clk_32k_out_pa0&quot;</span><span class="p">,</span>
	<span class="s">&quot;core_pwr_req&quot;</span><span class="p">,</span>
	<span class="s">&quot;cpu_pwr_req&quot;</span><span class="p">,</span>
	<span class="s">&quot;crt_hsync_pv6&quot;</span><span class="p">,</span>
	<span class="s">&quot;crt_vsync_pv7&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_din_pp5&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_dout_pp6&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_fs_pp4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4_sclk_pp7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc_scl_pv4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc_sda_pv5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen1_i2c_scl_pc4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen1_i2c_sda_pc5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen2_i2c_scl_pt5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gen2_i2c_sda_pt6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a19_pk7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad0_pg0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad1_pg1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad10_ph2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad11_ph3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad12_ph4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad13_ph5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad14_ph6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad15_ph7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad2_pg2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad3_pg3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad4_pg4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad5_pg5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad6_pg6&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad7_pg7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad8_ph0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_ad9_ph1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_adv_n_pk0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_clk_pk1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs2_n_pk3&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_cs4_n_pk2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_dqs_pi2&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_iordy_pi5&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_oe_n_pi1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_rst_n_pi4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wait_pi7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_wr_n_pi0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pv3&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdmi_cec_pee3&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdmi_int_pn7&quot;</span><span class="p">,</span>
	<span class="s">&quot;jtag_rtck_pu7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col2_pq2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col3_pq3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col4_pq4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col5_pq5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row0_pr0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row1_pr1&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row2_pr2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row4_pr4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_cs0_n_pn4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_cs1_n_pw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d0_pe0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d1_pe1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d10_pf2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d11_pf3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d12_pf4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d13_pf5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d14_pf6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d15_pf7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d16_pm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d17_pm1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d18_pm2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d19_pm3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d2_pe2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d20_pm4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d21_pm5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d22_pm6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d23_pm7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d3_pe3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d4_pe4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d5_pe5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d6_pe6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d7_pe7&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d8_pf0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_d9_pf1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc0_pn6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_dc1_pd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_de_pj1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_hsync_pj3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_m1_pw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pclk_pb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr1_pc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdin_pz2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_vsync_pj4&quot;</span><span class="p">,</span>
	<span class="s">&quot;owr&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_clkreq_n_pdd2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_prsnt_n_pdd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l0_rst_n_pdd1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_clkreq_n_pdd6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_prsnt_n_pdd4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l1_rst_n_pdd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_clkreq_n_pcc7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_prsnt_n_pdd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_l2_rst_n_pcc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pex_wake_n_pdd3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_i2c_scl_pz6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_i2c_sda_pz7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwr_int_n&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_miso_px7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sys_clk_req_pz5&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_cts_n_pa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rts_n_pc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rxd_pw7&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_txd_pw6&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d0_pt4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d1_pd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d10_pt2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d11_pt3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d2_pl0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d3_pl1&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d4_pl2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d5_pl3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d6_pl4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d7_pl5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d8_pl6&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d9_pl7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_hsync_pd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_pclk_pt0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_vsync_pd6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rtck_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;jtag_rtck_pu7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sata_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_cs6_n_pi3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdmmc1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdmmc1_clk_pz0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_cmd_pz1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat0_py7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat1_py6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat2_py5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat3_py4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdmmc2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap1_din_pn1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_dout_pn2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_fs_pn0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1_sclk_pn3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row10_ps2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row11_ps3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row12_ps4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row13_ps5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row14_ps6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row15_ps7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row6_pr6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row7_pr7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row8_ps0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row9_ps1&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_in_pk6&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_out_pk5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d1_pd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d2_pl0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d3_pl1&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d4_pl2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d5_pl3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d6_pl4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d7_pl5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d8_pl6&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d9_pl7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_pclk_pt0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdmmc3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdmmc3_clk_pa6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_cmd_pa7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat0_pb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat1_pb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat2_pb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat3_pb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat4_pd1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat5_pd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat6_pd3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat7_pd4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdmmc4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_i2c_scl_pbb1&quot;</span><span class="p">,</span>
	<span class="s">&quot;cam_i2c_sda_pbb2&quot;</span><span class="p">,</span>
	<span class="s">&quot;cam_mclk_pcc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;pbb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;pcc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_clk_pcc4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_cmd_pt7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat0_paa0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat1_paa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat2_paa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat3_paa3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat4_paa4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat5_paa5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat6_paa6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat7_paa7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_rst_n_pcc3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spdif_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdmmc3_dat6_pd3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat7_pd4&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_in_pk6&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_out_pk5&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rxd_pc3&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_txd_pc2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;spi1_cs0_n_px6&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_miso_px7&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_mosi_px4&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_sck_px5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_clk_py0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_dir_py1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_nxt_py2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_stp_py3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdmmc3_cmd_pa7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat4_pd1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat5_pd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat6_pd3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat7_pd4&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_cs0_n_px6&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_mosi_px4&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_sck_px5&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs0_n_px3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs1_n_pw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs2_n_pw3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_miso_px1&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_mosi_px0&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_sck_px2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data4_po5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data5_po6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data6_po7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data7_po0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi2_alt_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;spi1_cs0_n_px6&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_miso_px7&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_mosi_px4&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_sck_px5&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs1_n_pw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs2_n_pw3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdmmc3_clk_pa6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat0_pb7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat1_pb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat2_pb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat3_pb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat0_paa0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat1_paa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat2_paa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat3_paa3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi1_miso_px7&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs0_n_px3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs1_n_pw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_cs2_n_pw3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_miso_px1&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_mosi_px0&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_sck_px2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data0_po1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data1_po2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data2_po3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data3_po4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_a16_pj7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a17_pb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a18_pb1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a19_pk7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat4_pd1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat5_pd0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat6_pd3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_dat7_pd4&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_cts_n_pj5&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rts_n_pj6&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rxd_pc3&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_txd_pc2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi5_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;lcd_cs0_n_pn4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_cs1_n_pw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr0_pb2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_pwr2_pc6&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sck_pz4&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdin_pz2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_sdout_pn5&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcd_wr_n_pz3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi6_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;spi2_cs0_n_px3&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_miso_px1&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_mosi_px0&quot;</span><span class="p">,</span>
	<span class="s">&quot;spi2_sck_px2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sysclk_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sys_clk_req_pz5&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">test_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kb_col0_pq0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col1_pq1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">trace_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kb_col0_pq0&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col1_pq1&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col2_pq2&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col3_pq3&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col4_pq4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col5_pq5&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col6_pq6&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_col7_pq7&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row4_pr4&quot;</span><span class="p">,</span>
	<span class="s">&quot;kb_row5_pr5&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uarta_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pu0&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu1&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu2&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu3&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu4&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu5&quot;</span><span class="p">,</span>
	<span class="s">&quot;pu6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_clk_pz0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_cmd_pz1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat0_py7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat1_py6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat2_py5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat3_py4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_clk_pa6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc3_cmd_pa7&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_cts_n_pj5&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rts_n_pj6&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rxd_pc3&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_txd_pc2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data0_po1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data1_po2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data2_po3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data3_po4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data4_po5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data5_po6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data6_po7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data7_po0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uartb_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;uart2_cts_n_pj5&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rts_n_pj6&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_rxd_pc3&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart2_txd_pc2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uartc_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;uart3_cts_n_pa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rts_n_pc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_rxd_pw7&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_txd_pw6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uartd_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmi_a16_pj7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a17_pb0&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a18_pb1&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmi_a19_pk7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_clk_py0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_dir_py1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_nxt_py2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_stp_py3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uarte_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdmmc1_dat0_py7&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat1_py6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat2_py5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc1_dat3_py4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat0_paa0&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat1_paa1&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat2_paa2&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat3_paa3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">ulpi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ulpi_clk_py0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data0_po1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data1_po2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data2_po3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data3_po4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data4_po5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data5_po6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data6_po7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_data7_po0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_dir_py1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_nxt_py2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ulpi_stp_py3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vgp1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_i2c_scl_pbb1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vgp2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_i2c_sda_pbb2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vgp3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pbb3&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat5_paa5&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vgp4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pbb4&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat6_paa6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vgp5_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pbb5&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_dat7_paa7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vgp6_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pbb6&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdmmc4_rst_n_pcc3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_mclk_pcc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d0_pt4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d1_pd5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d10_pt2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d11_pt3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d2_pl0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d3_pl1&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d4_pl2&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d5_pl3&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d6_pl4&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d7_pl5&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d8_pl6&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_d9_pl7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_hsync_pd7&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_mclk_pt1&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_pclk_pt0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_vsync_pd6&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vi_alt1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_mclk_pcc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_mclk_pt1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vi_alt2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;vi_mclk_pt1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vi_alt3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cam_mclk_pcc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;vi_mclk_pt1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define FUNCTION(fname)					\</span>
<span class="cp">	{						\</span>
<span class="cp">		.name = #fname,				\</span>
<span class="cp">		.groups = fname##_groups,		\</span>
<span class="cp">		.ngroups = ARRAY_SIZE(fname##_groups),	\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tegra_function</span> <span class="n">tegra30_functions</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">blink</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">cec</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">clk_12m_out</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">clk_32k_in</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">core_pwr_req</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">cpu_pwr_req</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">crt</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dap</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">ddr</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dev3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">displaya</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">displayb</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dtv</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">extperiph1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">extperiph2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">extperiph3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">gmi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">gmi_alt</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">hda</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">hdcp</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">hdmi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">hsi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2c1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2c2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2c3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2c4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2cpwr</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2s0</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2s1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2s2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2s3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2s4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">invalid</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">kbc</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">mio</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">nand</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">nand_alt</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">owr</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pcie</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwm0</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwm1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwm2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwm3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwr_int_n</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rtck</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sata</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdmmc1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdmmc2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdmmc3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdmmc4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spdif</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi2_alt</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi5</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi6</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sysclk</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">test</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">trace</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uarta</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uartb</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uartc</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uartd</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uarte</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">ulpi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vgp1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vgp2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vgp3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vgp4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vgp5</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vgp6</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vi_alt1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vi_alt2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vi_alt3</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define MUXCTL_REG_A	0x3000</span>
<span class="cp">#define PINGROUP_REG_A	0x868</span>

<span class="cp">#define PINGROUP_REG_Y(r) ((r) - MUXCTL_REG_A)</span>
<span class="cp">#define PINGROUP_REG_N(r) -1</span>

<span class="cp">#define PINGROUP(pg_name, f0, f1, f2, f3, f_safe, r, od, ior)	\</span>
<span class="cp">	{							\</span>
<span class="cp">		.name = #pg_name,				\</span>
<span class="cp">		.pins = pg_name##_pins,				\</span>
<span class="cp">		.npins = ARRAY_SIZE(pg_name##_pins),		\</span>
<span class="cp">		.funcs = {					\</span>
<span class="cp">			TEGRA_MUX_ ## f0,			\</span>
<span class="cp">			TEGRA_MUX_ ## f1,			\</span>
<span class="cp">			TEGRA_MUX_ ## f2,			\</span>
<span class="cp">			TEGRA_MUX_ ## f3,			\</span>
<span class="cp">		},						\</span>
<span class="cp">		.func_safe = TEGRA_MUX_ ## f_safe,		\</span>
<span class="cp">		.mux_reg = PINGROUP_REG_Y(r),			\</span>
<span class="cp">		.mux_bank = 0,					\</span>
<span class="cp">		.mux_bit = 0,					\</span>
<span class="cp">		.pupd_reg = PINGROUP_REG_Y(r),			\</span>
<span class="cp">		.pupd_bank = 0,					\</span>
<span class="cp">		.pupd_bit = 2,					\</span>
<span class="cp">		.tri_reg = PINGROUP_REG_Y(r),			\</span>
<span class="cp">		.tri_bank = 0,					\</span>
<span class="cp">		.tri_bit = 4,					\</span>
<span class="cp">		.einput_reg = PINGROUP_REG_Y(r),		\</span>
<span class="cp">		.einput_bank = 0,				\</span>
<span class="cp">		.einput_bit = 5,				\</span>
<span class="cp">		.odrain_reg = PINGROUP_REG_##od(r),		\</span>
<span class="cp">		.odrain_bank = 0,				\</span>
<span class="cp">		.odrain_bit = 6,				\</span>
<span class="cp">		.lock_reg = PINGROUP_REG_Y(r),			\</span>
<span class="cp">		.lock_bank = 0,					\</span>
<span class="cp">		.lock_bit = 7,					\</span>
<span class="cp">		.ioreset_reg = PINGROUP_REG_##ior(r),		\</span>
<span class="cp">		.ioreset_bank = 0,				\</span>
<span class="cp">		.ioreset_bit = 8,				\</span>
<span class="cp">		.drv_reg = -1,					\</span>
<span class="cp">	}</span>

<span class="cp">#define DRV_PINGROUP(pg_name, r, hsm_b, schmitt_b, lpmd_b,	\</span>
<span class="cp">		     drvdn_b, drvdn_w, drvup_b, drvup_w,	\</span>
<span class="cp">		     slwr_b, slwr_w, slwf_b, slwf_w)		\</span>
<span class="cp">	{							\</span>
<span class="cp">		.name = &quot;drive_&quot; #pg_name,			\</span>
<span class="cp">		.pins = drive_##pg_name##_pins,			\</span>
<span class="cp">		.npins = ARRAY_SIZE(drive_##pg_name##_pins),	\</span>
<span class="cp">		.mux_reg = -1,					\</span>
<span class="cp">		.pupd_reg = -1,					\</span>
<span class="cp">		.tri_reg = -1,					\</span>
<span class="cp">		.einput_reg = -1,				\</span>
<span class="cp">		.odrain_reg = -1,				\</span>
<span class="cp">		.lock_reg = -1,					\</span>
<span class="cp">		.ioreset_reg = -1,				\</span>
<span class="cp">		.drv_reg = ((r) - PINGROUP_REG_A),		\</span>
<span class="cp">		.drv_bank = 1,					\</span>
<span class="cp">		.hsm_bit = hsm_b,				\</span>
<span class="cp">		.schmitt_bit = schmitt_b,			\</span>
<span class="cp">		.lpmd_bit = lpmd_b,				\</span>
<span class="cp">		.drvdn_bit = drvdn_b,				\</span>
<span class="cp">		.drvdn_width = drvdn_w,				\</span>
<span class="cp">		.drvup_bit = drvup_b,				\</span>
<span class="cp">		.drvup_width = drvup_w,				\</span>
<span class="cp">		.slwr_bit = slwr_b,				\</span>
<span class="cp">		.slwr_width = slwr_w,				\</span>
<span class="cp">		.slwf_bit = slwf_b,				\</span>
<span class="cp">		.slwf_width = slwf_w,				\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tegra_pingroup</span> <span class="n">tegra30_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*       pg_name,              f0,           f1,           f2,           f3,           safe,         r,      od, ior */</span>
	<span class="cm">/* FIXME: Fill in correct data in safe column */</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk_32k_out_pa0</span><span class="p">,</span>      <span class="n">BLINK</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x331c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart3_cts_n_pa1</span><span class="p">,</span>      <span class="n">UARTC</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x317c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap2_fs_pa2</span><span class="p">,</span>          <span class="n">I2S1</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3358</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap2_sclk_pa3</span><span class="p">,</span>        <span class="n">I2S1</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3364</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap2_din_pa4</span><span class="p">,</span>         <span class="n">I2S1</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x335c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap2_dout_pa5</span><span class="p">,</span>        <span class="n">I2S1</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3360</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_clk_pa6</span><span class="p">,</span>       <span class="n">UARTA</span><span class="p">,</span>        <span class="n">PWM2</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">SPI3</span><span class="p">,</span>         <span class="mh">0x3390</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_cmd_pa7</span><span class="p">,</span>       <span class="n">UARTA</span><span class="p">,</span>        <span class="n">PWM3</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="mh">0x3394</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_a17_pb0</span><span class="p">,</span>          <span class="n">UARTD</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">DTV</span><span class="p">,</span>          <span class="n">DTV</span><span class="p">,</span>          <span class="mh">0x3234</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_a18_pb1</span><span class="p">,</span>          <span class="n">UARTD</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">DTV</span><span class="p">,</span>          <span class="n">DTV</span><span class="p">,</span>          <span class="mh">0x3238</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_pwr0_pb2</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="mh">0x3090</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_pclk_pb3</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3094</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat3_pb4</span><span class="p">,</span>      <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">PWM0</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="mh">0x33a4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat2_pb5</span><span class="p">,</span>      <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">PWM1</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="mh">0x33a0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat1_pb6</span><span class="p">,</span>      <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x339c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat0_pb7</span><span class="p">,</span>      <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3398</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart3_rts_n_pc0</span><span class="p">,</span>      <span class="n">UARTC</span><span class="p">,</span>        <span class="n">PWM0</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3180</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_pwr1_pc1</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3070</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart2_txd_pc2</span><span class="p">,</span>        <span class="n">UARTB</span><span class="p">,</span>        <span class="n">SPDIF</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SPI4</span><span class="p">,</span>         <span class="mh">0x3168</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart2_rxd_pc3</span><span class="p">,</span>        <span class="n">UARTB</span><span class="p">,</span>        <span class="n">SPDIF</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SPI4</span><span class="p">,</span>         <span class="mh">0x3164</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gen1_i2c_scl_pc4</span><span class="p">,</span>     <span class="n">I2C1</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31a4</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gen1_i2c_sda_pc5</span><span class="p">,</span>     <span class="n">I2C1</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31a0</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_pwr2_pc6</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="mh">0x3074</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_wp_n_pc7</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI_ALT</span><span class="p">,</span>      <span class="n">RSVD1</span><span class="p">,</span>        <span class="mh">0x31c0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat5_pd0</span><span class="p">,</span>      <span class="n">PWM0</span><span class="p">,</span>         <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="mh">0x33ac</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat4_pd1</span><span class="p">,</span>      <span class="n">PWM1</span><span class="p">,</span>         <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="mh">0x33a8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_dc1_pd2</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x310c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat6_pd3</span><span class="p">,</span>      <span class="n">SPDIF</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="mh">0x33b0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc3_dat7_pd4</span><span class="p">,</span>      <span class="n">SPDIF</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SDMMC3</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="mh">0x33b4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d1_pd5</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3128</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_vsync_pd6</span><span class="p">,</span>         <span class="n">DDR</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x315c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_hsync_pd7</span><span class="p">,</span>         <span class="n">DDR</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3160</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d0_pe0</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30a4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d1_pe1</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30a8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d2_pe2</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30ac</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d3_pe3</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30b0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d4_pe4</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30b4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d5_pe5</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30b8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d6_pe6</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30bc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d7_pe7</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30c0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d8_pf0</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30c4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d9_pf1</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30c8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d10_pf2</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30cc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d11_pf3</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30d0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d12_pf4</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30d4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d13_pf5</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30d8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d14_pf6</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30dc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d15_pf7</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30e0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad0_pg0</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31f0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad1_pg1</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31f4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad2_pg2</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31f8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad3_pg3</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31fc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad4_pg4</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3200</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad5_pg5</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3204</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad6_pg6</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3208</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad7_pg7</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x320c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad8_ph0</span><span class="p">,</span>          <span class="n">PWM0</span><span class="p">,</span>         <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3210</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad9_ph1</span><span class="p">,</span>          <span class="n">PWM1</span><span class="p">,</span>         <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3214</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad10_ph2</span><span class="p">,</span>         <span class="n">PWM2</span><span class="p">,</span>         <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3218</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad11_ph3</span><span class="p">,</span>         <span class="n">PWM3</span><span class="p">,</span>         <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x321c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad12_ph4</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3220</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad13_ph5</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3224</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad14_ph6</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3228</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_ad15_ph7</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x322c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_wr_n_pi0</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3240</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_oe_n_pi1</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3244</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_dqs_pi2</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3248</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_cs6_n_pi3</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">NAND_ALT</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>          <span class="n">SATA</span><span class="p">,</span>         <span class="n">SATA</span><span class="p">,</span>         <span class="mh">0x31e8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_rst_n_pi4</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">NAND_ALT</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x324c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_iordy_pi5</span><span class="p">,</span>        <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31c4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_cs7_n_pi6</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">NAND_ALT</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI_ALT</span><span class="p">,</span>      <span class="n">GMI_ALT</span><span class="p">,</span>      <span class="mh">0x31ec</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_wait_pi7</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31c8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_cs0_n_pj0</span><span class="p">,</span>        <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">DTV</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="mh">0x31d4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_de_pj1</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3098</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_cs1_n_pj2</span><span class="p">,</span>        <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">DTV</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="mh">0x31d8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_hsync_pj3</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x309c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_vsync_pj4</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30a0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart2_cts_n_pj5</span><span class="p">,</span>      <span class="n">UARTA</span><span class="p">,</span>        <span class="n">UARTB</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SPI4</span><span class="p">,</span>         <span class="mh">0x3170</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart2_rts_n_pj6</span><span class="p">,</span>      <span class="n">UARTA</span><span class="p">,</span>        <span class="n">UARTB</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">SPI4</span><span class="p">,</span>         <span class="n">SPI4</span><span class="p">,</span>         <span class="mh">0x316c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_a16_pj7</span><span class="p">,</span>          <span class="n">UARTD</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI_ALT</span><span class="p">,</span>      <span class="n">GMI_ALT</span><span class="p">,</span>      <span class="mh">0x3230</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_adv_n_pk0</span><span class="p">,</span>        <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31cc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_clk_pk1</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31d0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_cs4_n_pk2</span><span class="p">,</span>        <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31e4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_cs2_n_pk3</span><span class="p">,</span>        <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31dc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_cs3_n_pk4</span><span class="p">,</span>        <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI_ALT</span><span class="p">,</span>      <span class="n">RSVD1</span><span class="p">,</span>        <span class="mh">0x31e0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spdif_out_pk5</span><span class="p">,</span>        <span class="n">SPDIF</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">I2C1</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3354</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spdif_in_pk6</span><span class="p">,</span>         <span class="n">SPDIF</span><span class="p">,</span>        <span class="n">HDA</span><span class="p">,</span>          <span class="n">I2C1</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">SDMMC2</span><span class="p">,</span>       <span class="mh">0x3350</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gmi_a19_pk7</span><span class="p">,</span>          <span class="n">UARTD</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x323c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d2_pl0</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x312c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d3_pl1</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3130</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d4_pl2</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3134</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d5_pl3</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3138</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d6_pl4</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x313c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d7_pl5</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3140</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d8_pl6</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3144</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d9_pl7</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3148</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d16_pm0</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30e4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d17_pm1</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30e8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d18_pm2</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30ec</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d19_pm3</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30f0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d20_pm4</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30f4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d21_pm5</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30f8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d22_pm6</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x30fc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_d23_pm7</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3100</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap1_fs_pn0</span><span class="p">,</span>          <span class="n">I2S0</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">SDMMC2</span><span class="p">,</span>       <span class="mh">0x3338</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap1_din_pn1</span><span class="p">,</span>         <span class="n">I2S0</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">SDMMC2</span><span class="p">,</span>       <span class="mh">0x333c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap1_dout_pn2</span><span class="p">,</span>        <span class="n">I2S0</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">SDMMC2</span><span class="p">,</span>       <span class="mh">0x3340</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap1_sclk_pn3</span><span class="p">,</span>        <span class="n">I2S0</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">SDMMC2</span><span class="p">,</span>       <span class="mh">0x3344</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_cs0_n_pn4</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3084</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_sdout_pn5</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="mh">0x307c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_dc0_pn6</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3088</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">hdmi_int_pn7</span><span class="p">,</span>         <span class="n">HDMI</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3110</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data7_po0</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x301c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data0_po1</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x3000</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data1_po2</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x3004</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data2_po3</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x3008</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data3_po4</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x300c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data4_po5</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x3010</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data5_po6</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x3014</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_data6_po7</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">HSI</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">ULPI</span><span class="p">,</span>         <span class="mh">0x3018</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap3_fs_pp0</span><span class="p">,</span>          <span class="n">I2S2</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3030</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap3_din_pp1</span><span class="p">,</span>         <span class="n">I2S2</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3034</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap3_dout_pp2</span><span class="p">,</span>        <span class="n">I2S2</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3038</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap3_sclk_pp3</span><span class="p">,</span>        <span class="n">I2S2</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x303c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap4_fs_pp4</span><span class="p">,</span>          <span class="n">I2S3</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31a8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap4_din_pp5</span><span class="p">,</span>         <span class="n">I2S3</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31ac</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap4_dout_pp6</span><span class="p">,</span>        <span class="n">I2S3</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31b0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">dap4_sclk_pp7</span><span class="p">,</span>        <span class="n">I2S3</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31b4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col0_pq0</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">TEST</span><span class="p">,</span>         <span class="n">TEST</span><span class="p">,</span>         <span class="mh">0x32fc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col1_pq1</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">TEST</span><span class="p">,</span>         <span class="n">TEST</span><span class="p">,</span>         <span class="mh">0x3300</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col2_pq2</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3304</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col3_pq3</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3308</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col4_pq4</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x330c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col5_pq5</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3310</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col6_pq6</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x3314</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_col7_pq7</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x3318</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row0_pr0</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32bc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row1_pr1</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32c0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row2_pr2</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32c4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row3_pr3</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">INVALID</span><span class="p">,</span>      <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x32c8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row4_pr4</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32cc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row5_pr5</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">TRACE</span><span class="p">,</span>        <span class="n">OWR</span><span class="p">,</span>          <span class="n">OWR</span><span class="p">,</span>          <span class="mh">0x32d0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row6_pr6</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32d4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row7_pr7</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32d8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row8_ps0</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32dc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row9_ps1</span><span class="p">,</span>          <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32e0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row10_ps2</span><span class="p">,</span>         <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32e4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row11_ps3</span><span class="p">,</span>         <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32e8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row12_ps4</span><span class="p">,</span>         <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32ec</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row13_ps5</span><span class="p">,</span>         <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32f0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row14_ps6</span><span class="p">,</span>         <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32f4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">kb_row15_ps7</span><span class="p">,</span>         <span class="n">KBC</span><span class="p">,</span>          <span class="n">NAND</span><span class="p">,</span>         <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">MIO</span><span class="p">,</span>          <span class="n">MIO</span><span class="p">,</span>          <span class="mh">0x32f8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_pclk_pt0</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">SDMMC2</span><span class="p">,</span>       <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3154</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_mclk_pt1</span><span class="p">,</span>          <span class="n">VI</span><span class="p">,</span>           <span class="n">VI_ALT1</span><span class="p">,</span>      <span class="n">VI_ALT2</span><span class="p">,</span>      <span class="n">VI_ALT3</span><span class="p">,</span>      <span class="n">VI_ALT3</span><span class="p">,</span>      <span class="mh">0x3158</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d10_pt2</span><span class="p">,</span>           <span class="n">DDR</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x314c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d11_pt3</span><span class="p">,</span>           <span class="n">DDR</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3150</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">vi_d0_pt4</span><span class="p">,</span>            <span class="n">DDR</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">VI</span><span class="p">,</span>           <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3124</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gen2_i2c_scl_pt5</span><span class="p">,</span>     <span class="n">I2C2</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3250</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">gen2_i2c_sda_pt6</span><span class="p">,</span>     <span class="n">I2C2</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3254</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_cmd_pt7</span><span class="p">,</span>       <span class="n">I2C3</span><span class="p">,</span>         <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x325c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pu0</span><span class="p">,</span>                  <span class="n">OWR</span><span class="p">,</span>          <span class="n">UARTA</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3184</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pu1</span><span class="p">,</span>                  <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3188</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pu2</span><span class="p">,</span>                  <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x318c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pu3</span><span class="p">,</span>                  <span class="n">PWM0</span><span class="p">,</span>         <span class="n">UARTA</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3190</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pu4</span><span class="p">,</span>                  <span class="n">PWM1</span><span class="p">,</span>         <span class="n">UARTA</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3194</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pu5</span><span class="p">,</span>                  <span class="n">PWM2</span><span class="p">,</span>         <span class="n">UARTA</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3198</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pu6</span><span class="p">,</span>                  <span class="n">PWM3</span><span class="p">,</span>         <span class="n">UARTA</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x319c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">jtag_rtck_pu7</span><span class="p">,</span>        <span class="n">RTCK</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32b0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pv0</span><span class="p">,</span>                  <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3040</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pv1</span><span class="p">,</span>                  <span class="n">RSVD1</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3044</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pv2</span><span class="p">,</span>                  <span class="n">OWR</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3060</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pv3</span><span class="p">,</span>                  <span class="n">CLK_12M_OUT</span><span class="p">,</span>  <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3064</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ddc_scl_pv4</span><span class="p">,</span>          <span class="n">I2C4</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3114</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ddc_sda_pv5</span><span class="p">,</span>          <span class="n">I2C4</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3118</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">crt_hsync_pv6</span><span class="p">,</span>        <span class="n">CRT</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x311c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">crt_vsync_pv7</span><span class="p">,</span>        <span class="n">CRT</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3120</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_cs1_n_pw0</span><span class="p">,</span>        <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3104</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_m1_pw1</span><span class="p">,</span>           <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3108</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi2_cs1_n_pw2</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI2_ALT</span><span class="p">,</span>     <span class="n">I2C1</span><span class="p">,</span>         <span class="n">I2C1</span><span class="p">,</span>         <span class="mh">0x3388</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi2_cs2_n_pw3</span><span class="p">,</span>       <span class="n">SPI3</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI2_ALT</span><span class="p">,</span>     <span class="n">I2C1</span><span class="p">,</span>         <span class="n">I2C1</span><span class="p">,</span>         <span class="mh">0x338c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk1_out_pw4</span><span class="p">,</span>         <span class="n">EXTPERIPH1</span><span class="p">,</span>   <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x334c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk2_out_pw5</span><span class="p">,</span>         <span class="n">EXTPERIPH2</span><span class="p">,</span>   <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3068</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart3_txd_pw6</span><span class="p">,</span>        <span class="n">UARTC</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3174</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">uart3_rxd_pw7</span><span class="p">,</span>        <span class="n">UARTC</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>          <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3178</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi2_mosi_px0</span><span class="p">,</span>        <span class="n">SPI6</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="mh">0x3368</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi2_miso_px1</span><span class="p">,</span>        <span class="n">SPI6</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="mh">0x336c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi2_sck_px2</span><span class="p">,</span>         <span class="n">SPI6</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="mh">0x3374</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi2_cs0_n_px3</span><span class="p">,</span>       <span class="n">SPI6</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="mh">0x3370</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi1_mosi_px4</span><span class="p">,</span>        <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">SPI2_ALT</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="mh">0x3378</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi1_sck_px5</span><span class="p">,</span>         <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">SPI2_ALT</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="mh">0x337c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi1_cs0_n_px6</span><span class="p">,</span>       <span class="n">SPI2</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">SPI2_ALT</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>          <span class="n">GMI</span><span class="p">,</span>          <span class="mh">0x3380</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">spi1_miso_px7</span><span class="p">,</span>        <span class="n">SPI3</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">SPI2_ALT</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3384</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_clk_py0</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTD</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3020</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_dir_py1</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTD</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3024</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_nxt_py2</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTD</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3028</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">ulpi_stp_py3</span><span class="p">,</span>         <span class="n">SPI1</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTD</span><span class="p">,</span>        <span class="n">ULPI</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x302c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc1_dat3_py4</span><span class="p">,</span>      <span class="n">SDMMC1</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTE</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3050</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc1_dat2_py5</span><span class="p">,</span>      <span class="n">SDMMC1</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTE</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3054</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc1_dat1_py6</span><span class="p">,</span>      <span class="n">SDMMC1</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTE</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x3058</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc1_dat0_py7</span><span class="p">,</span>      <span class="n">SDMMC1</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">UARTE</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">RSVD2</span><span class="p">,</span>        <span class="mh">0x305c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc1_clk_pz0</span><span class="p">,</span>       <span class="n">SDMMC1</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3048</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc1_cmd_pz1</span><span class="p">,</span>       <span class="n">SDMMC1</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">UARTA</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x304c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_sdin_pz2</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3078</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_wr_n_pz3</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="mh">0x3080</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">lcd_sck_pz4</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SPI5</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="n">HDCP</span><span class="p">,</span>         <span class="mh">0x308c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sys_clk_req_pz5</span><span class="p">,</span>      <span class="n">SYSCLK</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3320</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pwr_i2c_scl_pz6</span><span class="p">,</span>      <span class="n">I2CPWR</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32b4</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pwr_i2c_sda_pz7</span><span class="p">,</span>      <span class="n">I2CPWR</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32b8</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat0_paa0</span><span class="p">,</span>     <span class="n">UARTE</span><span class="p">,</span>        <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3260</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat1_paa1</span><span class="p">,</span>     <span class="n">UARTE</span><span class="p">,</span>        <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3264</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat2_paa2</span><span class="p">,</span>     <span class="n">UARTE</span><span class="p">,</span>        <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3268</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat3_paa3</span><span class="p">,</span>     <span class="n">UARTE</span><span class="p">,</span>        <span class="n">SPI3</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x326c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat4_paa4</span><span class="p">,</span>     <span class="n">I2C3</span><span class="p">,</span>         <span class="n">I2S4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3270</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat5_paa5</span><span class="p">,</span>     <span class="n">VGP3</span><span class="p">,</span>         <span class="n">I2S4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3274</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat6_paa6</span><span class="p">,</span>     <span class="n">VGP4</span><span class="p">,</span>         <span class="n">I2S4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3278</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_dat7_paa7</span><span class="p">,</span>     <span class="n">VGP5</span><span class="p">,</span>         <span class="n">I2S4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x327c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pbb0</span><span class="p">,</span>                 <span class="n">I2S4</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x328c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">cam_i2c_scl_pbb1</span><span class="p">,</span>     <span class="n">VGP1</span><span class="p">,</span>         <span class="n">I2C3</span><span class="p">,</span>         <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3290</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">cam_i2c_sda_pbb2</span><span class="p">,</span>     <span class="n">VGP2</span><span class="p">,</span>         <span class="n">I2C3</span><span class="p">,</span>         <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3294</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pbb3</span><span class="p">,</span>                 <span class="n">VGP3</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3298</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pbb4</span><span class="p">,</span>                 <span class="n">VGP4</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x329c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pbb5</span><span class="p">,</span>                 <span class="n">VGP5</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x32a0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pbb6</span><span class="p">,</span>                 <span class="n">VGP6</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>     <span class="n">DISPLAYB</span><span class="p">,</span>     <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x32a4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pbb7</span><span class="p">,</span>                 <span class="n">I2S4</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x32a8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">cam_mclk_pcc0</span><span class="p">,</span>        <span class="n">VI</span><span class="p">,</span>           <span class="n">VI_ALT1</span><span class="p">,</span>      <span class="n">VI_ALT3</span><span class="p">,</span>      <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3284</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pcc1</span><span class="p">,</span>                 <span class="n">I2S4</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3288</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pcc2</span><span class="p">,</span>                 <span class="n">I2S4</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x32ac</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_rst_n_pcc3</span><span class="p">,</span>    <span class="n">VGP6</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">RSVD3</span><span class="p">,</span>        <span class="mh">0x3280</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">sdmmc4_clk_pcc4</span><span class="p">,</span>      <span class="n">INVALID</span><span class="p">,</span>      <span class="n">NAND</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>          <span class="n">SDMMC4</span><span class="p">,</span>       <span class="n">SDMMC4</span><span class="p">,</span>       <span class="mh">0x3258</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">Y</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk2_req_pcc5</span><span class="p">,</span>        <span class="n">DAP</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x306c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l2_rst_n_pcc6</span><span class="p">,</span>    <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33d8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l2_clkreq_n_pcc7</span><span class="p">,</span> <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33dc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l0_prsnt_n_pdd0</span><span class="p">,</span>  <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33b8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l0_rst_n_pdd1</span><span class="p">,</span>    <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33bc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l0_clkreq_n_pdd2</span><span class="p">,</span> <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33c0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_wake_n_pdd3</span><span class="p">,</span>      <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33c4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l1_prsnt_n_pdd4</span><span class="p">,</span>  <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33c8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l1_rst_n_pdd5</span><span class="p">,</span>    <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33cc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l1_clkreq_n_pdd6</span><span class="p">,</span> <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33d0</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pex_l2_prsnt_n_pdd7</span><span class="p">,</span>  <span class="n">PCIE</span><span class="p">,</span>         <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33d4</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk3_out_pee0</span><span class="p">,</span>        <span class="n">EXTPERIPH3</span><span class="p">,</span>   <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31b8</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk3_req_pee1</span><span class="p">,</span>        <span class="n">DEV3</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x31bc</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk1_req_pee2</span><span class="p">,</span>        <span class="n">DAP</span><span class="p">,</span>          <span class="n">HDA</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3348</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">hdmi_cec_pee3</span><span class="p">,</span>        <span class="n">CEC</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x33e0</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">clk_32k_in</span><span class="p">,</span>           <span class="n">CLK_32K_IN</span><span class="p">,</span>   <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3330</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">core_pwr_req</span><span class="p">,</span>         <span class="n">CORE_PWR_REQ</span><span class="p">,</span> <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3324</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">cpu_pwr_req</span><span class="p">,</span>          <span class="n">CPU_PWR_REQ</span><span class="p">,</span>  <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3328</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">owr</span><span class="p">,</span>                  <span class="n">OWR</span><span class="p">,</span>          <span class="n">CEC</span><span class="p">,</span>          <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x3334</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="n">PINGROUP</span><span class="p">(</span><span class="n">pwr_int_n</span><span class="p">,</span>            <span class="n">PWR_INT_N</span><span class="p">,</span>    <span class="n">RSVD2</span><span class="p">,</span>        <span class="n">RSVD3</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>        <span class="mh">0x332c</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">N</span><span class="p">),</span>
	<span class="cm">/* pg_name, r, hsm_b, schmitt_b, lpmd_b, drvdn_b, drvdn_w, drvup_b, drvup_w, slwr_b, slwr_w, slwf_b, slwf_w */</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">ao1</span><span class="p">,</span>   <span class="mh">0x868</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">ao2</span><span class="p">,</span>   <span class="mh">0x86c</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">at1</span><span class="p">,</span>   <span class="mh">0x870</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">at2</span><span class="p">,</span>   <span class="mh">0x874</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">at3</span><span class="p">,</span>   <span class="mh">0x878</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">at4</span><span class="p">,</span>   <span class="mh">0x87c</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">at5</span><span class="p">,</span>   <span class="mh">0x880</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">cdev1</span><span class="p">,</span> <span class="mh">0x884</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">cdev2</span><span class="p">,</span> <span class="mh">0x888</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">cec</span><span class="p">,</span>   <span class="mh">0x938</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">crt</span><span class="p">,</span>   <span class="mh">0x8f8</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">csus</span><span class="p">,</span>  <span class="mh">0x88c</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">dap1</span><span class="p">,</span>  <span class="mh">0x890</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">dap2</span><span class="p">,</span>  <span class="mh">0x894</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">dap3</span><span class="p">,</span>  <span class="mh">0x898</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">dap4</span><span class="p">,</span>  <span class="mh">0x89c</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">dbg</span><span class="p">,</span>   <span class="mh">0x8a0</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">ddc</span><span class="p">,</span>   <span class="mh">0x8fc</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">dev3</span><span class="p">,</span>  <span class="mh">0x92c</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gma</span><span class="p">,</span>   <span class="mh">0x900</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gmb</span><span class="p">,</span>   <span class="mh">0x904</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gmc</span><span class="p">,</span>   <span class="mh">0x908</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gmd</span><span class="p">,</span>   <span class="mh">0x90c</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gme</span><span class="p">,</span>   <span class="mh">0x910</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gmf</span><span class="p">,</span>   <span class="mh">0x914</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gmg</span><span class="p">,</span>   <span class="mh">0x918</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gmh</span><span class="p">,</span>   <span class="mh">0x91c</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">gpv</span><span class="p">,</span>   <span class="mh">0x928</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">lcd1</span><span class="p">,</span>  <span class="mh">0x8a4</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">lcd2</span><span class="p">,</span>  <span class="mh">0x8a8</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">owr</span><span class="p">,</span>   <span class="mh">0x920</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">sdio1</span><span class="p">,</span> <span class="mh">0x8ec</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">sdio2</span><span class="p">,</span> <span class="mh">0x8ac</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">sdio3</span><span class="p">,</span> <span class="mh">0x8b0</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span>   <span class="mh">0x8b4</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">uaa</span><span class="p">,</span>   <span class="mh">0x8b8</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">uab</span><span class="p">,</span>   <span class="mh">0x8bc</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span> <span class="mh">0x8c0</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">uart3</span><span class="p">,</span> <span class="mh">0x8c4</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">uda</span><span class="p">,</span>   <span class="mh">0x924</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">12</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">2</span><span class="p">),</span>
	<span class="n">DRV_PINGROUP</span><span class="p">(</span><span class="n">vi1</span><span class="p">,</span>   <span class="mh">0x8c8</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">24</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">28</span><span class="p">,</span>  <span class="mi">4</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tegra_pinctrl_soc_data</span> <span class="n">tegra30_pinctrl</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ngpios</span> <span class="o">=</span> <span class="n">NUM_GPIOS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">tegra30_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tegra30_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">functions</span> <span class="o">=</span> <span class="n">tegra30_functions</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nfunctions</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tegra30_functions</span><span class="p">),</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">tegra30_groups</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tegra30_groups</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">tegra30_pinctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">tegra_pinctrl_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra30_pinctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">tegra30_pinctrl_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nvidia,tegra30-pinmux&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">tegra30_pinctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tegra30-pinctrl&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">tegra30_pinctrl_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">tegra30_pinctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">tegra_pinctrl_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra30_pinctrl_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra30_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">tegra30_pinctrl_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">tegra30_pinctrl_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra30_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">tegra30_pinctrl_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Stephen Warren &lt;swarren@nvidia.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;NVIDIA Tegra30 pinctrl driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">tegra30_pinctrl_of_match</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
