Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: TOP_LEVEL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_LEVEL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_LEVEL"
Output Format                      : NGC
Target Device                      : xc4vlx25-10-ff668

---- Source Options
Top Module Name                    : TOP_LEVEL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : YES
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : YES
Cross Clock Analysis               : YES
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore_dir" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/params_package.vhd" in Library work.
Package <params_package> compiled.
Package body <params_package> compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/address_container.vhd" in Library work.
Entity <address_container> compiled.
Entity <address_container> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/arp_reply.vhd" in Library work.
Entity <arp_reply> compiled.
Entity <arp_reply> (Architecture <arp_reply_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/or33.vhd" in Library work.
Entity <or33> compiled.
Entity <or33> (Architecture <or33_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ip_checksum_calc.vhd" in Library work.
Entity <ip_checksum_calc> compiled.
Entity <ip_checksum_calc> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/create_packet.vhd" in Library work.
Entity <create_packet> compiled.
Entity <create_packet> (Architecture <create_packet_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/dataout_mux.vhd" in Library work.
Entity <dataout_mux> compiled.
Entity <dataout_mux> (Architecture <dataout_mux_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/decipherer.vhd" in Library work.
Entity <decipherer> compiled.
Entity <decipherer> (Architecture <decipherer_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/filter_data_out.vhd" in Library work.
Entity <filter_data_out> compiled.
Entity <filter_data_out> (Architecture <filter_data_out_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/icmp_ping_checksum_calc.vhd" in Library work.
Entity <icmp_ping_checksum_calc> compiled.
Entity <icmp_ping_checksum_calc> (Architecture <icmp_ping_checksum_calc_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/icmp_ping_shift_reg.vhd" in Library work.
Entity <icmp_ping_shift_reg> compiled.
Entity <icmp_ping_shift_reg> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/udp_data_splicer.vhd" in Library work.
Entity <udp_data_splicer> compiled.
Entity <udp_data_splicer> (Architecture <udp_data_splicer_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/user_addrs_mux.vhd" in Library work.
Entity <user_addrs_mux> compiled.
Entity <user_addrs_mux> (Architecture <user_addrs_mux_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/ipcore_dir/DATA_FIFO_0.vhd" in Library work.
Entity <DATA_FIFO_0> compiled.
Entity <DATA_FIFO_0> (Architecture <DATA_FIFO_0_a>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/ipcore_dir/INFO_FIFO_0.vhd" in Library work.
Entity <INFO_FIFO_0> compiled.
Entity <INFO_FIFO_0> (Architecture <INFO_FIFO_0_a>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/ipcore_dir/ADDR_FIFO.vhd" in Library work.
Entity <ADDR_FIFO> compiled.
Entity <ADDR_FIFO> (Architecture <ADDR_FIFO_a>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/burst_controller_sm.vhd" in Library work.
Entity <burst_controller_sm> compiled.
Entity <burst_controller_sm> (Architecture <burst_controller_sm_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/rx_ctl.vhd" in Library work.
Entity <rx_ctl> compiled.
Entity <rx_ctl> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ram_comm_dec.vhd" in Library work.
Entity <ram_comm_dec> compiled.
Entity <ram_comm_dec> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/tx_seq_ctl.vhd" in Library work.
Entity <tx_seq_ctl> compiled.
Entity <tx_seq_ctl> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller.vhd" in Library work.
Entity <ethernet_controller> compiled.
Entity <ethernet_controller> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/xmii_handler.vhd" in Library work.
Entity <MII_100_1000_handler> compiled.
Entity <MII_100_1000_handler> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/crc_splice.vhd" in Library work.
Entity <crc_splice> compiled.
Entity <crc_splice> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller_wrapper.vhd" in Library work.
Entity <ethernet_controller_wrapper> compiled.
Entity <ethernet_controller_wrapper> (Architecture <arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" in Library work.
Entity <data_manager> compiled.
Entity <data_manager> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/burst_traffic_controller.vhd" in Library work.
Entity <burst_traffic_controller> compiled.
Entity <burst_traffic_controller> (Architecture <burst_traffic_controller_arch>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/reset_mgr.vhd" in Library work.
Entity <reset_mgr> compiled.
Entity <reset_mgr> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/VERSION_BLK.vhd" in Library work.
Entity <VERSION_BLK> compiled.
Entity <VERSION_BLK> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/MUX64_8.vhd" in Library work.
Entity <MUX64_8> compiled.
Entity <MUX64_8> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/buffer_10bit.vhd" in Library work.
Entity <buffer_10bit> compiled.
Entity <buffer_10bit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/trigger_recv_blk.vhd" in Library work.
Entity <trigger_recv_blk> compiled.
Entity <trigger_recv_blk> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_interface.vhd" in Library work.
Entity <ethernet_interface> compiled.
Entity <ethernet_interface> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/data_send.vhd" in Library work.
Entity <data_send> compiled.
Entity <data_send> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/ClockLatchSignals.vhd" in Library work.
Entity <ClockLatchSignals> compiled.
Entity <ClockLatchSignals> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/ipcore_dir/ADC_FIFO.vhd" in Library work.
Entity <ADC_FIFO> compiled.
Entity <ADC_FIFO> (Architecture <ADC_FIFO_a>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/PeakFinder.vhd" in Library work.
Entity <PeakFinder> compiled.
Entity <PeakFinder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/ipcore_dir/EthernetRAM.vhd" in Library work.
Entity <EthernetRAM> compiled.
Entity <EthernetRAM> (Architecture <EthernetRAM_a>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/event_analysis.vhd" in Library work.
Entity <event_analysis> compiled.
Entity <event_analysis> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/ext_ip_addr_map.vhd" in Library work.
Entity <ext_ip_addr_map> compiled.
Entity <ext_ip_addr_map> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" in Library work.
Entity <M2_1_MXILINX_TOP_LEVEL> compiled.
Entity <M2_1_MXILINX_TOP_LEVEL> (Architecture <BEHAVIORAL>) compiled.
Entity <FD16RE_MXILINX_TOP_LEVEL> compiled.
Entity <FD16RE_MXILINX_TOP_LEVEL> (Architecture <BEHAVIORAL>) compiled.
Entity <FD8RE_MXILINX_TOP_LEVEL> compiled.
Entity <FD8RE_MXILINX_TOP_LEVEL> (Architecture <BEHAVIORAL>) compiled.
Entity <OBUF8_MXILINX_TOP_LEVEL> compiled.
Entity <OBUF8_MXILINX_TOP_LEVEL> (Architecture <BEHAVIORAL>) compiled.
Entity <D4_16E_MXILINX_TOP_LEVEL> compiled.
Entity <D4_16E_MXILINX_TOP_LEVEL> (Architecture <BEHAVIORAL>) compiled.
Entity <TOP_LEVEL> compiled.
Entity <TOP_LEVEL> (Architecture <BEHAVIORAL>) compiled.
Compiling verilog file "../oei/crc_gen.v" in library work
Compiling verilog file "../oei/crc_chk.v" in library work
Module <crc_gen> compiled
Module <crc_chk> compiled
No errors in compilation
Analysis of file <"TOP_LEVEL.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP_LEVEL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <M2_1_MXILINX_TOP_LEVEL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <D4_16E_MXILINX_TOP_LEVEL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <VERSION_BLK> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX64_8> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FD16RE_MXILINX_TOP_LEVEL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <buffer_10bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <trigger_recv_blk> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ethernet_interface> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <FD8RE_MXILINX_TOP_LEVEL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <data_send> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ClockLatchSignals> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PeakFinder> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <event_analysis> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <OBUF8_MXILINX_TOP_LEVEL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ext_ip_addr_map> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ethernet_controller_wrapper> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <data_manager> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <burst_traffic_controller> in library <work> (architecture <burst_traffic_controller_arch>).

Analyzing hierarchy for entity <reset_mgr> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ethernet_controller> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <MII_100_1000_handler> in library <work> (architecture <arch>).

Analyzing hierarchy for module <crc_chk> in library <work>.

Analyzing hierarchy for module <crc_gen> in library <work>.

Analyzing hierarchy for entity <crc_splice> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <burst_controller_sm> in library <work> (architecture <burst_controller_sm_arch>).

Analyzing hierarchy for entity <rx_ctl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <ram_comm_dec> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <tx_seq_ctl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <address_container> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <arp_reply> in library <work> (architecture <arp_reply_arch>).

Analyzing hierarchy for entity <or33> in library <work> (architecture <or33_arch>).

Analyzing hierarchy for entity <ip_checksum_calc> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <create_packet> in library <work> (architecture <create_packet_arch>).

Analyzing hierarchy for entity <dataout_mux> in library <work> (architecture <dataout_mux_arch>).

Analyzing hierarchy for entity <decipherer> in library <work> (architecture <decipherer_arch>).

Analyzing hierarchy for entity <filter_data_out> in library <work> (architecture <filter_data_out_arch>).

Analyzing hierarchy for entity <icmp_ping_checksum_calc> in library <work> (architecture <icmp_ping_checksum_calc_arch>).

Analyzing hierarchy for entity <icmp_ping_shift_reg> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <udp_data_splicer> in library <work> (architecture <udp_data_splicer_arch>).

Analyzing hierarchy for entity <user_addrs_mux> in library <work> (architecture <user_addrs_mux_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP_LEVEL> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_0> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_0> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_0> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_0> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_1> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_1> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_1> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_1> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_2> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_2> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_2> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_2> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_3> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_3> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_3> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_3> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_4> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_4> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_4> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_4> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_5> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_5> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_5> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_5> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_6> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_6> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_6> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_6> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_7> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_7> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_7> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_7> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_8> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_8> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_8> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_8> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_9> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_9> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_9> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_9> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_10> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_10> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_10> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_10> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_11> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_11> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_11> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_11> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_12> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_12> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_12> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_12> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_13> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_13> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_13> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_13> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_14> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_14> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_14> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_14> in unit <TOP_LEVEL>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <ADC_IDDR_15> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q1 =  0" for instance <ADC_IDDR_15> in unit <TOP_LEVEL>.
    Set user-defined property "INIT_Q2 =  0" for instance <ADC_IDDR_15> in unit <TOP_LEVEL>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ADC_IDDR_15> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_0_30" for instance <fadc_data_mux_0> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_1_29" for instance <fadc_data_mux_1> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_2_28" for instance <fadc_data_mux_2> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_3_27" for instance <fadc_data_mux_3> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_4_26" for instance <fadc_data_mux_4> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_5_25" for instance <fadc_data_mux_5> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_6_24" for instance <fadc_data_mux_6> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_7_23" for instance <fadc_data_mux_7> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_8_22" for instance <fadc_data_mux_8> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_9_21" for instance <fadc_data_mux_9> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_10_20" for instance <fadc_data_mux_10> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_11_19" for instance <fadc_data_mux_11> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_12_18" for instance <fadc_data_mux_12> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_13_17" for instance <fadc_data_mux_13> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_14_16" for instance <fadc_data_mux_14> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  fadc_data_mux_15_15" for instance <fadc_data_mux_15> in unit <TOP_LEVEL>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <XLXI_3405> in unit <TOP_LEVEL>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <XLXI_3405> in unit <TOP_LEVEL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_PERIOD =  8.0" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <XLXI_3410> in unit <TOP_LEVEL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <XLXI_3410> in unit <TOP_LEVEL>.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 1716: Unconnected output port 'D12' of component 'D4_16E_MXILINX_TOP_LEVEL'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 1716: Unconnected output port 'D13' of component 'D4_16E_MXILINX_TOP_LEVEL'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 1716: Unconnected output port 'D14' of component 'D4_16E_MXILINX_TOP_LEVEL'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 1716: Unconnected output port 'D15' of component 'D4_16E_MXILINX_TOP_LEVEL'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 1716: Unconnected output port 'D9' of component 'D4_16E_MXILINX_TOP_LEVEL'.
    Set user-defined property "HU_SET =  XLXI_3432_0" for instance <XLXI_3432> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4136> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4136> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4177> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4177> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4177> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4177> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4178> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4178> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4179> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4179> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4179> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4179> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4181> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4181> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4181> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4181> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4182> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4182> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4182> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4182> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4183> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4183> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4183> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4183> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4184> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4184> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4184> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4184> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4213> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4213> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4214> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4214> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4216> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4216> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4217> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4217> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4218> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4218> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4219> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4219> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4220> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4220> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4221> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4221> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4246> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4246> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4246> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4246> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4247> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4247> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4247> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4247> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4248> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4248> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4249> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4249> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4249> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4249> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4250> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4250> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4250> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4250> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4251> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_4251> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4251> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4251> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_4253> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4253> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_5932> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_5932> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_5932> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_5932> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_5934> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_5934> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_5934> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_5934> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  LOW" for instance <XLXI_5943> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_5943> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_5943> in unit <TOP_LEVEL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_PERIOD =  8.0" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <XLXI_5949> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_5951> in unit <TOP_LEVEL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_PERIOD =  5.33333333" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  HIGH" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <XLXI_5953> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_5955> in unit <TOP_LEVEL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_PERIOD =  2.66666667" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  HIGH" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <XLXI_5963> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_5967> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_5996> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_5996> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_5996> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_5996> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_5999> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_5999> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_5999> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_5999> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6004_1" for instance <XLXI_6004> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6016> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6025> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6033> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6041> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6041> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6041> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_6041> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6051_2" for instance <XLXI_6051> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6056_3" for instance <XLXI_6056> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6057_4" for instance <XLXI_6057> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6074> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6074> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6074> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6116> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6116> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6116> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_6116> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6120> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6120> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6120> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_6120> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6121> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6121> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6121> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_6121> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6122> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6122> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6122> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_6122> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6123> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6123> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6123> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  FAST" for instance <XLXI_6123> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6140> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6140> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6140> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6144> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6144> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6144> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_6144> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6146> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6146> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6146> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_6146> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6150> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6150> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6150> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6151> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6151> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6151> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6152> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6152> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6152> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6153> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6153> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6153> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6154> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6154> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6154> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6155> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6155> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6155> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6156> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6156> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6156> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6165> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6165> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6165> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6166> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6166> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6166> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6167> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6167> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6167> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6168> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6168> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6168> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6169> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6169> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6169> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6170> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6170> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6170> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6171> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6171> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6171> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6172> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6172> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6172> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6181> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6181> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6181> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6182> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6182> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6182> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6183> in unit <TOP_LEVEL>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <XLXI_6183> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6183> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6186> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6188> in unit <TOP_LEVEL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "CLKIN_PERIOD =  5.33333333" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  HIGH" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <XLXI_6199> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6226> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6229> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6229> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6229> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_6229> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6247_6" for instance <XLXI_6247> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6251_5" for instance <XLXI_6251> in unit <TOP_LEVEL>.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 2399: Instantiating black box module <ADC_FIFO>.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 2434: Instantiating black box module <EthernetRAM>.
    Set user-defined property "HU_SET =  XLXI_6394_7" for instance <XLXI_6394> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6396> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6404> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6404> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6404> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_6404> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6408> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6408> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6409> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6409> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6410_8" for instance <XLXI_6410> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6414_9" for instance <XLXI_6414> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6418_10" for instance <XLXI_6418> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6419_11" for instance <XLXI_6419> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6420_13" for instance <XLXI_6420> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6421> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6422> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6423> in unit <TOP_LEVEL>.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf" line 2557: Unconnected output port 'O' of component 'OBUF8_MXILINX_TOP_LEVEL'.
    Set user-defined property "HU_SET =  XLXI_6435_12" for instance <XLXI_6435> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6436> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6436> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6436> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_6436> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6437> in unit <TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6437> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6437> in unit <TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_6437> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6439> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6439> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6440> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6440> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6441> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6441> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6442> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6442> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6443> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6443> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6445> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6445> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6446> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6446> in unit <TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_6447> in unit <TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6447> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6462> in unit <TOP_LEVEL>.
    Set user-defined property "HU_SET =  XLXI_6465_14" for instance <XLXI_6465> in unit <TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <XLXI_6467> in unit <TOP_LEVEL>.
Entity <TOP_LEVEL> analyzed. Unit <TOP_LEVEL> generated.

Analyzing Entity <M2_1_MXILINX_TOP_LEVEL> in library <work> (Architecture <BEHAVIORAL>).
Entity <M2_1_MXILINX_TOP_LEVEL> analyzed. Unit <M2_1_MXILINX_TOP_LEVEL> generated.

Analyzing Entity <D4_16E_MXILINX_TOP_LEVEL> in library <work> (Architecture <BEHAVIORAL>).
Entity <D4_16E_MXILINX_TOP_LEVEL> analyzed. Unit <D4_16E_MXILINX_TOP_LEVEL> generated.

Analyzing Entity <VERSION_BLK> in library <work> (Architecture <Behavioral>).
Entity <VERSION_BLK> analyzed. Unit <VERSION_BLK> generated.

Analyzing Entity <MUX64_8> in library <work> (Architecture <Behavioral>).
Entity <MUX64_8> analyzed. Unit <MUX64_8> generated.

Analyzing Entity <FD16RE_MXILINX_TOP_LEVEL> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_TOP_LEVEL>.
Entity <FD16RE_MXILINX_TOP_LEVEL> analyzed. Unit <FD16RE_MXILINX_TOP_LEVEL> generated.

Analyzing Entity <buffer_10bit> in library <work> (Architecture <Behavioral>).
Entity <buffer_10bit> analyzed. Unit <buffer_10bit> generated.

Analyzing Entity <trigger_recv_blk> in library <work> (Architecture <Behavioral>).
Entity <trigger_recv_blk> analyzed. Unit <trigger_recv_blk> generated.

Analyzing Entity <ethernet_interface> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_interface.vhd" line 147: Unconnected output port 'udp_fwd_port' of component 'ethernet_controller_wrapper'.
Entity <ethernet_interface> analyzed. Unit <ethernet_interface> generated.

Analyzing Entity <ethernet_controller_wrapper> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller_wrapper.vhd" line 212: Unconnected output port 'CRC_end' of component 'crc_gen'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller_wrapper.vhd" line 243: Unconnected output port 'CRC_end' of component 'crc_gen'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller_wrapper.vhd" line 243: Unconnected output port 'CRC_out' of component 'crc_gen'.
Entity <ethernet_controller_wrapper> analyzed. Unit <ethernet_controller_wrapper> generated.

Analyzing Entity <ethernet_controller> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller.vhd" line 435: Unconnected output port 'arp_search_ip' of component 'decipherer'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller.vhd" line 435: Unconnected output port 'dest_mac' of component 'decipherer'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller.vhd" line 435: Unconnected output port 'is_idle' of component 'decipherer'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller.vhd" line 435: Unconnected output port 'is_udp' of component 'decipherer'.
Entity <ethernet_controller> analyzed. Unit <ethernet_controller> generated.

Analyzing Entity <address_container> in library <work> (Architecture <arch>).
Entity <address_container> analyzed. Unit <address_container> generated.

Analyzing Entity <arp_reply> in library <work> (Architecture <arp_reply_arch>).
INFO:Xst:2679 - Register <tx_er> in unit <arp_reply> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <arp_reply> analyzed. Unit <arp_reply> generated.

Analyzing Entity <or33> in library <work> (Architecture <or33_arch>).
Entity <or33> analyzed. Unit <or33> generated.

Analyzing Entity <ip_checksum_calc> in library <work> (Architecture <arch>).
Entity <ip_checksum_calc> analyzed. Unit <ip_checksum_calc> generated.

Analyzing Entity <create_packet> in library <work> (Architecture <create_packet_arch>).
INFO:Xst:2679 - Register <IP_length<15>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IP_length<14>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IP_length<13>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IP_length<12>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IP_length<11>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <UDP_length<15>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <UDP_length<14>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <UDP_length<13>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <UDP_length<12>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <UDP_length<11>> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tx_er> in unit <create_packet> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <create_packet> analyzed. Unit <create_packet> generated.

Analyzing Entity <dataout_mux> in library <work> (Architecture <dataout_mux_arch>).
Entity <dataout_mux> analyzed. Unit <dataout_mux> generated.

Analyzing Entity <decipherer> in library <work> (Architecture <decipherer_arch>).
Entity <decipherer> analyzed. Unit <decipherer> generated.

Analyzing Entity <filter_data_out> in library <work> (Architecture <filter_data_out_arch>).
Entity <filter_data_out> analyzed. Unit <filter_data_out> generated.

Analyzing Entity <icmp_ping_checksum_calc> in library <work> (Architecture <icmp_ping_checksum_calc_arch>).
Entity <icmp_ping_checksum_calc> analyzed. Unit <icmp_ping_checksum_calc> generated.

Analyzing Entity <icmp_ping_shift_reg> in library <work> (Architecture <arch>).
Entity <icmp_ping_shift_reg> analyzed. Unit <icmp_ping_shift_reg> generated.

Analyzing Entity <udp_data_splicer> in library <work> (Architecture <udp_data_splicer_arch>).
Entity <udp_data_splicer> analyzed. Unit <udp_data_splicer> generated.

Analyzing Entity <user_addrs_mux> in library <work> (Architecture <user_addrs_mux_arch>).
Entity <user_addrs_mux> analyzed. Unit <user_addrs_mux> generated.

Analyzing Entity <MII_100_1000_handler> in library <work> (Architecture <arch>).
Entity <MII_100_1000_handler> analyzed. Unit <MII_100_1000_handler> generated.

Analyzing module <crc_chk> in library <work>.
	Calling function <NextCRC>.
Module <crc_chk> is correct for synthesis.
 
Analyzing module <crc_gen> in library <work>.
	Calling function <NextCRC>.
Module <crc_gen> is correct for synthesis.
 
Analyzing Entity <crc_splice> in library <work> (Architecture <arch>).
Entity <crc_splice> analyzed. Unit <crc_splice> generated.

Analyzing Entity <data_manager> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 331: Instantiating black box module <DATA_FIFO_0>.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 341: Instantiating black box module <INFO_FIFO_0>.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 351: Unconnected output port 'empty' of component 'ADDR_FIFO'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 351: Unconnected output port 'full' of component 'ADDR_FIFO'.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 351: Instantiating black box module <ADDR_FIFO>.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 362: Unconnected output port 'empty' of component 'ADDR_FIFO'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 362: Unconnected output port 'full' of component 'ADDR_FIFO'.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 362: Instantiating black box module <ADDR_FIFO>.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 373: Instantiating black box module <DATA_FIFO_0>.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 383: Instantiating black box module <INFO_FIFO_0>.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 393: Instantiating black box module <DATA_FIFO_0>.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 403: Instantiating black box module <INFO_FIFO_0>.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 413: Unconnected output port 'empty' of component 'ADDR_FIFO'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 413: Unconnected output port 'full' of component 'ADDR_FIFO'.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 413: Instantiating black box module <ADDR_FIFO>.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 424: Unconnected output port 'empty' of component 'ADDR_FIFO'.
WARNING:Xst:753 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 424: Unconnected output port 'full' of component 'ADDR_FIFO'.
WARNING:Xst:2211 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd" line 424: Instantiating black box module <ADDR_FIFO>.
Entity <data_manager> analyzed. Unit <data_manager> generated.

Analyzing Entity <burst_controller_sm> in library <work> (Architecture <burst_controller_sm_arch>).
Entity <burst_controller_sm> analyzed. Unit <burst_controller_sm> generated.

Analyzing Entity <rx_ctl> in library <work> (Architecture <arch>).
WARNING:Xst:37 - Detected unknown constraint/property "STATE_VECTOR". This constraint/property is not supported by the current software release and will be ignored.
Entity <rx_ctl> analyzed. Unit <rx_ctl> generated.

Analyzing Entity <ram_comm_dec> in library <work> (Architecture <arch>).
WARNING:Xst:37 - Detected unknown constraint/property "STATE_VECTOR". This constraint/property is not supported by the current software release and will be ignored.
Entity <ram_comm_dec> analyzed. Unit <ram_comm_dec> generated.

Analyzing Entity <tx_seq_ctl> in library <work> (Architecture <arch>).
WARNING:Xst:37 - Detected unknown constraint/property "STATE_VECTOR". This constraint/property is not supported by the current software release and will be ignored.
Entity <tx_seq_ctl> analyzed. Unit <tx_seq_ctl> generated.

Analyzing Entity <burst_traffic_controller> in library <work> (Architecture <burst_traffic_controller_arch>).
Entity <burst_traffic_controller> analyzed. Unit <burst_traffic_controller> generated.

Analyzing Entity <reset_mgr> in library <work> (Architecture <Behavioral>).
Entity <reset_mgr> analyzed. Unit <reset_mgr> generated.

Analyzing Entity <FD8RE_MXILINX_TOP_LEVEL> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8RE_MXILINX_TOP_LEVEL>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8RE_MXILINX_TOP_LEVEL>.
Entity <FD8RE_MXILINX_TOP_LEVEL> analyzed. Unit <FD8RE_MXILINX_TOP_LEVEL> generated.

Analyzing Entity <data_send> in library <work> (Architecture <Behavioral>).
WARNING:Xst:1610 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/data_send.vhd" line 149: Width mismatch. <startAddr> has a width of 10 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/data_send.vhd" line 150: Width mismatch. <endAddr> has a width of 10 bits but assigned expression is 16-bit wide.
Entity <data_send> analyzed. Unit <data_send> generated.

Analyzing Entity <ClockLatchSignals> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/ClockLatchSignals.vhd" line 59: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <triggered>, <done>, <delay>, <clock_place>
Entity <ClockLatchSignals> analyzed. Unit <ClockLatchSignals> generated.

Analyzing Entity <PeakFinder> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/PeakFinder.vhd" line 170: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
Entity <PeakFinder> analyzed. Unit <PeakFinder> generated.

Analyzing Entity <event_analysis> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <resetClearVeto> in unit <event_analysis> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <resetForceVeto> in unit <event_analysis> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <event_analysis> analyzed. Unit <event_analysis> generated.

Analyzing Entity <OBUF8_MXILINX_TOP_LEVEL> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_30> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_30> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_30> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_30> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_31> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_31> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_31> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_31> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_32> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_32> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_32> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_32> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_33> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_33> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_33> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_33> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_34> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_34> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_34> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_34> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_35> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_35> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_35> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_35> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_36> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_36> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_36> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_36> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_37> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "DRIVE =  12" for instance <I_36_37> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_37> in unit <OBUF8_MXILINX_TOP_LEVEL>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_37> in unit <OBUF8_MXILINX_TOP_LEVEL>.
Entity <OBUF8_MXILINX_TOP_LEVEL> analyzed. Unit <OBUF8_MXILINX_TOP_LEVEL> generated.

Analyzing Entity <ext_ip_addr_map> in library <work> (Architecture <Behavioral>).
Entity <ext_ip_addr_map> analyzed. Unit <ext_ip_addr_map> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

WARNING:Xst:3052 - You have requested that asynchronous control signals of sequential elements be treated as if they were synchronous. Please review the details of this switch in chapter Design Constraints of the XST User Guide. This feature allows you to better explore the possibilities offered by the Xilinx solution without having to rewrite the descriptions of sequential elements. However, be well aware that the synthesis result, while providing you with a good way to assess final device usage and design performance, is not functionally equivalent to your HDL description. As a result, you will not be able to validate your design by comparison of pre-synthesis and post-synthesis simulation results. Please also note that in general we strongly recommend synchronous flip-flop initialization.

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <internal_dout_50$mux0008> in unit <ethernet_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <internal_eth_dout_50$mux0008> in unit <ethernet_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <VERSION_BLK>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/VERSION_BLK.vhd".
Unit <VERSION_BLK> synthesized.


Synthesizing Unit <MUX64_8>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/MUX64_8.vhd".
    Found 64-bit 8-to-1 multiplexer for signal <muxout>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <MUX64_8> synthesized.


Synthesizing Unit <buffer_10bit>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/buffer_10bit.vhd".
Unit <buffer_10bit> synthesized.


Synthesizing Unit <trigger_recv_blk>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/trigger_recv_blk.vhd".
    Found 1-bit register for signal <trig>.
    Found 32-bit up counter for signal <cnt_sig>.
    Found 1-bit register for signal <trig_in>.
    Found 1-bit register for signal <trig_old>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <trigger_recv_blk> synthesized.


Synthesizing Unit <data_send>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/data_send.vhd".
WARNING:Xst:1780 - Signal <burstWrEn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <b_data>.
    Found 1-bit register for signal <b_data_we>.
    Found 1-bit register for signal <armed>.
    Found 10-bit comparator not equal for signal <b_data$cmp_ne0000> created at line 169.
    Found 64-bit 4-to-1 multiplexer for signal <b_data$mux0000>.
    Found 10-bit comparator equal for signal <b_data_we$cmp_eq0000> created at line 169.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <delayed_clk_en>.
    Found 10-bit register for signal <endAddr>.
    Found 10-bit adder for signal <endAddr$add0000> created at line 150.
    Found 10-bit adder for signal <endAddr$addsub0000> created at line 150.
    Found 10-bit adder for signal <endAddr$addsub0001> created at line 150.
    Found 1-bit register for signal <headerTwoStart>.
    Found 1-bit register for signal <lastRead>.
    Found 10-bit comparator not equal for signal <lastRead$cmp_ne0000> created at line 178.
    Found 8-bit up counter for signal <missedTriggerCount>.
    Found 16-bit register for signal <positiveDelayTimer>.
    Found 16-bit adder for signal <positiveDelayTimer$addsub0000> created at line 165.
    Found 1-bit register for signal <reading>.
    Found 16-bit register for signal <sampleSize>.
    Found 16-bit adder for signal <sampleSize$add0000> created at line 148.
    Found 1-bit register for signal <sendUDP>.
    Found 10-bit register for signal <startAddr>.
    Found 10-bit adder for signal <startAddr$addsub0000> created at line 149.
    Found 10-bit subtractor for signal <startAddr$sub0000> created at line 149.
    Found 1-bit register for signal <timing>.
    Found 16-bit comparator equal for signal <timing$cmp_eq0000> created at line 160.
    Found 16-bit comparator not equal for signal <timing$cmp_ne0000> created at line 160.
    Found 32-bit up counter for signal <triggerCount>.
    Summary:
	inferred   2 Counter(s).
	inferred 125 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <data_send> synthesized.


Synthesizing Unit <ClockLatchSignals>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/ClockLatchSignals.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <signals>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <clock_place>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <delay>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <triggered>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit adder for signal <clock_place$addsub0000> created at line 82.
    Found 4-bit adder for signal <delay$addsub0000> created at line 120.
    Found 1-of-8 decoder for signal <signals$mux0010>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Decoder(s).
Unit <ClockLatchSignals> synthesized.


Synthesizing Unit <PeakFinder>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/PeakFinder.vhd".
WARNING:Xst:647 - Input <trig_types<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <triggered> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sample_two> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sample_three> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sample_six> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sample_seven> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sample_one> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sample_four> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sample_five> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <trigger_address>.
    Found 1-bit register for signal <out_enable>.
    Found 64-bit register for signal <data_out>.
    Found 1-bit register for signal <clearManualTrigSig>.
    Found 8-bit comparator greater for signal <data_out_15_8$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_15_8$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_15_8$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_15_8$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_15_8$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_15_8$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_15_8$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_15_8$cmp_lt0003> created at line 118.
    Found 8-bit comparator greater for signal <data_out_23_16$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_23_16$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_23_16$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_23_16$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_23_16$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_23_16$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_23_16$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_23_16$cmp_lt0003> created at line 118.
    Found 8-bit comparator greater for signal <data_out_31_24$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_31_24$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_31_24$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_31_24$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_31_24$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_31_24$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_31_24$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_31_24$cmp_lt0003> created at line 118.
    Found 8-bit comparator greater for signal <data_out_39_32$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_39_32$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_39_32$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_39_32$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_39_32$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_39_32$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_39_32$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_39_32$cmp_lt0003> created at line 118.
    Found 8-bit comparator greater for signal <data_out_47_40$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_47_40$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_47_40$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_47_40$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_47_40$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_47_40$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_47_40$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_47_40$cmp_lt0003> created at line 118.
    Found 8-bit comparator greater for signal <data_out_55_48$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_55_48$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_55_48$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_55_48$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_55_48$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_55_48$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_55_48$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_55_48$cmp_lt0003> created at line 118.
    Found 8-bit comparator greater for signal <data_out_63_56$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_63_56$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_63_56$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_63_56$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_63_56$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_63_56$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_63_56$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_63_56$cmp_lt0003> created at line 118.
    Found 8-bit comparator greater for signal <data_out_7_0$cmp_gt0000> created at line 117.
    Found 8-bit comparator greater for signal <data_out_7_0$cmp_gt0001> created at line 117.
    Found 8-bit comparator greater for signal <data_out_7_0$cmp_gt0002> created at line 118.
    Found 8-bit comparator greater for signal <data_out_7_0$cmp_gt0003> created at line 118.
    Found 8-bit comparator less for signal <data_out_7_0$cmp_lt0000> created at line 117.
    Found 8-bit comparator less for signal <data_out_7_0$cmp_lt0001> created at line 117.
    Found 8-bit comparator less for signal <data_out_7_0$cmp_lt0002> created at line 118.
    Found 8-bit comparator less for signal <data_out_7_0$cmp_lt0003> created at line 118.
    Found 1-bit register for signal <extTrigLatched>.
    Found 1-bit register for signal <lastExtTrigState>.
    Found 1-bit register for signal <lastThreshTrigState>.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0000> created at line 240.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0001> created at line 240.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0002> created at line 240.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0003> created at line 240.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0004> created at line 240.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0005> created at line 240.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0006> created at line 240.
    Found 8-bit comparator greater for signal <lastThreshTrigState$cmp_gt0007> created at line 240.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0000> created at line 254.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0001> created at line 254.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0002> created at line 254.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0003> created at line 254.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0004> created at line 254.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0005> created at line 254.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0006> created at line 254.
    Found 8-bit comparator less for signal <lastThreshTrigState$cmp_lt0007> created at line 254.
    Found 1-bit register for signal <new_trigger_sig>.
    Found 64-bit register for signal <post_data_in>.
    Found 64-bit register for signal <pre_data_in>.
    Found 10-bit up counter for signal <ramAddress>.
    Found 1-bit register for signal <trigger_active>.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0000> created at line 254.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0001> created at line 254.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0002> created at line 254.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0003> created at line 254.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0004> created at line 254.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0005> created at line 254.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0006> created at line 254.
    Found 8-bit comparator greatequal for signal <trigger_active$cmp_ge0007> created at line 254.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0000> created at line 240.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0001> created at line 240.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0002> created at line 240.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0003> created at line 240.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0004> created at line 240.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0005> created at line 240.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0006> created at line 240.
    Found 8-bit comparator lessequal for signal <trigger_active$cmp_le0007> created at line 240.
    Summary:
	inferred   1 Counter(s).
	inferred 209 D-type flip-flop(s).
	inferred  96 Comparator(s).
Unit <PeakFinder> synthesized.


Synthesizing Unit <event_analysis>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/event_analysis.vhd".
WARNING:Xst:647 - Input <clock_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <prepareEnd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <internalFooter<63:36>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000.
WARNING:Xst:653 - Signal <internalFooter<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1780 - Signal <headerDelayTwo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <finish> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <del_clk_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <data_out>.
    Found 1-bit register for signal <data_out_we>.
    Found 1-bit register for signal <analysisRunning>.
    Found 1-bit register for signal <busy>.
    Found 64-bit 4-to-1 multiplexer for signal <data_out$mux0000>.
    Found 1-bit register for signal <dataOutEnd>.
    Found 1-bit register for signal <headerDelayOne>.
    Found 1-bit register for signal <lastSigHigh>.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0000> created at line 219.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0001> created at line 219.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0002> created at line 219.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0003> created at line 219.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0004> created at line 219.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0005> created at line 219.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0006> created at line 219.
    Found 8-bit comparator greatequal for signal <lastSigHigh$cmp_ge0007> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0000> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0001> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0002> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0003> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0004> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0005> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0006> created at line 219.
    Found 8-bit comparator less for signal <lastSigHigh$cmp_lt0007> created at line 219.
    Found 1-bit register for signal <lastSigLow>.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0000> created at line 225.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0001> created at line 225.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0002> created at line 225.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0003> created at line 225.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0004> created at line 225.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0005> created at line 225.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0006> created at line 225.
    Found 8-bit comparator greater for signal <lastSigLow$cmp_gt0007> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0000> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0001> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0002> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0003> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0004> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0005> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0006> created at line 225.
    Found 8-bit comparator lessequal for signal <lastSigLow$cmp_le0007> created at line 225.
    Found 1-bit register for signal <sendFooter>.
    Found 1-bit register for signal <sendPacketEnd>.
    Found 1-bit register for signal <vetoed>.
    Found 8-bit comparator greater for signal <vetoed$cmp_gt0000> created at line 163.
    Found 8-bit up counter for signal <zeroCrossCount>.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0000> created at line 210.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0001> created at line 210.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0002> created at line 210.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0003> created at line 210.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0004> created at line 210.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0005> created at line 210.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0006> created at line 210.
    Found 8-bit comparator greatequal for signal <zeroCrossCount$cmp_ge0007> created at line 210.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0000> created at line 201.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0001> created at line 201.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0002> created at line 201.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0003> created at line 201.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0004> created at line 201.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0005> created at line 201.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0006> created at line 201.
    Found 8-bit comparator lessequal for signal <zeroCrossCount$cmp_le0007> created at line 201.
    Found 8-bit adder for signal <zeroCrossCount$mux0000> created at line 210.
    Summary:
	inferred   1 Counter(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  49 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <event_analysis> synthesized.


Synthesizing Unit <ext_ip_addr_map>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/ext_ip_addr_map.vhd".
Unit <ext_ip_addr_map> synthesized.


Synthesizing Unit <burst_traffic_controller>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/burst_traffic_controller.vhd".
    Found 1-bit register for signal <BURST_END_PACKET>.
    Found 34-bit up counter for signal <clocks_since_send>.
    Found 34-bit comparator greatequal for signal <clocks_since_send$cmp_ge0000> created at line 73.
    Found 1-bit register for signal <force_packet_old>.
    Found 8-bit register for signal <writes_in_curr_burst>.
    Found 8-bit adder for signal <writes_in_curr_burst$addsub0000> created at line 61.
    Found 9-bit comparator greatequal for signal <writes_in_curr_burst$cmp_ge0000> created at line 58.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <burst_traffic_controller> synthesized.


Synthesizing Unit <reset_mgr>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/reset_mgr.vhd".
    Found 1-bit register for signal <reset>.
    Found 16-bit up counter for signal <cnt>.
    Found 16-bit comparator less for signal <cnt$cmp_lt0000> created at line 46.
    Found 1-bit register for signal <old_reset_start>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <reset_mgr> synthesized.


Synthesizing Unit <MII_100_1000_handler>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/xmii_handler.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MII_100_1000_handler> synthesized.


Synthesizing Unit <crc_chk>.
    Related source file is "../oei/crc_chk.v".
WARNING:Xst:1780 - Signal <Next_CRC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <CRC_reg>.
    Found 1-bit xor2 for signal <CRC_reg$xor0000> created at line 115.
    Found 1-bit xor3 for signal <CRC_reg$xor0001> created at line 114.
    Found 1-bit xor4 for signal <CRC_reg$xor0002> created at line 113.
    Found 1-bit xor4 for signal <CRC_reg$xor0003> created at line 112.
    Found 1-bit xor4 for signal <CRC_reg$xor0004> created at line 111.
    Found 1-bit xor4 for signal <CRC_reg$xor0005> created at line 110.
    Found 1-bit xor3 for signal <CRC_reg$xor0006> created at line 109.
    Found 1-bit xor3 for signal <CRC_reg$xor0007> created at line 108.
    Found 1-bit xor3 for signal <CRC_reg$xor0008> created at line 107.
    Found 1-bit xor2 for signal <CRC_reg$xor0009> created at line 106.
    Found 1-bit xor2 for signal <CRC_reg$xor0010> created at line 105.
    Found 1-bit xor2 for signal <CRC_reg$xor0011> created at line 104.
    Found 1-bit xor3 for signal <CRC_reg$xor0012> created at line 103.
    Found 1-bit xor4 for signal <CRC_reg$xor0013> created at line 102.
    Found 1-bit xor4 for signal <CRC_reg$xor0014> created at line 101.
    Found 1-bit xor4 for signal <CRC_reg$xor0015> created at line 100.
    Found 1-bit xor4 for signal <CRC_reg$xor0016> created at line 99.
    Found 1-bit xor4 for signal <CRC_reg$xor0017> created at line 98.
    Found 1-bit xor6 for signal <CRC_reg$xor0018> created at line 97.
    Found 1-bit xor6 for signal <CRC_reg$xor0019> created at line 96.
    Found 1-bit xor4 for signal <CRC_reg$xor0020> created at line 95.
    Found 1-bit xor3 for signal <CRC_reg$xor0021> created at line 94.
    Found 1-bit xor3 for signal <CRC_reg$xor0022> created at line 93.
    Found 1-bit xor3 for signal <CRC_reg$xor0023> created at line 92.
    Found 1-bit xor3 for signal <CRC_reg$xor0024> created at line 91.
    Found 1-bit xor4 for signal <CRC_reg$xor0025> created at line 90.
    Found 1-bit xor4 for signal <CRC_reg$xor0026> created at line 89.
    Found 1-bit xor4 for signal <CRC_reg$xor0027> created at line 88.
    Found 1-bit xor3 for signal <CRC_reg$xor0028> created at line 87.
    Found 1-bit xor3 for signal <CRC_reg$xor0029> created at line 86.
    Found 1-bit xor3 for signal <CRC_reg$xor0030> created at line 85.
    Found 1-bit xor2 for signal <CRC_reg$xor0031> created at line 84.
    Found 1-bit xor2 for signal <CRC_reg$xor0032> created at line 115.
    Found 1-bit xor2 for signal <CRC_reg$xor0033> created at line 114.
    Found 1-bit xor2 for signal <CRC_reg$xor0034> created at line 114.
    Found 1-bit xor2 for signal <CRC_reg$xor0035> created at line 113.
    Found 1-bit xor2 for signal <CRC_reg$xor0036> created at line 113.
    Found 1-bit xor2 for signal <CRC_reg$xor0037> created at line 112.
    Found 1-bit xor2 for signal <CRC_reg$xor0038> created at line 111.
    Found 1-bit xor2 for signal <CRC_reg$xor0040> created at line 110.
    Found 1-bit xor2 for signal <CRC_reg$xor0044> created at line 107.
    Found 1-bit xor2 for signal <CRC_reg$xor0045> created at line 106.
    Found 1-bit xor2 for signal <CRC_reg$xor0050> created at line 99.
    Found 1-bit xor2 for signal <CRC_reg$xor0052> created at line 98.
    Found 1-bit xor2 for signal <CRC_reg$xor0058> created at line 96.
    Found 1-bit xor2 for signal <CRC_reg$xor0060> created at line 95.
    Found 1-bit xor2 for signal <CRC_reg$xor0061> created at line 94.
    Found 1-bit xor2 for signal <CRC_reg$xor0065> created at line 90.
    Found 1-bit xor2 for signal <CRC_reg$xor0067> created at line 89.
    Found 1-bit xor2 for signal <CRC_reg$xor0071> created at line 87.
    Found 1-bit xor2 for signal <CRC_reg$xor0072> created at line 86.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  27 Xor(s).
Unit <crc_chk> synthesized.


Synthesizing Unit <crc_gen>.
    Related source file is "../oei/crc_gen.v".
    Found 4-bit up counter for signal <Counter>.
    Found 32-bit register for signal <CRC_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <CRC_reg$mux0000>.
    Found 1-bit xor2 for signal <CRC_reg$xor0000> created at line 120.
    Found 1-bit xor3 for signal <CRC_reg$xor0001> created at line 119.
    Found 1-bit xor4 for signal <CRC_reg$xor0002> created at line 118.
    Found 1-bit xor4 for signal <CRC_reg$xor0003> created at line 117.
    Found 1-bit xor4 for signal <CRC_reg$xor0004> created at line 116.
    Found 1-bit xor4 for signal <CRC_reg$xor0005> created at line 115.
    Found 1-bit xor3 for signal <CRC_reg$xor0006> created at line 114.
    Found 1-bit xor3 for signal <CRC_reg$xor0007> created at line 113.
    Found 1-bit xor3 for signal <CRC_reg$xor0008> created at line 112.
    Found 1-bit xor2 for signal <CRC_reg$xor0009> created at line 111.
    Found 1-bit xor2 for signal <CRC_reg$xor0010> created at line 110.
    Found 1-bit xor2 for signal <CRC_reg$xor0011> created at line 109.
    Found 1-bit xor3 for signal <CRC_reg$xor0012> created at line 108.
    Found 1-bit xor4 for signal <CRC_reg$xor0013> created at line 107.
    Found 1-bit xor4 for signal <CRC_reg$xor0014> created at line 106.
    Found 1-bit xor4 for signal <CRC_reg$xor0015> created at line 105.
    Found 1-bit xor4 for signal <CRC_reg$xor0016> created at line 104.
    Found 1-bit xor4 for signal <CRC_reg$xor0017> created at line 103.
    Found 1-bit xor6 for signal <CRC_reg$xor0018> created at line 102.
    Found 1-bit xor6 for signal <CRC_reg$xor0019> created at line 101.
    Found 1-bit xor4 for signal <CRC_reg$xor0020> created at line 100.
    Found 1-bit xor3 for signal <CRC_reg$xor0021> created at line 99.
    Found 1-bit xor3 for signal <CRC_reg$xor0022> created at line 98.
    Found 1-bit xor3 for signal <CRC_reg$xor0023> created at line 97.
    Found 1-bit xor3 for signal <CRC_reg$xor0024> created at line 96.
    Found 1-bit xor4 for signal <CRC_reg$xor0025> created at line 95.
    Found 1-bit xor4 for signal <CRC_reg$xor0026> created at line 94.
    Found 1-bit xor4 for signal <CRC_reg$xor0027> created at line 93.
    Found 1-bit xor3 for signal <CRC_reg$xor0028> created at line 92.
    Found 1-bit xor3 for signal <CRC_reg$xor0029> created at line 91.
    Found 1-bit xor3 for signal <CRC_reg$xor0030> created at line 90.
    Found 1-bit xor2 for signal <CRC_reg$xor0031> created at line 89.
    Found 1-bit xor2 for signal <CRC_reg$xor0032> created at line 120.
    Found 1-bit xor2 for signal <CRC_reg$xor0033> created at line 119.
    Found 1-bit xor2 for signal <CRC_reg$xor0034> created at line 119.
    Found 1-bit xor2 for signal <CRC_reg$xor0035> created at line 118.
    Found 1-bit xor2 for signal <CRC_reg$xor0036> created at line 118.
    Found 1-bit xor2 for signal <CRC_reg$xor0037> created at line 117.
    Found 1-bit xor2 for signal <CRC_reg$xor0038> created at line 116.
    Found 1-bit xor2 for signal <CRC_reg$xor0040> created at line 115.
    Found 1-bit xor2 for signal <CRC_reg$xor0044> created at line 112.
    Found 1-bit xor2 for signal <CRC_reg$xor0045> created at line 111.
    Found 1-bit xor2 for signal <CRC_reg$xor0050> created at line 104.
    Found 1-bit xor2 for signal <CRC_reg$xor0052> created at line 103.
    Found 1-bit xor2 for signal <CRC_reg$xor0058> created at line 101.
    Found 1-bit xor2 for signal <CRC_reg$xor0060> created at line 100.
    Found 1-bit xor2 for signal <CRC_reg$xor0061> created at line 99.
    Found 1-bit xor2 for signal <CRC_reg$xor0065> created at line 95.
    Found 1-bit xor2 for signal <CRC_reg$xor0067> created at line 94.
    Found 1-bit xor2 for signal <CRC_reg$xor0071> created at line 92.
    Found 1-bit xor2 for signal <CRC_reg$xor0072> created at line 91.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred  27 Xor(s).
Unit <crc_gen> synthesized.


Synthesizing Unit <crc_splice>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/crc_splice.vhd".
    Found 1-bit register for signal <tx_en>.
    Found 8-bit register for signal <txd>.
    Found 1-bit register for signal <tx_er>.
    Found 1-bit register for signal <flip_flop>.
    Found 4-bit register for signal <nibble_reg>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <crc_splice> synthesized.


Synthesizing Unit <address_container>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/address_container.vhd".
    Found 1-bit register for signal <set_data_dest_strobe>.
    Found 1-bit register for signal <protocol_ping_strobe>.
    Found 1-bit register for signal <set_ctrl_dest_strobe>.
    Found 1-bit register for signal <capture_old>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <address_container> synthesized.


Synthesizing Unit <arp_reply>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/arp_reply.vhd".
WARNING:Xst:1780 - Signal <old_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 66                                             |
    | Transitions        | 75                                             |
    | Inputs             | 4                                              |
    | Outputs            | 63                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | clken                     (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <crc_gen_init>.
    Found 1-bit register for signal <crc_gen_en>.
    Found 1-bit register for signal <crc_gen_rd>.
    Found 1-bit register for signal <arp_busy>.
    Found 1-bit register for signal <tx_en>.
    Found 8-bit register for signal <dataout>.
    Found 1-bit register for signal <announce_sig>.
    Found 1-bit register for signal <clken>.
    Found 16-bit register for signal <delay_count>.
    Found 16-bit subtractor for signal <delay_count$share0000> created at line 119.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <arp_reply> synthesized.


Synthesizing Unit <or33>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/or33.vhd".
Unit <or33> synthesized.


Synthesizing Unit <ip_checksum_calc>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ip_checksum_calc.vhd".
    Found 17-bit register for signal <add_sig>.
    Found 4-bit comparator greater for signal <add_sig$cmp_gt0000> created at line 104.
    Found 17-bit register for signal <cs_sig>.
    Found 17-bit adder for signal <cs_sig_15$add0000> created at line 72.
    Found 16-bit adder for signal <cs_sig_15_0$add0000> created at line 74.
    Found 4-bit up counter for signal <state>.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 87.
    Found 1-bit register for signal <trigger_old>.
    Summary:
	inferred   1 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ip_checksum_calc> synthesized.


Synthesizing Unit <create_packet>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/create_packet.vhd".
    Found finite state machine <FSM_1> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 76                                             |
    | Transitions        | 90                                             |
    | Inputs             | 7                                              |
    | Outputs            | 75                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | clken                     (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | sendpacket_dest_s11                            |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <crc_gen_init>.
    Found 1-bit register for signal <checksum_trig>.
    Found 1-bit register for signal <crc_gen_en>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <crc_gen_rd>.
    Found 1-bit register for signal <tx_en>.
    Found 8-bit register for signal <dataout>.
    Found 11-bit register for signal <length_count_out>.
    Found 1-bit register for signal <udp_data_sel>.
    Found 1-bit register for signal <en_tx_data>.
    Found 1-bit register for signal <clken>.
    Found 16-bit register for signal <delay_count>.
    Found 16-bit subtractor for signal <delay_count$addsub0000>.
    Found 1-bit register for signal <icmp_ping_packet>.
    Found 11-bit register for signal <IP_length<10:0>>.
    Found 11-bit adder for signal <IP_length_10_0$add0000> created at line 123.
    Found 11-bit register for signal <length_count>.
    Found 11-bit subtractor for signal <length_count$addsub0000>.
    Found 11-bit subtractor for signal <length_count$sub0000> created at line 458.
    Found 1-bit register for signal <ping_packet>.
    Found 16-bit register for signal <sleep_count>.
    Found 16-bit subtractor for signal <sleep_count$addsub0000> created at line 211.
    Found 8-bit register for signal <test_data>.
    Found 11-bit register for signal <UDP_length<10:0>>.
    Found 11-bit adder for signal <UDP_length_10_0$add0000> created at line 126.
    Found 11-bit register for signal <zero_fill_count>.
    Found 11-bit comparator less for signal <zero_fill_count$cmp_lt0000> created at line 128.
    Found 12-bit comparator less for signal <zero_fill_count$cmp_lt0001> created at line 136.
    Found 11-bit adder for signal <zero_fill_count$share0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 114 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <create_packet> synthesized.


Synthesizing Unit <dataout_mux>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/dataout_mux.vhd".
Unit <dataout_mux> synthesized.


Synthesizing Unit <decipherer>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/decipherer.vhd".
WARNING:Xst:1780 - Signal <udp_dest_ip_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 100                                            |
    | Transitions        | 128                                            |
    | Inputs             | 19                                             |
    | Outputs            | 69                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | clken                     (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <udp_src_ip>.
    Found 16-bit register for signal <icmp_checksum>.
    Found 1-bit register for signal <crc_chk_init>.
    Found 48-bit register for signal <arp_req_mac>.
    Found 1-bit register for signal <crc_chk_rd>.
    Found 11-bit register for signal <udp_data_count>.
    Found 1-bit register for signal <four_bit_mode_out>.
    Found 48-bit register for signal <dest_mac>.
    Found 11-bit register for signal <ip_data_count>.
    Found 32-bit register for signal <arp_search_ip>.
    Found 48-bit register for signal <src_mac>.
    Found 1-bit register for signal <is_idle>.
    Found 32-bit register for signal <arp_req_ip>.
    Found 16-bit register for signal <udp_src_port>.
    Found 1-bit register for signal <addrs_match_sig>.
    Found 32-bit comparator equal for signal <addrs_match_sig$cmp_eq0000> created at line 198.
    Found 1-bit register for signal <capture_source_addrs_sig>.
    Found 1-bit register for signal <clken>.
    Found 6-bit comparator less for signal <clken$cmp_lt0000> created at line 154.
    Found 1-bit register for signal <crc_chk_en_unmasked>.
    Found 1-bit register for signal <dv_old>.
    Found 3-bit up counter for signal <first_bytes_count>.
    Found 5-bit up counter for signal <four_bit_count>.
    Found 6-bit comparator greatequal for signal <four_bit_count$cmp_ge0000> created at line 154.
    Found 6-bit comparator greater for signal <four_bit_count$cmp_gt0000> created at line 149.
    Found 4-bit comparator less for signal <four_bit_count$cmp_lt0000> created at line 141.
    Found 8-bit register for signal <four_bit_data>.
    Found 1-bit register for signal <four_bit_mode>.
    Found 4-bit comparator greatequal for signal <four_bit_mode$cmp_ge0000> created at line 141.
    Found 6-bit comparator lessequal for signal <four_bit_mode$cmp_le0000> created at line 149.
    Found 1-bit register for signal <icmp_trigger_sig>.
    Found 1-bit register for signal <is_arp_sig>.
    Found 1-bit register for signal <is_icmp_ping_sig>.
    Found 1-bit register for signal <is_ip_sig>.
    Found 1-bit register for signal <is_udp_sig>.
    Found 16-bit comparator lessequal for signal <Sreg0$cmp_le0000> created at line 303.
    Found 16-bit comparator lessequal for signal <Sreg0$cmp_le0001> created at line 629.
    Found 16-bit register for signal <udp_countdown>.
    Found 16-bit subtractor for signal <udp_countdown$sub0000> created at line 379.
    Found 16-bit subtractor for signal <udp_countdown_15$sub0000> created at line 283.
    Found 11-bit subtractor for signal <udp_data_count$sub0000> created at line 180.
    Found 1-bit register for signal <udp_data_valid_sig>.
    Found 17-bit comparator greater for signal <udp_data_valid_sig$cmp_gt0000> created at line 312.
    Found 32-bit register for signal <udp_dest_ip>.
    Found 16-bit register for signal <udp_dest_port>.
    Found 11-bit register for signal <udp_zeros>.
    Found 11-bit adder for signal <udp_zeros$addsub0000> created at line 183.
    Found 11-bit comparator less for signal <udp_zeros$cmp_lt0000> created at line 182.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 393 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <decipherer> synthesized.


Synthesizing Unit <filter_data_out>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/filter_data_out.vhd".
    Found 1-bit register for signal <out_data_valid>.
    Found 8-bit register for signal <out_data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <filter_data_out> synthesized.


Synthesizing Unit <icmp_ping_checksum_calc>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/icmp_ping_checksum_calc.vhd".
WARNING:Xst:647 - Input <trigger> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_3> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Recovery State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <resp_chk_sum>.
    Found 17-bit register for signal <req_chk_sum_sig>.
    Found 17-bit adder for signal <req_chk_sum_sig_15$add0000> created at line 72.
    Found 16-bit adder for signal <req_chk_sum_sig_15_0$add0000> created at line 76.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <icmp_ping_checksum_calc> synthesized.


Synthesizing Unit <icmp_ping_shift_reg>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/icmp_ping_shift_reg.vhd".
    Found 8-bit register for signal <din_latch>.
    Found 352-bit register for signal <shReg>.
INFO:Xst:738 - HDL ADVISOR - 352 flip-flops were inferred for signal <shReg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 360 D-type flip-flop(s).
Unit <icmp_ping_shift_reg> synthesized.


Synthesizing Unit <udp_data_splicer>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/udp_data_splicer.vhd".
    Found 1-bit register for signal <delay_sel_user>.
    Found 8-bit register for signal <latched_user_data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <udp_data_splicer> synthesized.


Synthesizing Unit <user_addrs_mux>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/user_addrs_mux.vhd".
Unit <user_addrs_mux> synthesized.


Synthesizing Unit <burst_controller_sm>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/burst_controller_sm.vhd".
    Register <tx_info_we> equivalent to <reset_packet_size> has been removed
    Found finite state machine <FSM_4> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | wait_for_end                                   |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_info<15:8>>.
    Found 2-bit register for signal <tx_info<1:0>>.
    Found 1-bit register for signal <b_enable_sig>.
    Found 1-bit register for signal <b_end_packet_old>.
    Found 8-bit register for signal <b_packet_qw_size>.
    Found 8-bit adder for signal <b_packet_qw_size$addsub0000> created at line 84.
    Found 1-bit register for signal <first_packet_sig>.
    Found 1-bit register for signal <just_reset>.
    Found 1-bit register for signal <reset_packet_size>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <burst_controller_sm> synthesized.


Synthesizing Unit <rx_ctl>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/rx_ctl.vhd".
    Register <info_fifo_wr_data<0>> equivalent to <com_code> has been removed
    Found finite state machine <FSM_5> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 18                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clock                     (rising_edge)        |
    | Clock enable       | clken                     (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <crc_err_flag>.
    Found 15-bit register for signal <info_fifo_wr_data<15:1>>.
    Found 1-bit register for signal <clken>.
    Found 1-bit register for signal <com_code>.
    Found 1-bit register for signal <crc_err_reg>.
    Found 64-bit register for signal <data_fifo_wdata_sig>.
    Found 1-bit register for signal <data_fifo_wren_sig>.
    Found 1-bit register for signal <info_fifo_wren_sig>.
    Found 8-bit register for signal <q_w_count>.
    Found 8-bit adder for signal <q_w_count$addsub0000> created at line 176.
    Found 8-bit register for signal <q_w_counter>.
    Found 8-bit adder for signal <q_w_counter$addsub0000> created at line 190.
    Found 8-bit comparator equal for signal <Sreg0$cmp_eq0001> created at line 208.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 101 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rx_ctl> synthesized.


Synthesizing Unit <ram_comm_dec>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ram_comm_dec.vhd".
WARNING:Xst:647 - Input <rx_info_fifo_rd_data<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_info_fifo_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <tx_info_fifo_wr_data<6>> equivalent to <crc_err> has been removed
    Found finite state machine <FSM_6> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 16                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | write_com_s8                                   |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rx_info_fifo_rden>.
    Found 64-bit register for signal <ram_wdata>.
    Found 1-bit register for signal <Rx_FIFO_Reset>.
    Found 1-bit register for signal <Tx_FIFO_Reset>.
    Found 1-bit register for signal <tx_data_fifo_wren>.
    Found 1-bit register for signal <tx_info_fifo_wren>.
    Found 1-bit register for signal <clear_crc_err_flag>.
    Found 9-bit register for signal <tx_info_fifo_wr_data<15:7>>.
    Found 6-bit register for signal <tx_info_fifo_wr_data<5:0>>.
    Found 1-bit register for signal <comm_dec_ready>.
    Found 1-bit register for signal <comm_reg>.
    Found 1-bit register for signal <crc_err>.
    Found 1-bit register for signal <first_write_qword>.
    Found 1-bit register for signal <is_counting>.
    Found 8-bit register for signal <mem_loc_count_reg>.
    Found 8-bit subtractor for signal <mem_loc_count_reg$addsub0000>.
    Found 1-bit register for signal <no_addrs_incr>.
    Found 1-bit register for signal <no_ret_to_sender>.
    Found 1-bit register for signal <old_rx_v>.
    Found 8-bit register for signal <q_w_count_reg>.
    Found 64-bit register for signal <ram_addr_sig>.
    Found 64-bit adder for signal <ram_addr_sig$share0000> created at line 202.
    Found 1-bit register for signal <ram_rden_sig>.
    Found 1-bit register for signal <ram_wren_sig>.
    Found 1-bit register for signal <rx_data_fifo_full_flag>.
    Found 1-bit register for signal <rx_data_fifo_rden_sig>.
    Found 1-bit register for signal <rx_info_fifo_full_flag>.
    Found 1-bit register for signal <rx_protocol_err_flag>.
    Found 5-bit down counter for signal <tmp_cnt>.
    Found 1-bit register for signal <user_ready_mask>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 180 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <ram_comm_dec> synthesized.


Synthesizing Unit <tx_seq_ctl>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/tx_seq_ctl.vhd".
WARNING:Xst:647 - Input <data_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_7> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | clken                     (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | s7                                             |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 11-bit register for signal <user_tx_size_in>.
    Found 1-bit register for signal <user_trigger>.
    Found 1-bit register for signal <ret_to_sender>.
    Found 3-bit register for signal <byte_count>.
    Found 3-bit adder for signal <byte_count$addsub0000> created at line 191.
    Found 1-bit register for signal <clken>.
    Found 64-bit register for signal <data_fifo_rd_data_reg>.
    Found 1-bit register for signal <data_fifo_rden_sig>.
    Found 8-bit comparator greater for signal <data_fifo_rden_sig$cmp_gt0000> created at line 192.
    Found 1-bit register for signal <fifo_sel_sig>.
    Found 1-bit register for signal <info_fifo_rden_sig>.
    Found 8-bit register for signal <qw_count>.
    Found 8-bit subtractor for signal <qw_count$addsub0000> created at line 199.
    Found 8-bit up counter for signal <seq_count>.
    Found 11-bit register for signal <tx_data_count>.
    Found 11-bit adder for signal <tx_data_count$addsub0000> created at line 135.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 111 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <tx_seq_ctl> synthesized.


Synthesizing Unit <M2_1_MXILINX_TOP_LEVEL>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf".
Unit <M2_1_MXILINX_TOP_LEVEL> synthesized.


Synthesizing Unit <D4_16E_MXILINX_TOP_LEVEL>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf".
Unit <D4_16E_MXILINX_TOP_LEVEL> synthesized.


Synthesizing Unit <FD16RE_MXILINX_TOP_LEVEL>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf".
Unit <FD16RE_MXILINX_TOP_LEVEL> synthesized.


Synthesizing Unit <FD8RE_MXILINX_TOP_LEVEL>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf".
Unit <FD8RE_MXILINX_TOP_LEVEL> synthesized.


Synthesizing Unit <OBUF8_MXILINX_TOP_LEVEL>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf".
Unit <OBUF8_MXILINX_TOP_LEVEL> synthesized.


Synthesizing Unit <data_manager>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/data_manager.vhd".
WARNING:Xst:1780 - Signal <tx_data_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_ctrl_fifo_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_ctrl_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_ctrl_fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <start_delay_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_data_fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delay_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_fifo_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_delay_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <user_tx_dest_addr>.
    Found 48-bit 4-to-1 multiplexer for signal <user_tx_dest_mac>.
    Summary:
	inferred  80 Multiplexer(s).
Unit <data_manager> synthesized.


Synthesizing Unit <ethernet_controller>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller.vhd".
WARNING:Xst:647 - Input <self_port> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ethernet_controller> synthesized.


Synthesizing Unit <ethernet_controller_wrapper>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_controller_wrapper.vhd".
WARNING:Xst:1780 - Signal <GMII_RXD_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit down counter for signal <tmp_cnt>.
    Found 1-bit register for signal <tmp_rd_sig>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ethernet_controller_wrapper> synthesized.


Synthesizing Unit <ethernet_interface>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/oei/ethernet_interface.vhd".
WARNING:Xst:646 - Signal <user_tx_rden> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <user_rx_size_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <self_port> is used but never assigned. This sourceless signal will be automatically connected to value 0000011111010111.
WARNING:Xst:653 - Signal <internal_we> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <internal_dout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <internal_din<63:48>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <internal_din<47:0>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <internal_block_sel> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <internal_addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
    Register <internal_eth_dout<49>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<50>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<51>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<52>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<53>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<54>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<55>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<56>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<57>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<58>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<59>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<60>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<61>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<62>> equivalent to <internal_eth_dout<48>> has been removed
    Register <internal_eth_dout<63>> equivalent to <internal_eth_dout<48>> has been removed
    Using one-hot encoding for signal <internal_addr>.
    Using one-hot encoding for signal <internal_block_sel>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <internal_addr> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <internal_addr> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <arp_announce>.
    Found 1-bit register for signal <burst_mode>.
    Found 49-bit register for signal <internal_eth_dout<48:0>>.
    Found 1-bit register for signal <internal_reset>.
    Found 24-bit register for signal <self_addr>.
    Found 40-bit register for signal <self_mac>.
    Found 32-bit register for signal <tx_ctrl_dest_addr>.
    Found 32-bit 4-to-1 multiplexer for signal <tx_ctrl_dest_addr$mux0000>.
    Found 48-bit register for signal <tx_ctrl_dest_mac>.
    Found 16-bit register for signal <tx_ctrl_dest_port>.
    Found 32-bit register for signal <tx_data_dest_addr>.
    Found 48-bit register for signal <tx_data_dest_mac>.
    Found 48-bit 4-to-1 multiplexer for signal <tx_data_dest_mac$mux0000>.
    Found 16-bit register for signal <tx_data_dest_port>.
    Found 8-bit register for signal <user_addr_byte>.
    Found 8-bit register for signal <user_addr_sig>.
    Summary:
	inferred 324 D-type flip-flop(s).
	inferred  80 Multiplexer(s).
Unit <ethernet_interface> synthesized.


Synthesizing Unit <TOP_LEVEL>.
    Related source file is "/home/rrivera/g-2/fromWindows/KickerControllerFirmware-master/GEL_CAPTAN/TOP_LEVEL.vhf".
WARNING:Xst:653 - Signal <trig_debug<63:32>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <rx_addr<31:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_addr<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <psi_status<55:0>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <fadc_wctrl_done> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <fadc_waddr_rise> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <fadc_rdy_for_trigger> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <fadc_raddr> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <fadc_debug<63:61>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <fadc_debug<59:57>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <fadc_debug<55:53>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <fadc_debug<51:34>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000.
WARNING:Xst:653 - Signal <fadc_debug<23:22>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <fadc_debug<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <fadc_ctrl_data<13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <debug_signals<63:5>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <clk_latch_signals> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b_end_packet> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adc_fifo_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXN_15874> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <XLXN_15524> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_12931> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_12930> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXI_6253_signal_ID_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_6253_header_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <XLXI_5338_in7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <XLXI_5338_in6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <XLXI_5338_in5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <XLXI_5338_in4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <GLOBAL_RESET_MAP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FADC_DCLK_INV> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TOP_LEVEL> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 35
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 5
 11-bit subtractor                                     : 3
 16-bit adder                                          : 4
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 64-bit adder                                          : 1
 8-bit adder                                           : 5
 8-bit subtractor                                      : 2
# Counters                                             : 15
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 34-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Registers                                            : 786
 1-bit register                                        : 688
 10-bit register                                       : 3
 11-bit register                                       : 8
 16-bit register                                       : 8
 17-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
 40-bit register                                       : 1
 48-bit register                                       : 2
 64-bit register                                       : 8
 8-bit register                                        : 59
# Latches                                              : 5
 1-bit latch                                           : 2
 3-bit latch                                           : 1
 4-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 170
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 2
 11-bit comparator less                                : 2
 12-bit comparator less                                : 1
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 2
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 34-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 2
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 24
 8-bit comparator greater                              : 50
 8-bit comparator less                                 : 48
 8-bit comparator lessequal                            : 24
 9-bit comparator greatequal                           : 1
# Multiplexers                                         : 9
 32-bit 4-to-1 multiplexer                             : 4
 48-bit 4-to-1 multiplexer                             : 2
 64-bit 4-to-1 multiplexer                             : 2
 64-bit 8-to-1 multiplexer                             : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1
# Xors                                                 : 153
 1-bit xor2                                            : 72
 1-bit xor3                                            : 36
 1-bit xor4                                            : 39
 1-bit xor6                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <XLXI_6227/data_manager_blk/GEC_TX_SEQ_CTL/Sreg0/FSM> on signal <Sreg0[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 s7         | 0000
 s1         | 0001
 savecount  | 0010
 read_ififo | 0011
 s2         | 0100
 idle       | 0101
 txmtdone   | 0110
 chk_busy   | 0111
 s5         | 1000
 trgrd      | 1001
------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <XLXI_6227/data_manager_blk/RAM_COMM_DEC/Sreg0/FSM> on signal <Sreg0[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 write_com_s8  | 0000
 read_com_s13  | 0001
 read_com_s14  | 0010
 read_com_s15  | 0011
 read_com_s1   | 0100
 read_com_s18  | 0101
 write_com_s42 | 0110
 write_com_s40 | 0111
 write_com_s9  | 1000
 pro_comm      | 1001
 dec_comm      | 1010
 idle          | 1011
 return_st     | 1100
 get_comm      | 1101
 err_dec       | 1110
---------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <XLXI_6227/data_manager_blk/GEC_RX_CTRL/Sreg0/FSM> on signal <Sreg0[1:4]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 0000
 insert_crc | 0010
 rcvdone    | 0011
 s13        | 0001
 s3_s4      | 0110
 s3_s9      | 0100
 s3_s8      | 1100
 s3_s7      | 1101
 s3_s6      | 1111
 s3_s5      | 0111
 s3_s11     | 1110
 s3_s10     | 0101
------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <XLXI_6227/data_manager_blk/burst_controller_sm/Sreg0/FSM> on signal <Sreg0[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 wait_for_end | 00
 reset_size   | 11
 idle         | 01
--------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <XLXI_6227/ec_wrapper/ethernet_controller/ICMPPingChecksumCalcBlock/Sreg0/FSM> on signal <Sreg0[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 init  | 000
 s1    | 001
 s2    | 011
 s3    | 010
 s4    | 110
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_6227/ec_wrapper/ethernet_controller/DecipherBlock/Sreg0/FSM> on signal <Sreg0[1:7]> with gray encoding.
-------------------------------------------------------
 State                                     | Encoding
-------------------------------------------------------
 idle                                      | 0000000
 recvpacket_ip_payload_udp_recvdataloop    | 0000110
 recvpacket_type_s29                       | 1111111
 recvpacket_ip_payload_ip_totlength2       | 0001001
 recvpacket_ip_payload_udp_sourceport1     | 0000101
 recvpacket_ip_payload_ip_versionandheader | 0011000
 recvpacket_dest_s22                       | 1101100
 recvpacket_ip_payload_ip_totlength1       | 0011001
 recvpacket_ip_payload_ip_tos              | 0001000
 recvpacket_dest_s11                       | 1100100
 recvpacket_ip_payload_udp_destport1       | 0001100
 recvpacket_ip_payload_ip_ttl              | 0011010
 recvpacket_ip_payload_ip_fragmentoffset   | 0011110
 recvpacket_ip_payload_ip_flagsandfrag     | 0011111
 recvpacket_ip_payload_ip_id2              | 0011101
 recvpacket_ip_payload_ip_id1              | 0001011
 recvpacket_dest_s12                       | 1101101
 recvpacket_dest_s13                       | 1101111
 recvpacket_dest_s14                       | 1101110
 recvpacket_dest_s15                       | 1101010
 recvpacket_ip_payload_ip_sourceaddr1      | 0010100
 recvpacket_ip_payload_ip_checksum2        | 0010101
 recvpacket_ip_payload_ip_checksum1        | 0010111
 recvpacket_ip_payload_ip_protocol         | 0011011
 recvpacket_ip_payload_ip_sourceaddr3      | 0010010
 recvpacket_ip_payload_ip_sourceaddr2      | 0011100
 recvpacket_ip_payload_ip_destaddr2        | 0010001
 recvpacket_ip_payload_ip_destaddr1        | 0010000
 recvpacket_ip_payload_ip_sourceaddr4      | 0010110
 recvpacket_ip_payload_ip_destaddr4        | 0110001
 recvpacket_ip_payload_ip_destaddr3        | 0010011
 recvpacket_type_s26                       | 1111000
 recvpacket_ip_payload_udp_destport2       | 0000100
 recvpacket_ip_payload_udp_length1         | 0001101
 recvpacket_ip_payload_udp_checksum2       | 0001110
 recvpacket_ip_payload_udp_checksum1       | 0001010
 recvpacket_ip_payload_udp_length2         | 0001111
 recvpacket_ip_payload_udp_sourceport2     | 0000111
 recvpacket_src_s42                        | 1101011
 recvpacket_src_s44                        | 1101001
 recvpacket_src_s45                        | 1111011
 recvpacket_src_s46                        | 1111010
 recvpacket_src_s47                        | 1111110
 recvpacket_src_s43                        | 1101000
 recvpacket_type_s1                        | 1111100
 recvpacket_type_s48                       | 1111001
 recvpacket_type_s49                       | 1111101
 recvpacket_arp_payload_htype2             | 0111110
 recvpacket_arp_payload_htype1             | 0111010
 recvpacket_arp_payload_ptype1             | 0111111
 recvpacket_arp_payload_ptype2             | 0111011
 recvpacket_arp_payload_hlen               | 0111001
 recvpacket_arp_payload_plen               | 0111000
 recvpacket_arp_payload_op1                | 0101000
 recvpacket_arp_payload_smac1              | 0101010
 recvpacket_arp_payload_smac2              | 0101011
 recvpacket_arp_payload_smac3              | 0101110
 recvpacket_arp_payload_smac4              | 0101111
 recvpacket_arp_payload_smac5              | 0101101
 recvpacket_arp_payload_smac6              | 0101100
 recvpacket_arp_payload_sip1               | 0100100
 recvpacket_arp_payload_sip2               | 0100101
 recvpacket_arp_payload_sip3               | 0100111
 recvpacket_arp_payload_sip4               | 0100110
 recvpacket_arp_payload_tmac1              | 0100010
 recvpacket_arp_payload_tmac2              | 0100011
 recvpacket_arp_payload_tmac3              | 0100001
 recvpacket_arp_payload_tmac4              | 0100000
 recvpacket_arp_payload_tmac5              | 1100000
 recvpacket_arp_payload_tmac6              | 1100001
 recvpacket_arp_payload_tip1               | 1100011
 recvpacket_arp_payload_tip2               | 1100010
 recvpacket_arp_payload_tip3               | 1100110
 recvpacket_arp_payload_tip4               | 1100111
 recvpacket_ip_payload_icmp_id1            | 0110010
 recvpacket_arp_payload_op2                | 0101001
 recvpacket_ip_payload_icmp_id2            | 0110011
 recvpacket_preamble_s50                   | 0000011
 recvpacket_crc_arp_s52                    | 1100101
 recvpacket_ip_payload_icmp_seqnum1        | 0110110
 recvpacket_crc_arp_s53                    | 1110111
 recvpacket_crc_arp_crc1                   | 1110110
 recvpacket_ip_payload_icmp_seqnum2        | 0110111
 recvpacket_crc_arp_crc2                   | 1110010
 recvpacket_crc_arp_crc3                   | 1110011
 recvpacket_crc_arp_crc4                   | 1110001
 recvpacket_ip_payload_icmp_dataloop       | 0110101
 recvpacket_preamble_s54                   | 1110101
 recvpacket_crc_ip_s55                     | 0000010
 recvpacket_crc_ip_crc6                    | 1010001
 recvpacket_crc_ip_crc7                    | 1010011
 recvpacket_crc_ip_crc8                    | 1010010
 recvpacket_crc_ip_crc9                    | 1110000
 recvpacket_crc_ip_s56                     | 1010000
 recvpacket_preamble_s57                   | 1110100
 ready                                     | 0000001
 recvpacket_ip_payload_icmp_type           | 0110000
 recvpacket_ip_payload_icmp_code           | 0110100
 recvpacket_ip_payload_icmp_checksum1      | 0111100
 recvpacket_ip_payload_icmp_checksum2      | 0111101
-------------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_6227/ec_wrapper/ethernet_controller/CreatePacketBlock/Sreg0/FSM> on signal <Sreg0[1:7]> with sequential encoding.
----------------------------------------------------
 State                                  | Encoding
----------------------------------------------------
 sendpacket_dest_s11                    | 0000000
 sendpacket_dest_s12                    | 0000101
 sendpacket_dest_s13                    | 0000110
 sendpacket_dest_s14                    | 0000111
 sendpacket_dest_s15                    | 0001000
 sendpacket_src_s16                     | 0001001
 sendpacket_src_s18                     | 0010001
 sendpacket_payload_ip_icmpprotocol     | 0100100
 sendpacket_src_s19                     | 0010100
 sendpacket_src_s20                     | 0010101
 sendpacket_src_s21                     | 0010110
 sendpacket_src_s17                     | 0010010
 sendpacket_type_s26                    | 0010011
 sendpacket_type_s29                    | 0010111
 sendpacket_dest_s22                    | 0001010
 sendpacket_payload_ip_totlength2       | 0100110
 sendpacket_payload_ip_versionandheader | 0011000
 sendpacket_payload_ip_totlength1       | 0101000
 sendpacket_payload_ip_tos1             | 0100111
 sendpacket_payload_udp_sourceport1     | 0011010
 sendpacket_payload_udp_destport1       | 0011100
 sendpacket_payload_ip_id2              | 0101011
 sendpacket_payload_ip_flagsandfrag     | 0101010
 sendpacket_payload_ip_fragmentoffset   | 0101100
 sendpacket_payload_ip_icmptotlength1   | 0101001
 sendpacket_payload_ip_ttl              | 0101101
 sendpacket_payload_ip_protocol         | 0101111
 sendpacket_payload_ip_checksum1        | 0100011
 sendpacket_payload_ip_checksum2        | 0110000
 sendpacket_payload_ip_sourceaddr1      | 0110001
 sendpacket_payload_ip_icmptotlength2   | 0101110
 sendpacket_payload_ip_sourceaddr2      | 0110010
 sendpacket_payload_ip_sourceaddr3      | 0110011
 sendpacket_payload_ip_id1              | 0100101
 sendpacket_payload_ip_sourceaddr4      | 0110100
 sendpacket_payload_ip_destaddr1        | 0110110
 sendpacket_payload_ip_destaddr2        | 0110111
 sendpacket_payload_ip_destaddr3        | 0111000
 sendpacket_payload_ip_destaddr4        | 0111001
 sendpacket_payload_udp_length1         | 0011110
 sendpacket_payload_udp_destport2       | 0011011
 sendpacket_payload_udp_sourceport2     | 0011001
 sendpacket_payload_udp_length2         | 0011101
 sendpacket_payload_udp_checksum1       | 0011111
 sendpacket_payload_udp_checksum2       | 0100000
 sendpacket_payload_udp_dataloop        | 0100001
 idle                                   | 0000001
 sleep                                  | 0000011
 checkbusy                              | 0000010
 sendpacket_preamble_s58                | 1000110
 sendpacket_preamble_s57                | 0000100
 sendpacket_crc_crc4                    | 1000111
 sendpacket_crc_crc3                    | 1001000
 sendpacket_crc_crc2                    | 1001001
 sendpacket_crc_s59                     | 1001011
 sendpacket_crc_crc1                    | 1001010
 sendpacket_crc_s1                      | 0100010
 sendpacket_payload_icmp_type           | 0111010
 sendpacket_payload_icmp_code           | 0111110
 sendpacket_payload_icmp_checksum1      | 0111111
 sendpacket_payload_icmp_id1            | 1000010
 sendpacket_payload_icmp_checksum2      | 1000000
 sendpacket_payload_icmp_id2            | 1000001
 sendpacket_payload_icmp_seqnum1        | 1000011
 sendpacket_payload_icmp_seqnum2        | 1000100
 sendpacket_payload_icmp_dataloop       | 1000101
 sendpacket_dest_s60                    | 0001100
 sendpacket_dest_s61                    | 0001011
 sendpacket_dest_s62                    | 0001101
 sendpacket_dest_s63                    | 0001110
 sendpacket_dest_s64                    | 0001111
 sendpacket_dest_s65                    | 0010000
 sendpacket_payload_ip_destaddr6        | 0110101
 sendpacket_payload_ip_destaddr5        | 0111011
 sendpacket_payload_ip_destaddr8        | 0111100
 sendpacket_payload_ip_destaddr7        | 0111101
----------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_6227/ec_wrapper/ethernet_controller/ArpReplyBlock/Sreg0/FSM> on signal <Sreg0[1:7]> with gray encoding.
--------------------------------------------
 State                          | Encoding
--------------------------------------------
 idle                           | 0000000
 delay                          | 0000010
 arpresponse_arp_payload_ptype2 | 0011101
 arpresponse_arp_payload_hlen   | 0011111
 arpresponse_arp_payload_plen   | 0011100
 arpresponse_arp_payload_smac1  | 0010110
 arpresponse_arp_payload_smac2  | 0010111
 arpresponse_arp_payload_smac3  | 0010010
 arpresponse_arp_payload_smac4  | 0010011
 arpresponse_arp_payload_smac5  | 0010001
 arpresponse_arp_payload_smac6  | 0010000
 arpresponse_arp_payload_sip1   | 0110000
 arpresponse_arp_payload_sip2   | 0110001
 arpresponse_arp_payload_sip3   | 0110011
 arpresponse_arp_payload_sip4   | 0110010
 arpresponse_arp_payload_tmac1  | 0110111
 arpresponse_arp_payload_tmac2  | 0110101
 arpresponse_arp_payload_tmac3  | 0110100
 arpresponse_arp_payload_tmac4  | 0111100
 arpresponse_arp_payload_tmac5  | 0111101
 arpresponse_arp_payload_tmac6  | 0111111
 arpresponse_arp_payload_tip1   | 0111110
 arpresponse_arp_payload_tip2   | 0111010
 arpresponse_arp_payload_tip3   | 0111011
 arpresponse_type_s1            | 0011110
 arpresponse_type_s48           | 0001000
 arpresponse_dest_s22           | 0000100
 arpresponse_dest_s11           | 0000101
 arpresponse_dest_s12           | 0001100
 arpresponse_dest_s13           | 0001101
 arpresponse_dest_s14           | 0001111
 arpresponse_dest_s15           | 0001110
 arpresponse_arp_payload_htype1 | 0011010
 arpresponse_arp_payload_tip4   | 0111001
 arpresponse_arp_payload_htype2 | 0111000
 arpresponse_arp_payload_ptype1 | 0101001
 arpresponse_src_s50            | 0001001
 arpresponse_src_s51            | 0001010
 arpresponse_src_s52            | 0011000
 arpresponse_src_s53            | 0011001
 arpresponse_src_s54            | 0011011
 arpresponse_arp_payload_op1    | 0010101
 arpresponse_src_s55            | 0001011
 arpresponse_arp_payload_op2    | 0101011
 delay1                         | 0000110
 checkbusy                      | 0000111
 arpresponse_preamble_s57       | 0000011
 arpresponse_preamble_s58       | 0100011
 arpresponse_crc_crc1           | 0100000
 arpresponse_crc_crc2           | 0100001
 arpresponse_crc_crc3           | 1100000
 arpresponse_crc_crc4           | 1100001
 arpresponse_crc_s59            | 0101000
 precheckbusy                   | 0000001
 arpresponse_arp_payload_op3    | 0010100
 arpresponse_arp_payload_op4    | 0101010
 arpresponse_arp_payload_tmac7  | 0110110
 arpresponse_arp_payload_tmac8  | 0101110
 arpresponse_arp_payload_tmac9  | 0101111
 arpresponse_arp_payload_tmac10 | 0101101
 arpresponse_arp_payload_tmac11 | 0101100
 arpresponse_arp_payload_tmac12 | 0100100
 arpresponse_arp_payload_tip5   | 0100101
 arpresponse_arp_payload_tip6   | 0100111
 arpresponse_arp_payload_tip7   | 0100110
 arpresponse_arp_payload_tip8   | 0100010
--------------------------------------------
Reading core <ipcore_dir/ADC_FIFO.ngc>.
Reading core <ipcore_dir/EthernetRAM.ngc>.
Reading core <DATA_FIFO_0.ngc>.
Reading core <INFO_FIFO_0.ngc>.
Reading core <../ipcore_dir/ADDR_FIFO.ngc>.
Loading core <ADC_FIFO> for timing and area information for instance <XLXI_6341>.
Loading core <EthernetRAM> for timing and area information for instance <XLXI_6380>.
Loading core <DATA_FIFO_0> for timing and area information for instance <RX_DATA_FIFO>.
Loading core <INFO_FIFO_0> for timing and area information for instance <RX_DATA_INFO_FIFO>.
Loading core <ADDR_FIFO> for timing and area information for instance <RX_SRC_ADDR_FIFO>.
Loading core <ADDR_FIFO> for timing and area information for instance <RX_SRC_MAC_FIFO>.
Loading core <DATA_FIFO_0> for timing and area information for instance <TX_DATA_FIFO>.
Loading core <INFO_FIFO_0> for timing and area information for instance <TX_DATA_INFO_FIFO>.
Loading core <DATA_FIFO_0> for timing and area information for instance <TX_CTRL_FIFO>.
Loading core <INFO_FIFO_0> for timing and area information for instance <TX_CTRL_INFO_FIFO>.
Loading core <ADDR_FIFO> for timing and area information for instance <TX_CTRL_ADDR_FIFO>.
Loading core <ADDR_FIFO> for timing and area information for instance <TX_CTRL_MAC_FIFO>.
WARNING:Xst:1290 - Hierarchical block <genDbgCRC[0].crcGenDebug> is unconnected in block <ec_wrapper>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_6331> is unconnected in block <TOP_LEVEL>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <add_sig_16> has a constant value of 0 in block <ChecksumCalcBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test_data_0> (without init value) has a constant value of 0 in block <CreatePacketBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test_data_1> (without init value) has a constant value of 0 in block <CreatePacketBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test_data_2> (without init value) has a constant value of 0 in block <CreatePacketBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test_data_3> (without init value) has a constant value of 0 in block <CreatePacketBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test_data_7> (without init value) has a constant value of 0 in block <CreatePacketBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_er> (without init value) has a constant value of 0 in block <crcSplice>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <internal_eth_dout_48> (without init value) has a constant value of 0 in block <XLXI_6227>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pre_data_in_0> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_1> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_2> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_3> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_4> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_5> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_6> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_7> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_8> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_9> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_10> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_11> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_12> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_13> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_14> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_15> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_16> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_17> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_18> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_19> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_20> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_21> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_22> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_23> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_24> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_25> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_26> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_27> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_28> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_29> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_30> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_31> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_32> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_33> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_34> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_35> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_36> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_37> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_38> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_39> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_40> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_41> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_42> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_43> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_44> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_45> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_46> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_47> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_56> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_57> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_58> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_59> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_60> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_61> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_62> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:2677 - Node <pre_data_in_63> of sequential type is unconnected in block <XLXI_6349>.
WARNING:Xst:1710 - FF/Latch <test_data_6> (without init value) has a constant value of 0 in block <CreatePacketBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pre_data_in_0> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_1> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_2> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_3> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_4> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_5> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_6> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_7> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_8> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_9> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_10> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_11> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_12> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_13> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_14> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_15> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_16> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_17> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_18> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_19> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_20> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_21> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_22> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_23> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_24> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_25> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_26> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_27> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_28> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_29> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_30> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_31> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_32> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_33> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_34> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_35> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_36> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_37> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_38> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_39> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_40> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_41> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_42> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_43> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_44> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_45> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_46> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_47> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_56> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_57> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_58> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_59> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_60> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_61> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_62> of sequential type is unconnected in block <PeakFinder>.
WARNING:Xst:2677 - Node <pre_data_in_63> of sequential type is unconnected in block <PeakFinder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# Adders/Subtractors                                   : 34
 10-bit adder                                          : 2
 10-bit adder carry in                                 : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 5
 11-bit subtractor                                     : 3
 16-bit adder                                          : 4
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 64-bit adder                                          : 1
 8-bit adder                                           : 5
 8-bit subtractor                                      : 2
# Counters                                             : 15
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 34-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Registers                                            : 2341
 Flip-Flops                                            : 2341
# Latches                                              : 5
 1-bit latch                                           : 2
 3-bit latch                                           : 1
 4-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 170
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 2
 11-bit comparator less                                : 2
 12-bit comparator less                                : 1
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 2
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 34-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 2
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 24
 8-bit comparator greater                              : 50
 8-bit comparator less                                 : 48
 8-bit comparator lessequal                            : 24
 9-bit comparator greatequal                           : 1
# Multiplexers                                         : 9
 32-bit 4-to-1 multiplexer                             : 4
 48-bit 4-to-1 multiplexer                             : 2
 64-bit 4-to-1 multiplexer                             : 2
 64-bit 8-to-1 multiplexer                             : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1
# Xors                                                 : 153
 1-bit xor2                                            : 72
 1-bit xor3                                            : 36
 1-bit xor4                                            : 39
 1-bit xor6                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <TOP_LEVEL>: instances <XLXI_6124>, <XLXI_6126> of unit <buffer_10bit> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <add_sig_16> has a constant value of 0 in block <ip_checksum_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test_data_1> (without init value) has a constant value of 0 in block <create_packet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_data_2> (without init value) has a constant value of 0 in block <create_packet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_data_3> (without init value) has a constant value of 0 in block <create_packet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_data_6> (without init value) has a constant value of 0 in block <create_packet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_data_7> (without init value) has a constant value of 0 in block <create_packet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test_data_0> (without init value) has a constant value of 0 in block <create_packet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <internal_eth_dout_48> (without init value) has a constant value of 0 in block <ethernet_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_count_0> (without init value) has a constant value of 0 in block <tx_seq_ctl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_tx_size_in_0> (without init value) has a constant value of 0 in block <tx_seq_ctl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance XLXI_3410 in unit TOP_LEVEL of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance XLXI_5949 in unit TOP_LEVEL of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance XLXI_5953 in unit TOP_LEVEL of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance XLXI_5963 in unit TOP_LEVEL of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance XLXI_6199 in unit TOP_LEVEL of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:2261 - The FF/Latch <UDP_length_0> in Unit <create_packet> is equivalent to the following FF/Latch, which will be removed : <IP_length_0> 
INFO:Xst:2261 - The FF/Latch <UDP_length_1> in Unit <create_packet> is equivalent to the following FF/Latch, which will be removed : <IP_length_1> 

Optimizing unit <TOP_LEVEL> ...

Optimizing unit <VERSION_BLK> ...

Optimizing unit <buffer_10bit> ...

Optimizing unit <ext_ip_addr_map> ...

Optimizing unit <MII_100_1000_handler> ...

Optimizing unit <or33> ...

Optimizing unit <dataout_mux> ...

Optimizing unit <user_addrs_mux> ...

Optimizing unit <MUX64_8> ...

Optimizing unit <trigger_recv_blk> ...

Optimizing unit <data_send> ...

Optimizing unit <PeakFinder> ...

Optimizing unit <event_analysis> ...

Optimizing unit <burst_traffic_controller> ...

Optimizing unit <reset_mgr> ...

Optimizing unit <crc_chk> ...

Optimizing unit <crc_gen> ...

Optimizing unit <crc_splice> ...

Optimizing unit <address_container> ...

Optimizing unit <arp_reply> ...

Optimizing unit <ip_checksum_calc> ...

Optimizing unit <create_packet> ...

Optimizing unit <decipherer> ...
WARNING:Xst:1710 - FF/Latch <udp_zeros_5> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_6> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_7> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_8> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_9> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_10> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_zeros_5> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_6> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_7> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_8> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_9> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_zeros_10> (without init value) has a constant value of 0 in block <decipherer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <filter_data_out> ...

Optimizing unit <icmp_ping_checksum_calc> ...

Optimizing unit <icmp_ping_shift_reg> ...

Optimizing unit <udp_data_splicer> ...

Optimizing unit <burst_controller_sm> ...

Optimizing unit <rx_ctl> ...

Optimizing unit <ram_comm_dec> ...

Optimizing unit <tx_seq_ctl> ...

Optimizing unit <M2_1_MXILINX_TOP_LEVEL> ...

Optimizing unit <D4_16E_MXILINX_TOP_LEVEL> ...

Optimizing unit <FD16RE_MXILINX_TOP_LEVEL> ...

Optimizing unit <FD8RE_MXILINX_TOP_LEVEL> ...

Optimizing unit <OBUF8_MXILINX_TOP_LEVEL> ...

Optimizing unit <ClockLatchSignals> ...

Optimizing unit <data_manager> ...

Optimizing unit <ethernet_controller> ...

Optimizing unit <ethernet_controller_wrapper> ...

Optimizing unit <ethernet_interface> ...
WARNING:Xst:1710 - FF/Latch <tx_er> (without init value) has a constant value of 0 in block <crcSplice>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <XLXI_6331> is unconnected in block <TOP_LEVEL>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <tmp_rd_sig> of sequential type is unconnected in block <ec_wrapper>.
WARNING:Xst:2677 - Node <tmp_cnt_0> of sequential type is unconnected in block <ec_wrapper>.
WARNING:Xst:2677 - Node <tmp_cnt_1> of sequential type is unconnected in block <ec_wrapper>.
WARNING:Xst:1290 - Hierarchical block <genDbgCRC[0].crcGenDebug> is unconnected in block <ec_wrapper>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <Counter_0> of sequential type is unconnected in block <crcGen>.
WARNING:Xst:2677 - Node <Counter_1> of sequential type is unconnected in block <crcGen>.
WARNING:Xst:2677 - Node <Counter_2> of sequential type is unconnected in block <crcGen>.
WARNING:Xst:2677 - Node <Counter_3> of sequential type is unconnected in block <crcGen>.
WARNING:Xst:2677 - Node <dest_mac_46> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_47> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_0> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_1> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_3> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_2> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_4> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_5> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_6> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_0> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_7> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_1> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_2> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_8> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_9> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_3> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_4> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_5> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_6> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_7> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_8> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_9> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_10> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_11> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_12> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_13> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_14> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_20> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_15> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_16> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_21> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_17> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_22> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_23> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_18> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_24> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_19> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_30> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_25> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_26> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_31> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_27> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_28> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_0> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <arp_search_ip_29> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_1> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_2> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_3> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_4> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_5> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_6> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_7> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_8> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_9> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_10> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_11> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_10> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_12> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_11> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_13> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_12> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_14> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_13> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_15> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_20> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_14> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_dest_port_15> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_21> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_16> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_22> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_17> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_18> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_23> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_19> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_24> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_25> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_30> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_31> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_26> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_27> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_32> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_33> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_28> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_29> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_34> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_40> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_35> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_36> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_41> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_37> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_42> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_43> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_38> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_44> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_39> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <dest_mac_45> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <is_idle> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_0> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_1> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_2> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_3> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_4> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_5> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_6> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_7> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_8> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_9> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:2677 - Node <udp_data_count_10> of sequential type is unconnected in block <DecipherBlock>.
WARNING:Xst:1290 - Hierarchical block <XLXI_6124> is unconnected in block <TOP_LEVEL>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_LEVEL, actual ratio is 38.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <XLXI_6341> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <XLXI_6341> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <XLXI_6341> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <XLXI_6341> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <RX_SRC_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <RX_SRC_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <TX_CTRL_ADDR_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1> in Unit <TX_CTRL_MAC_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1_1> 

Final Macro Processing ...

Processing Unit <ICMPPingShiftRegBlock> :
	Found 44-bit shift register for signal <shReg_43_0>.
	Found 44-bit shift register for signal <shReg_43_1>.
	Found 44-bit shift register for signal <shReg_43_2>.
	Found 44-bit shift register for signal <shReg_43_3>.
	Found 44-bit shift register for signal <shReg_43_4>.
	Found 44-bit shift register for signal <shReg_43_5>.
	Found 44-bit shift register for signal <shReg_43_6>.
	Found 44-bit shift register for signal <shReg_43_7>.
Unit <ICMPPingShiftRegBlock> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2032
 Flip-Flops                                            : 2032
# Shift Registers                                      : 8
 44-bit shift register                                 : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP_LEVEL.ngr
Top Level Output File Name         : TOP_LEVEL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 89

Cell Usage :
# BELS                             : 8157
#      AND2                        : 22
#      AND2B1                      : 20
#      AND5                        : 1
#      AND5B1                      : 4
#      AND5B2                      : 6
#      AND5B3                      : 4
#      AND5B4                      : 1
#      BUF                         : 5
#      GND                         : 30
#      INV                         : 188
#      LUT1                        : 258
#      LUT2                        : 1432
#      LUT2_D                      : 23
#      LUT2_L                      : 18
#      LUT3                        : 1141
#      LUT3_D                      : 19
#      LUT3_L                      : 52
#      LUT4                        : 2224
#      LUT4_D                      : 59
#      LUT4_L                      : 204
#      MUXCY                       : 1728
#      MUXF5                       : 145
#      MUXF6                       : 40
#      OR2                         : 19
#      VCC                         : 26
#      XOR2                        : 1
#      XORCY                       : 487
# FlipFlops/Latches                : 2598
#      FD                          : 81
#      FDC                         : 54
#      FDCE                        : 99
#      FDE                         : 801
#      FDP                         : 18
#      FDPE                        : 6
#      FDR                         : 86
#      FDRE                        : 1226
#      FDRS                        : 86
#      FDRSE                       : 1
#      FDS                         : 28
#      FDSE                        : 96
#      IDDR                        : 16
# RAMS                             : 207
#      RAM16X1D                    : 192
#      RAMB16                      : 15
# Shift Registers                  : 24
#      SRL16E                      : 8
#      SRLC16E                     : 16
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 78
#      IBUF                        : 20
#      IBUFDS                      : 20
#      IBUFG                       : 2
#      IBUFGDS                     : 1
#      OBUF                        : 35
# DCM_ADVs                         : 5
#      DCM_ADV                     : 5
# Others                           : 2
#      IDELAY                      : 1
#      IDELAYCTRL                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vlx25ff668-10 

 Number of Slices:                     3694  out of  10752    34%  
 Number of Slice Flip Flops:           2598  out of  21504    12%  
 Number of 4 input LUTs:               6026  out of  21504    28%  
    Number used as logic:              5618
    Number used as Shift registers:      24
    Number used as RAMs:                384
 Number of IOs:                          89
 Number of bonded IOBs:                  89  out of    448    19%  
 Number of FIFO16/RAMB16s:               15  out of     72    20%  
    Number used as RAMB16s:              15
 Number of GCLKs:                        12  out of     32    37%  
 Number of DCM_ADVs:                      5  out of      8    62%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                             | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
GEL_RXCLK                          | IBUFG+BUFG                                                                                                                        | 2756  |
BUSBHS_02DP_04S                    | XLXI_6199:CLK0                                                                                                                    | 57    |
XLXI_6380/N1                       | NONE(XLXI_6380/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SP.SINGLE_PRIM.SP)| 4     |
SECONDARY_CLK                      | IBUFG                                                                                                                             | 18    |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                      | Buffer(FF name)                                                                                                                   | Load  |
--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
XLXI_6227/data_manager_blk/RX_DATA_FIFO/BU2/dbiterr(XLXI_6227/data_manager_blk/RX_DATA_FIFO/BU2/XST_GND:G)          | NONE(XLXI_6227/data_manager_blk/RX_DATA_FIFO/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                       | 40    |
XLXI_6227/data_manager_blk/TX_CTRL_FIFO/BU2/dbiterr(XLXI_6227/data_manager_blk/TX_CTRL_FIFO/BU2/XST_GND:G)          | NONE(XLXI_6227/data_manager_blk/TX_CTRL_FIFO/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                       | 40    |
XLXI_6227/data_manager_blk/TX_DATA_FIFO/BU2/dbiterr(XLXI_6227/data_manager_blk/TX_DATA_FIFO/BU2/XST_GND:G)          | NONE(XLXI_6227/data_manager_blk/TX_DATA_FIFO/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                       | 40    |
XLXI_6227/data_manager_blk/RX_DATA_INFO_FIFO/BU2/dbiterr(XLXI_6227/data_manager_blk/RX_DATA_INFO_FIFO/BU2/XST_GND:G)| NONE(XLXI_6227/data_manager_blk/RX_DATA_INFO_FIFO/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                  | 22    |
XLXI_6227/data_manager_blk/TX_CTRL_INFO_FIFO/BU2/dbiterr(XLXI_6227/data_manager_blk/TX_CTRL_INFO_FIFO/BU2/XST_GND:G)| NONE(XLXI_6227/data_manager_blk/TX_CTRL_INFO_FIFO/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                  | 22    |
XLXI_6227/data_manager_blk/TX_DATA_INFO_FIFO/BU2/dbiterr(XLXI_6227/data_manager_blk/TX_DATA_INFO_FIFO/BU2/XST_GND:G)| NONE(XLXI_6227/data_manager_blk/TX_DATA_INFO_FIFO/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                  | 22    |
XLXI_6380/N1(XLXI_6380/XST_GND:G)                                                                                   | NONE(XLXI_6380/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SP.SINGLE_PRIM.SP)| 16    |
XLXI_6341/N0(XLXI_6341/XST_GND:G)                                                                                   | NONE(XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0)                                 | 14    |
XLXI_6415/reset_force_veto(XLXI_6415/XST_GND:G)                                                                     | NONE(XLXI_6421)                                                                                                                   | 2     |
XLXI_6349/clearManualTrigSig(XLXI_6349/clearManualTrigSig:Q)                                                        | NONE(XLXI_6396)                                                                                                                   | 1     |
--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 8.777ns (Maximum Frequency: 113.937MHz)
   Minimum input arrival time before clock: 7.029ns
   Maximum output required time after clock: 6.768ns
   Maximum combinational path delay: 6.182ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GEL_RXCLK'
  Clock period: 2.786ns (frequency: 358.925MHz)
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Offset:              2.786ns (Levels of Logic = 4)
  Source:            XLXI_6465/I_Q7 (FF)
  Destination:       XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Source Clock:      GEL_RXCLK rising
  Destination Clock: BUSBHS_02DP_04S rising

  Data Path: XLXI_6465/I_Q7 to XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.758  I_Q7 (Q<7>)
     end scope: 'XLXI_6465'
     begin scope: 'fadc_data_mux_7'
     AND2B1:I0->O          1   0.195   0.688  I_36_7 (M0)
     OR2:I1->O             1   0.195   0.360  I_36_8 (O)
     end scope: 'fadc_data_mux_7'
     begin scope: 'XLXI_6341'
     RAMB16:DIA7               0.230          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    ----------------------------------------
    Total                      2.786ns (0.980ns logic, 1.806ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BUSBHS_02DP_04S'
  Clock period: 0.742ns (frequency: 1347.800MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 0)
  Source:            XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:       XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Source Clock:      BUSBHS_02DP_04S rising
  Destination Clock: GEL_RXCLK rising

  Data Path: XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>)
     FD:D                      0.022          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    ----------------------------------------
    Total                      0.742ns (0.382ns logic, 0.360ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SECONDARY_CLK'
  Clock period: 8.777ns (frequency: 113.937MHz)
  Total number of paths / destination ports: 2409 / 2139
-------------------------------------------------------------------------
Offset:              8.777ns (Levels of Logic = 5)
  Source:            XLXI_6227/reset_mgr/reset (FF)
  Destination:       XLXI_6227/data_manager_blk/RX_DATA_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_7 (FF)
  Source Clock:      SECONDARY_CLK rising
  Destination Clock: GEL_RXCLK rising

  Data Path: XLXI_6227/reset_mgr/reset to XLXI_6227/data_manager_blk/RX_DATA_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            238   0.360   1.733  reset (reset)
     end scope: 'reset_mgr'
     BUF:I->O            481   0.358   2.846  reset_mgr_reset_1 (reset_mgr_reset_1)
     begin scope: 'data_manager_blk'
     LUT2:I1->O          211   0.195   1.956  tx_ctrl_fifo_reset_sig1 (tx_ctrl_fifo_reset_sig)
     begin scope: 'TX_CTRL_FIFO'
     begin scope: 'BU2'
     LUT3:I0->O           16   0.195   0.593  U0/grf.rf/gl0.wr/wpntr/count_not00011 (U0/grf.rf/gl0.wr/wpntr/count_not0001)
     FDCE:CE                   0.540          U0/grf.rf/gl0.wr/wpntr/count_7
    ----------------------------------------
    Total                      8.777ns (1.648ns logic, 7.129ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GEL_RXCLK'
  Clock period: 2.748ns (frequency: 363.861MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.748ns (Levels of Logic = 2)
  Source:            XLXI_6227/internal_reset (FF)
  Destination:       XLXI_6227/reset_mgr/cnt_0 (FF)
  Source Clock:      GEL_RXCLK rising
  Destination Clock: SECONDARY_CLK rising

  Data Path: XLXI_6227/internal_reset to XLXI_6227/reset_mgr/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.538  internal_reset (internal_reset)
     begin scope: 'reset_mgr'
     LUT3:I2->O           16   0.195   0.593  cnt_and00001 (cnt_and0000)
     FDRE:R                    1.062          cnt_0
    ----------------------------------------
    Total                      2.748ns (1.617ns logic, 1.131ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GEL_RXCLK'
  Clock period: 7.302ns (frequency: 136.947MHz)
  Total number of paths / destination ports: 132044 / 7727
-------------------------------------------------------------------------
Delay:               7.302ns (Levels of Logic = 14)
  Source:            XLXI_6227/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_54 (FF)
  Destination:       XLXI_6410/I_Q0 (FF)
  Source Clock:      GEL_RXCLK rising
  Destination Clock: GEL_RXCLK rising

  Data Path: XLXI_6227/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_54 to XLXI_6410/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.360   0.756  ram_addr_sig_54 (ram_addr_sig_54)
     end scope: 'RAM_COMM_DEC'
     end scope: 'data_manager_blk'
     LUT4:I0->O            1   0.195   0.000  ots_user_mask_cmp_eq00001_wg_lut<1> (ots_user_mask_cmp_eq00001_wg_lut<1>)
     MUXCY:S->O            1   0.366   0.000  ots_user_mask_cmp_eq00001_wg_cy<1> (ots_user_mask_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  ots_user_mask_cmp_eq00001_wg_cy<2> (ots_user_mask_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  ots_user_mask_cmp_eq00001_wg_cy<3> (ots_user_mask_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  ots_user_mask_cmp_eq00001_wg_cy<4> (ots_user_mask_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  ots_user_mask_cmp_eq00001_wg_cy<5> (ots_user_mask_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  ots_user_mask_cmp_eq00001_wg_cy<6> (ots_user_mask_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O          98   0.370   1.349  ots_user_mask_cmp_eq00001_wg_cy<7> (ots_user_mask_cmp_eq00001_wg_cy<7>)
     LUT3:I2->O            1   0.195   0.688  rx_wren1 (rx_wren)
     end scope: 'XLXI_6227'
     AND2B1:I1->O         16   0.195   0.818  XLXI_4697 (XLXN_12617)
     begin scope: 'XLXI_3432'
     AND5B2:I2->O         64   0.195   1.053  I_36_63 (D5)
     end scope: 'XLXI_3432'
     begin scope: 'XLXI_6410'
     FDRE:CE                   0.540          I_Q0
    ----------------------------------------
    Total                      7.302ns (2.638ns logic, 4.664ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BUSBHS_02DP_04S'
  Clock period: 2.792ns (frequency: 358.128MHz)
  Total number of paths / destination ports: 141 / 75
-------------------------------------------------------------------------
Delay:               2.792ns (Levels of Logic = 3)
  Source:            XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:       XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      BUSBHS_02DP_04S rising
  Destination Clock: BUSBHS_02DP_04S rising

  Data Path: XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.538  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)
     LUT2:I1->O           19   0.195   0.764  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1)
     LUT4:I3->O            1   0.195   0.523  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_or0000142 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_or0000142)
     LUT4:I3->O            2   0.195   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_or0000168 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux0000)
     FD:D                      0.022          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    ----------------------------------------
    Total                      2.792ns (0.967ns logic, 1.825ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SECONDARY_CLK'
  Clock period: 4.646ns (frequency: 215.216MHz)
  Total number of paths / destination ports: 615 / 49
-------------------------------------------------------------------------
Delay:               4.646ns (Levels of Logic = 5)
  Source:            XLXI_6227/reset_mgr/cnt_7 (FF)
  Destination:       XLXI_6227/reset_mgr/cnt_0 (FF)
  Source Clock:      SECONDARY_CLK rising
  Destination Clock: SECONDARY_CLK rising

  Data Path: XLXI_6227/reset_mgr/cnt_7 to XLXI_6227/reset_mgr/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.758  cnt_7 (cnt_7)
     LUT4:I0->O            1   0.195   0.000  Mcompar_cnt_cmp_lt0000_lut<3> (Mcompar_cnt_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.366   0.000  Mcompar_cnt_cmp_lt0000_cy<3> (Mcompar_cnt_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  Mcompar_cnt_cmp_lt0000_cy<4> (Mcompar_cnt_cmp_lt0000_cy<4>)
     MUXCY:CI->O           3   0.369   0.703  Mcompar_cnt_cmp_lt0000_cy<5> (Mcompar_cnt_cmp_lt0000_cy<5>)
     LUT3:I0->O           16   0.195   0.593  cnt_and00001 (cnt_and0000)
     FDRE:R                    1.062          cnt_0
    ----------------------------------------
    Total                      4.646ns (2.592ns logic, 2.055ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BUSBHS_02DP_04S'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              6.702ns (Levels of Logic = 1)
  Source:            BUSB_07DP_14S (PAD)
  Destination:       ADC_IDDR_0 (FF)
  Destination Clock: BUSBHS_02DP_04S rising

  Data Path: BUSB_07DP_14S to ADC_IDDR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.965   0.360  XLXI_6156 (fadc_data_in<0>)
     IDDR:D                    5.377          ADC_IDDR_0
    ----------------------------------------
    Total                      6.702ns (6.342ns logic, 0.360ns route)
                                       (94.6% logic, 5.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GEL_RXCLK'
  Total number of paths / destination ports: 1416 / 359
-------------------------------------------------------------------------
Offset:              7.029ns (Levels of Logic = 13)
  Source:            BUSC_19DN_39S (PAD)
  Destination:       XLXI_6227/ec_wrapper/ethernet_controller/DecipherBlock/udp_countdown_2 (FF)
  Destination Clock: GEL_RXCLK rising

  Data Path: BUSC_19DN_39S to XLXI_6227/ec_wrapper/ethernet_controller/DecipherBlock/udp_countdown_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.965   0.755  XLXI_4217 (GMII_RXD_0_sig<4>)
     begin scope: 'XLXI_6227'
     begin scope: 'ec_wrapper'
     begin scope: 'xgmii'
     end scope: 'xgmii'
     begin scope: 'ethernet_controller'
     begin scope: 'DecipherBlock'
     LUT4_D:I0->LO         1   0.195   0.163  is_arp_sig_mux0000112 (N223)
     LUT3:I2->O            3   0.195   0.600  Sreg0_FSM_FFd6-In215 (N182)
     LUT4:I2->O            1   0.195   0.523  Sreg0_cmp_eq000332_SW0 (N140)
     LUT4:I3->O           16   0.195   0.818  Sreg0_cmp_eq000332 (Sreg0_cmp_eq0003)
     LUT4:I2->O            1   0.195   0.000  udp_countdown_4_mux00002_G (N1791)
     MUXF5:I1->O           2   0.374   0.540  udp_countdown_4_mux00002 (N24)
     LUT3_D:I2->O          5   0.195   0.546  udp_countdown_4_mux000031 (N63)
     LUT4_L:I3->LO         1   0.195   0.163  udp_countdown_2_mux000047_SW0 (N102)
     LUT4:I3->O            1   0.195   0.000  udp_countdown_2_mux000047 (udp_countdown_2_mux0000)
     FDRE:D                    0.022          udp_countdown_2
    ----------------------------------------
    Total                      7.029ns (2.921ns logic, 4.108ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GEL_RXCLK'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              6.348ns (Levels of Logic = 4)
  Source:            XLXI_6415/vetoed (FF)
  Destination:       U10_3 (PAD)
  Source Clock:      GEL_RXCLK rising

  Data Path: XLXI_6415/vetoed to U10_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.360   0.377  vetoed (vetoed)
     end scope: 'XLXI_6415'
     INV:I->O              1   0.358   0.741  XLXI_6433 (XLXN_15958)
     AND2:I0->O            1   0.195   0.360  XLXI_6434 (trigger_out)
     OBUF:I->O                 3.957          XLXI_6404 (U10_3)
    ----------------------------------------
    Total                      6.348ns (4.870ns logic, 1.478ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SECONDARY_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.768ns (Levels of Logic = 3)
  Source:            XLXI_6227/reset_mgr/reset (FF)
  Destination:       BUSC_21DN_43S (PAD)
  Source Clock:      SECONDARY_CLK rising

  Data Path: XLXI_6227/reset_mgr/reset to BUSC_21DN_43S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            238   0.360   1.733  reset (reset)
     end scope: 'reset_mgr'
     end scope: 'XLXI_6227'
     INV:I->O              1   0.358   0.360  XLXI_6230 (XLXN_15150)
     OBUF:I->O                 3.957          XLXI_6229 (BUSC_21DN_43S)
    ----------------------------------------
    Total                      6.768ns (4.675ns logic, 2.093ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               6.182ns (Levels of Logic = 3)
  Source:            U10_1 (PAD)
  Destination:       U10_3 (PAD)

  Data Path: U10_1 to U10_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.965   0.705  XLXI_6409 (ext_trig)
     AND2:I1->O            1   0.195   0.360  XLXI_6434 (trigger_out)
     OBUF:I->O                 3.957          XLXI_6404 (U10_3)
    ----------------------------------------
    Total                      6.182ns (5.117ns logic, 1.065ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================


Total REAL time to Xst completion: 71.00 secs
Total CPU time to Xst completion: 70.93 secs
 
--> 


Total memory usage is 1088920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  391 (   0 filtered)
Number of infos    :  128 (   0 filtered)

