Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Wed Nov 15 23:56:40 2023
| Host         : baldur running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file axi_benes_wrapper_control_sets_placed.rpt
| Design       : axi_benes_wrapper
| Device       : xcu280
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2168 |
|    Minimum number of control sets                        |  1278 |
|    Addition due to synthesis replication                 |   803 |
|    Addition due to physical synthesis replication        |    87 |
| Unused register locations in slices containing registers |  2802 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2168 |
| >= 0 to < 4        |   513 |
| >= 4 to < 6        |   394 |
| >= 6 to < 8        |   206 |
| >= 8 to < 10       |    93 |
| >= 10 to < 12      |    76 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |    38 |
| >= 16              |   784 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11484 |         2930 |
| No           | No                    | Yes                    |             506 |          202 |
| No           | Yes                   | No                     |           22420 |         5948 |
| Yes          | No                    | No                     |            3990 |          984 |
| Yes          | No                    | Yes                    |             332 |           59 |
| Yes          | Yes                   | No                     |           27782 |         6313 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                                                    Clock Signal                                                                                                                                                                                                                   |                                                                                                                                                                                                                                      Enable Signal                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               Set/Reset Signal                                                                                                                                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/masrdready                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[350]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[232]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[114]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[114]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[114]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/arb_pri_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdaddrSM_ns                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tlast_o_i_1__0_n_0                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_i_1__2_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[329]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/arb_pri_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__1_1[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__0_3[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[3].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_2                                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/lite_rresp_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/lite_rresp_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep_0                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/pcie_compl_delivered_tag2_o[7]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_2                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_4dw_chunk_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_bready_nxt                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_awvalid_nxt                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/w_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_lite0_arvalid_nxt                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_lite0_rready_nxt                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__1_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__0_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__4_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__5_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__3_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__2_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/sys_rst_n                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__4_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/AR[0]                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[28]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[15]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/issueCnt[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[31]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/FSM_sequential_rdliteSM_cs[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[30]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[14]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[16]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[17]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[29]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[27]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[18]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[26]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[25]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[24]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[23]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[22]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[21]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[5]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/empty_ff_reg_2                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[31]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[0]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[1]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[2]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[3]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[4]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[13]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrlitesm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[6]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[9]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[7]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[8]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[10]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[11]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[16]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[12]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/output_fifo_occupancy[1]_i_1__1_n_0                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[20]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/empty_ff_reg_1                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/empty_ff_reg_7                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/E[0]                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[21]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[22]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[23]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[24]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[25]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/output_fifo_occupancy[1]_i_1__2_n_0                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_7                                                                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[26]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[27]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[28]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[29]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[6]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[7]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[19]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[18]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[17]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[30]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[15]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[14]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[13]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[12]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[11]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[10]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[8]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[20]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[9]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[6]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[5]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[4]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[3]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[2]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[1]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_49_out[0]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[3]                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_49_out[19]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_8[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[23]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[0]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[24]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[25]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[26]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[27]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[28]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[29]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[30]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[31]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[22]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_2                                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[0]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[1]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[2]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_2                                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[3]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[15]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[9]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[7]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[8]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[10]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[11]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[12]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[13]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dlast                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[5]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[14]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[4]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[4]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[16]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[17]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[3]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrdatasm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[18]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[19]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[20]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[2]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[21]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_49_out[1]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[8]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[18]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[14]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[15]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[17]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[16]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[15]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[14]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[13]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[12]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[11]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[10]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[19]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[7]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[9]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[6]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[5]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[4]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[3]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/empty_ff_reg_7                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[2]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[1]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[10]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[5]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[6]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[9]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[31]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[30]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[29]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[28]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[7]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[8]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[0]                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[27]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[11]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[26]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[25]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[24]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[23]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[22]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[21]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_49_out[20]                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[12]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_0_in[13]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_nn01                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[350]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/sys_rst_n_0                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[436]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep_0                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdrspResetq_ff[2]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_5                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/output_fifo_occupancy[1]_i_2__0_n_0                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdrspResetq_ff[1]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_i_1__2_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_5                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__5_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdrspResetq_ff[0]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[5].inst/almost_full_ff_reg_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/arbhist_ff[1]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mpl_out_reg[1]_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__4_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__4_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/user_rst_n_3ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[2].inst/arbhist_ff[1]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/p_0_in_1[0]                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/i___27_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdrspResetq_ff[3]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[232]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/user_rst_n_3ff_reg[0][0]                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/core_clk_rst                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__2_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1_n_0                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/dma_2rp_disable.reg_space_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__1_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/p_0_in_0[0]                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[239]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__6_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset0                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/output_fifo_occupancy[1]_i_2_n_0                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__3_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_mgc_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mpl                                                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_sm_500[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[3].inst/arbhist_ff[2]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__10_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wr                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/beatrem_ff_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/dat_exp_nn1[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__33_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_rdy_nn1_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/wdataen_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___80_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_sm_500[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[0].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[0].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/i___16_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/i___15_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mrs                                                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/p_0_in[0]                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[107]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dlast                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_1                                                                                                                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wraddrsm_cs                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[329]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[468]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[822]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[940]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/user_rst_n_3ff_reg[0][0]                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/FSM_sequential_memreqsm_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_2                                                                                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__24_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__25_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__33_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__12_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/rrq_vld_903_reg_0[0]                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/rrq_vld_903_reg[0]                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___80_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/src_arst                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__20_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_6                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_5                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_4                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_3                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_2                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_1                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_0                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__34_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__23_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__30_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_req_cnt_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/min_mrs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mrs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mpl[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[3].inst/arbhist_ff[2]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrWr[2]_i_1__21_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_req_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[483]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/wpl_ren_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/E[0]                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/FifoCntrWr[2]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/Head[2]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrRd[2]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__8_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__17_n_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___80_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/fifo_occupancy[3]_i_1__1_n_0                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[31]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[31]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/fifo_occupancy[3]_i_1__2_n_0                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | pcie_perstn_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___43_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___43_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___64_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___65_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___66_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___74_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___75_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___76_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[31]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_err_ff_reg                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___49_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_err_ff_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_fbe_nxt                                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_err_ff_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_lbe_nxt                                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_vld                                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_rdptr_ff[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_503_reg[0]                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_500_reg[0]                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_ld_500_reg[0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/m_axis_rq_tvalid_d_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___49_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/FifoCntrRd[1]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[232]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[31]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/E[0]                                                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_claim_any                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/bufaddrout_pipe2_ff[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreqpndcnt_nxt2                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SS[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdrspResetq_ff1                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/reqid_pipe2_ff[7]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wstrb_ff[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_cnt_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_4                                                                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_rid_reg[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_3[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_rid_reg[4]_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_9[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___42_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs[1][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_4dw_chunk_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[4].inst/arbhist_ff[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[112]_0[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_5_in                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_3_in                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head[113]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[113]_0[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[4].inst/arbhist_ff[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[112]_2[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[112]_1[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_occupancy[3]_i_1_n_0                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/masrdready                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__33_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_occupancy[3]_i_1__0_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/E[0]                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bid_ff                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_cnt_ff[3][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_cnt_ff[2][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_cnt_ff[1][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_vld_ff[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brspRid_ff[0][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_cnt_ff[0][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10128_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/awaxiptr_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[5].inst/arbhist_ff[4]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[5].inst/arbhist_ff[4]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_503                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10147_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[468]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/compl_data_valid                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__4_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/AR[0]                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/i___28_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_vld_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brspRid_ff[1][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/USER_CPLLLOCK_OUT_reg                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10143_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10140_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10137_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10134_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[586]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tuser_o[61]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10131_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_vld_nxt[3]                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brspRid_ff[3][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/FifoCntrRd[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].cnt_reg[4]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreqpndcnt_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreqsetcnt_nxt                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[3].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wdaxiptr_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_vld_nxt[2]                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brspRid_ff[2][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[483]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/pcie_cq_np_req_count_o[5]_i_2_n_0                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].cnt_reg[4]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/sel                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cnt_reg[4]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_9[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].cnt_reg[4]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n                                                                                                                                                                                                                                                                                                                                                                               |                5 |              5 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_cnt_ff[3][4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/reset_new[3]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_cnt_ff[2][4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/reset_new[2]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_2[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_cnt_ff[1][4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/reset_new[1]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].cnt_reg[4]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreq                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/pendCnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_cnt_ff[0][4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_cnt_ff[0][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].cnt_reg[4]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].cnt_reg[4]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__1_2[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01216_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[1][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff0                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__4_n_0                         |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__5_n_0                         |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__6_n_0                         |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[0][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[6][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__1_3[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[7].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[6].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[5].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[4].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[4][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[2].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_eq_bridge/per_lane_bridge[1].gen4_tx_eq_bridge/tx_state[1]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[5][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[7][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/srl_style_fifo.read_ptr[2]_i_1_n_0                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[3][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[2][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[4][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[4][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/srl_style_fifo.read_ptr[2]_i_1__0_n_0                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__3_n_0                         |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[7][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[7][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[6][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[6][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[5][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[5][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |              6 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__28_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/read_ptr[3]_i_1__0_n_0                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |              6 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___43_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/read_ptr[3]_i_1_n_0                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/FifoCntrRd[2]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[6].inst/arbhist_ff[5]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/E[0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreq_cnt_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              6 |         1.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              6 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mrs_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/ldbeat                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[2][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[2][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn1[2][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[3][5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[3][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01222_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[7][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01221_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[6][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/empty_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn1[1][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/E[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              6 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/wdataen_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__33_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___49_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[6].inst/arbhist_ff[5]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_2[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              6 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wrreqsetcnt_nxt                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              6 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mrs_out_reg[2]_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_8[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn1[2][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn1[1][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mpl_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn1[0][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn1[0][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                         |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__2_n_0                         |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__1_n_0                         |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01217_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[2][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awbarptr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[117]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axil_bresp_rcv_cnt_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/done_lite_ff                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axib_bresp_rcv_cnt_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01219_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[4][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01220_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[5][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01218_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[3][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                1 |              6 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__3_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[7].inst/arbhist_ff[6]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__5_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_15[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_21[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__6_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_18[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__13_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[117]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__1_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/SR[0]                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_9[0]                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/pcie_compl_delivered_tag2_o[7]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |                6 |              7 |         1.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_tx_64b_bridge/E[0]                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_12[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_arb_win_nn1                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[239]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__2_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[7][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[7][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[6][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[6][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1_n_0                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[5][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[5][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[3][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[3][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |              7 |         1.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[7].inst/arbhist_ff[6]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[5]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[0]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[4][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[4][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[6]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[1]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[2]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[3]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[4]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[7]                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__3_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[2][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[2][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[6][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[7][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[2][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[5][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[468]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |              7 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__9_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[4][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[3][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_0                                                                                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/ch_arb_pri_nn10                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__11_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[0][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__7_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__5_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[1][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__0_n_0                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              7 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/init_tag_ld_nn1_reg                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |              8 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[123]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/init_tag_nn1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcbclaimen                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/empty_ff_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/empty_ff_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rc_flush_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |              8 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/init_tag_ld_nn1_reg_2                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/init_tag_ld_nn1_reg_1                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/init_tag_ld_nn1_reg_0                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/compl_data_valid                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/wtlp_dat_fifo_af_nn1_reg_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_7                                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_wr_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tuser_o[61]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_1                                                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tlast_o_i_1__0_n_0                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_1                                                                                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/saved_compl_tag                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_5                                                                                                                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/dma_msk[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[8].inst/arbhist_ff[7]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wdlen_ff[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                4 |              9 |         2.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_tlast_o_i_1_n_0                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              9 |         9.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/w_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___80_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |              9 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |              9 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[704]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |              9 |         1.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[822]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |              9 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_noinc_last_500_reg_1[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |              9 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dvalid1_ff                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              9 |         9.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                4 |              9 |         2.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/E[0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_noinc_last_500_reg_0[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[8].inst/FSM_sequential_clk_sm_cur_reg[1]                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |              9 |         1.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_noinc_last_500_reg_2[0]                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              9 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[117]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             10 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dstbt_rem_500[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                         |                1 |             10 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             10 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             10 |         1.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_2[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             10 |         1.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             10 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             10 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             10 |         1.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wraddrsm_cs                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             10 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_init_state[1]                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             10 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[5][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_3                                                                                                                                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[704]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             10 |         1.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_bt_rem_500[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[6][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[3][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_3                                                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[7][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             10 |         1.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             10 |         1.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                           | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                  | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                           |                1 |             10 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                         | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[2][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                         | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[4][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             10 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             11 |         3.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             11 |         1.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             11 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__1_2[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_9[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dwa_rem_500[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/compl_data_valid                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             11 |         1.10 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[586]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             11 |         1.10 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             11 |         1.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[329]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             11 |         1.10 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             11 |         2.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_1                                                                                                                                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             11 |         2.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             12 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             12 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             12 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             12 |         1.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_1                                                                                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             12 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            |                1 |             13 |        13.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__1_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__6_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |                7 |             13 |         1.86 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN                                                                                                                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[940]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             13 |         1.18 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__5_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[440]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             13 |         1.44 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__4_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__3_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             13 |         1.86 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[440]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               12 |             13 |         1.08 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__2_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             13 |         1.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             14 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[440]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |             14 |         1.08 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |             14 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             14 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             14 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[213]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             14 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_5[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             14 |         1.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[114]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             14 |         1.27 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             14 |         1.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_3                                                                                                                                                                                                                                                                                                                                                            |               11 |             14 |         1.27 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN                                                                                                                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             15 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |                7 |             15 |         2.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[436]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             15 |         1.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__4_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             15 |         3.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             15 |         2.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                9 |             15 |         1.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg_0                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__37_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             15 |         1.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[586]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             15 |         1.36 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                4 |             16 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__5_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__4_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_1                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/mascplready                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               14 |             16 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__3_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__1_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__2_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_3[0]                                                                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__3_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__6_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             16 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__6_n_0                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |             16 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__2_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__5_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[483]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |             17 |         1.31 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             17 |         2.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__32_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             17 |         2.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[483]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             17 |         1.55 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             17 |         2.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__4_n_0       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__1_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__3_n_0       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__5_n_0       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__3_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_3                                                                                                                                                                                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                    |               10 |             18 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                7 |             18 |         2.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__5_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             18 |         9.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |             18 |         1.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_valid_o_i_1__1_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               14 |             18 |         1.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_5[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__4_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             18 |         9.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                6 |             18 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__6_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             18 |         9.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_6                                                                                                                                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             18 |         9.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             18 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[940]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               15 |             18 |         1.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__2_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__6_n_0       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             19 |         6.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             19 |         2.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[940]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               17 |             19 |         1.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             19 |         2.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__1_2[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             19 |         2.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             19 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/data_valid_high                                                                                                                                                                                                                                                                                                                                                                                                                               | pcie_perstn_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             19 |         3.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[3]                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             19 |         2.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               12 |             19 |         1.58 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[213]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             19 |         2.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             19 |         2.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               12 |             19 |         1.58 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             19 |         2.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             19 |         1.90 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[3]                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |                8 |             20 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               18 |             20 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_2                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_4                                                                                                                                                                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_0_0_i_2__1_n_0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___80_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_0_0_i_2__0_n_0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[586]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               19 |             20 |         1.05 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_0_0_i_2_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[329]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               17 |             20 |         1.18 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/p_1_in__0                                                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfbe_nxt[3]                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             21 |         2.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               17 |             21 |         1.24 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__32_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                6 |             21 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               14 |             21 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             21 |         2.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[107]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                              |               20 |             21 |         1.05 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                8 |             21 |         2.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_phystatus_rst_int                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                8 |             22 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             22 |         5.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |               11 |             22 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_7                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             22 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_5                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             22 |         2.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_4                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_6                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_3                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__35_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_2                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               15 |             22 |         1.47 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_0                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_1                                                                                                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[239]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             22 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               13 |             22 |         1.69 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             22 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             22 |         2.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_3030                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__0_0[0]                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_wr_reg_77[0]                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                6 |             23 |         3.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_wr_reg_72[0]                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                8 |             23 |         2.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               10 |             23 |         2.30 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__6_0[0]                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                9 |             23 |         2.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__2_0[0]                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                6 |             23 |         3.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__16_1[0]                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               12 |             23 |         1.92 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_out_3030                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             23 |         2.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]                                                                                                                                                                                                                                                                                                                                                                             |               10 |             23 |         2.30 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             23 |         2.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             23 |         3.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             23 |         3.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_out_3030                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             23 |         4.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[232]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               18 |             23 |         1.28 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_out_3030                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |               10 |             23 |         2.30 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               10 |             23 |         2.30 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__2_n_0                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__2_n_0                                                |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__0_n_0                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__1_n_0                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__1_n_0                                                |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_2                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__5_n_0                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__5_n_0                                                |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__4_n_0                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__4_n_0                                                |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__3_n_0                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__3_n_0                                                |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                              | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |               11 |             24 |         2.18 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10131_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |             24 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10128_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |             24 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_2                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[239]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               16 |             24 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[586]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               21 |             24 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |             24 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             24 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10147_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |             24 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10137_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |             24 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10134_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |             24 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10140_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               23 |             24 |         1.04 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10143_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               20 |             24 |         1.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__6_n_0                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__6_n_0                                                |                7 |             25 |         3.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdaddrSM_ns                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               17 |             26 |         1.53 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               16 |             26 |         1.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                7 |             26 |         3.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               16 |             26 |         1.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             26 |         2.89 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[436]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             26 |         2.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |               13 |             26 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             26 |         2.36 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               16 |             26 |         1.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_i_1__2_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_3                                                                                                                                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             26 |         3.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               17 |             26 |         1.53 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_i_1__2_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_7                                                                                                                                                                                                                                                                                                                                                            |                8 |             27 |         3.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[586]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               18 |             27 |         1.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[468]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               26 |             27 |         1.04 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_3                                                                                                                                                                                                                                                                                                                                                            |               11 |             27 |         2.45 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfbe_nxt[3]                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                8 |             28 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               15 |             28 |         1.87 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_6                                                                                                                                                                                                                                                                                                                                                            |               16 |             28 |         1.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/Head[35]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_2                                                                                                                                                                                                                                                                                                                                                            |               11 |             28 |         2.55 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |               10 |             28 |         2.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               17 |             28 |         1.65 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             28 |         2.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               19 |             28 |         1.47 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[232]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               26 |             29 |         1.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_4                                                                                                                                                                                                                                                                                                                                                            |               11 |             29 |         2.64 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head[34]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               14 |             29 |         2.07 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[350]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               26 |             29 |         1.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[350]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               26 |             29 |         1.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/Head[122]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             29 |         4.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               19 |             29 |         1.53 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             29 |         2.42 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__1_3[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                6 |             29 |         4.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep_0[0]                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_7                                                                                                                                                                                                                                                                                                                                                            |               14 |             29 |         2.07 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10134_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               26 |             30 |         1.15 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10140_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               27 |             30 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10128_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               27 |             30 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_2                                                                                                                                                                                                                                                                                                                                                            |               10 |             30 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10137_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               27 |             30 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10143_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               28 |             30 |         1.07 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10131_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               27 |             30 |         1.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               28 |             30 |         1.07 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10147_out                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               26 |             30 |         1.15 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[1][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_tuser_o[32]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[2]_rep__4[0]                                                                                                                                                                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[0]_rep__4[0]                                                                                                                                                                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[436]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_6                                                                                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_4[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[3][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6][0]                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_1[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_2[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_3[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/dw_cntr_reg_reg[6]_6[0]                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[1][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[3]_rep__4[0]                                                                                                                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[2][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[7].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[5].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[4].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[3].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_txelecidle_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[3][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               28 |             32 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/msix_table_reg_mux_reg[31]_i_3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_rd                                                                                                                                                                                                                                                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/Axi_lite_v1_0_0/inst/Axi_lite_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[7]_2[0]                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_set_ff                                                                                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[9].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[8].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[7].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[6].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[5].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[4].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/reg_rd                                                                                                                                                                                                                                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[14].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[13].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[12].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[11].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[10].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[15].S_AXI_RDATA_II_reg0                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_table_reg_mux[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux0                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cpl_ld_nn0                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[2][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_dout[31]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[1]_rep__4[0]                                                                                                                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wpl_ld                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             33 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |               12 |             33 |         2.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[483]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               13 |             33 |         2.54 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_usr_req[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |               16 |             33 |         2.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               14 |             34 |         2.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN                                                                                                                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__1_1[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |             34 |         2.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             34 |         3.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_rd_ff                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__0_3[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |               18 |             34 |         1.89 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             35 |         2.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             35 |         2.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__2_1[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__0_2[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             35 |         2.19 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               14 |             35 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             35 |         2.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]_rep__0_1[0]                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |               17 |             35 |         2.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/E[0]                                                                                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |               17 |             35 |         2.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             35 |        11.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |               13 |             35 |         2.69 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_valid_odd                                                                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                            |                8 |             35 |         4.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/p_0_in__0                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             36 |         7.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               20 |             36 |         1.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_4                                                                                                                                                                                                                                                                                                                                                            |               16 |             37 |         2.31 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN                                                                                                                                                                                                                                                                                                                                                              |               16 |             37 |         2.31 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |               18 |             37 |         2.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               16 |             37 |         2.31 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head[113]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               11 |             38 |         3.45 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[940]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                              |               35 |             38 |         1.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                8 |             38 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__35_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               18 |             38 |         2.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                9 |             38 |         4.22 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               11 |             38 |         3.45 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               10 |             38 |         3.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |               14 |             39 |         2.79 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_7                                                                                                                                                                                                                                                                                                                                                            |               17 |             39 |         2.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_6                                                                                                                                                                                                                                                                                                                                                         |               14 |             39 |         2.79 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               29 |             40 |         1.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               30 |             40 |         1.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               33 |             40 |         1.21 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |               11 |             40 |         3.64 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             40 |         5.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_r_reg[3]                                                                 |                8 |             40 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN                                                                                                                                                                                                                                                                                                                                                              |               17 |             40 |         2.35 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___82_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                8 |             40 |         5.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_6                                                                                                                                                                                                                                                                                                                                                         |               14 |             41 |         2.93 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_valid_o_i_1__1_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |               13 |             41 |         3.15 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             42 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             42 |         3.23 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               13 |             42 |         3.23 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             42 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             42 |         2.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               21 |             42 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[117]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               13 |             42 |         3.23 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               17 |             43 |         2.53 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[114]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               38 |             43 |         1.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               21 |             43 |         2.05 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_6                                                                                                                                                                                                                                                                                                                                                            |               22 |             43 |         1.95 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_7                                                                                                                                                                                                                                                                                                                                                            |               15 |             44 |         2.93 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__36_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               19 |             44 |         2.32 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_3                                                                                                                                                                                                                                                                                                                                                         |               15 |             45 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             45 |         3.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               21 |             46 |         2.19 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               22 |             46 |         2.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/axi_benes_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               14 |             46 |         3.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_o[255]_i_1__1_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |               12 |             46 |         3.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               20 |             47 |         2.35 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               41 |             47 |         1.15 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |               21 |             47 |         2.24 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |               14 |             47 |         3.36 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[361]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               25 |             47 |         1.88 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               25 |             48 |         1.92 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/req_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[5].inst/almost_full_ff_reg_0                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/dat_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               13 |             48 |         3.69 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                       |               22 |             48 |         2.18 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_3                                                                                                                                                                                                                                                                                                                                                         |               19 |             49 |         2.58 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[213]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               16 |             49 |         3.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               19 |             49 |         2.58 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[440]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               34 |             50 |         1.47 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[440]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               39 |             50 |         1.28 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             50 |         6.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               10 |             52 |         5.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             52 |         3.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               13 |             52 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |               18 |             52 |         2.89 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[216]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                              |               24 |             52 |         2.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               32 |             52 |         1.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_3                                                                                                                                                                                                                                                                                                                                                         |               19 |             53 |         2.79 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |               18 |             53 |         2.94 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                       |               35 |             53 |         1.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               20 |             53 |         2.65 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               27 |             53 |         1.96 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               22 |             54 |         2.45 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_req_ld_nn1                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             54 |         5.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                             |               22 |             54 |         2.45 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |               20 |             54 |         2.70 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_6                                                                                                                                                                                                                                                                                                                                                            |               23 |             54 |         2.35 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               31 |             55 |         1.77 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               14 |             55 |         3.93 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[822]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              |               43 |             55 |         1.28 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/GT_PCIERSTIDLE[0]                                                                                                                                                                                                                                                                                                                                                                  |               19 |             56 |         2.95 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |               16 |             56 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreq                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             56 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[704]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               50 |             57 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               23 |             57 |         2.48 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[213]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               20 |             58 |         2.90 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               19 |             58 |         3.05 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               21 |             58 |         2.76 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               26 |             58 |         2.23 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               22 |             59 |         2.68 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[107]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               42 |             59 |         1.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               23 |             60 |         2.61 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__37_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             60 |         7.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |               14 |             61 |         4.36 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               25 |             61 |         2.44 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[114]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               53 |             62 |         1.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[822]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               46 |             62 |         1.35 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               20 |             62 |         3.10 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[107]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               39 |             63 |         1.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               25 |             63 |         2.52 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[350]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               51 |             63 |         1.24 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               15 |             64 |         4.27 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               12 |             64 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               10 |             64 |         6.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               10 |             64 |         6.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               11 |             64 |         5.82 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[483]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                              |               24 |             64 |         2.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               11 |             64 |         5.82 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               11 |             64 |         5.82 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               13 |             64 |         4.92 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrEn                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/empty_ff_reg_1                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               11 |             64 |         5.82 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             64 |         5.82 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[232]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               63 |             65 |         1.03 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               33 |             67 |         2.03 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               16 |             68 |         4.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_7                                                                                                                                                                                                                                                                                                                                                            |               27 |             68 |         2.52 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_5                                                                                                                                                                                                                                                                                                                                                         |               23 |             69 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             69 |        13.80 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__37_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             70 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_valid_o_i_1__1_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |               17 |             70 |         4.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep_0[0]                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |               19 |             71 |         3.74 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_5                                                                                                                                                                                                                                                                                                                                                         |               23 |             72 |         3.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_6                                                                                                                                                                                                                                                                                                                                                            |               19 |             72 |         3.79 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              |               35 |             73 |         2.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |               40 |             73 |         1.83 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_i_1__2_n_0                                                                                                                                                                                                                                                     | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_2                                                                                                                                                                                                                                                                                                                                                         |               18 |             74 |         4.11 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_1                                                                                                                                                                                                                                                                                                                                                            |               20 |             74 |         3.70 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_nn01                                                                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               49 |             74 |         1.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[468]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               65 |             74 |         1.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |               22 |             75 |         3.41 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |               27 |             76 |         2.81 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[440]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               51 |             77 |         1.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |               27 |             77 |         2.85 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[239]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               29 |             77 |         2.66 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |               27 |             77 |         2.85 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN_4                                                                                                                                                                                                                                                                                                                                                         |               29 |             77 |         2.66 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |               30 |             78 |         2.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN                                                                                                                                                                                                                                                                                                                                                              |               30 |             78 |         2.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               33 |             79 |         2.39 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               15 |             80 |         5.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               27 |             81 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             81 |        13.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_o[255]_i_1__1_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |               21 |             82 |         3.90 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |               32 |             82 |         2.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |             84 |         6.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               14 |             86 |         6.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               51 |             86 |         1.69 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               14 |             86 |         6.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               14 |             86 |         6.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               14 |             86 |         6.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               13 |             86 |         6.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               14 |             86 |         6.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               13 |             86 |         6.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                            | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                |               14 |             86 |         6.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__37_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               33 |             87 |         2.64 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[123]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               29 |             87 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                   |               25 |             87 |         3.48 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |               30 |             90 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |               29 |             91 |         3.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0_repN                                                                                                                                                                                                                                                                                                                                                           |               31 |             91 |         2.94 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |               31 |             92 |         2.97 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               11 |             92 |         8.36 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__24_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               15 |             94 |         6.27 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                   |               19 |             94 |         4.95 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[114]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               43 |             94 |         2.19 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                              | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___80_n_0                                                                                                                                                                                                                                                                                                                                                                                       |               20 |             94 |         4.70 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___80_n_0                                                                                                                                                                                                                                                                                                                                                                                       |               19 |             94 |         4.95 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                   |               29 |             95 |         3.28 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               64 |             95 |         1.48 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/empty_ff_reg_2                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               29 |             96 |         3.31 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/arb_wrq_vld                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[218]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               62 |             96 |         1.55 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                   |               29 |             97 |         3.34 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             98 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                   |               32 |             99 |         3.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                   |               32 |            100 |         3.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |            100 |        14.29 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |               40 |            100 |         2.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[117]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              |               31 |            103 |         3.32 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               28 |            104 |         3.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_3                                                                                                                                                                                                                                                                                                                                                            |               31 |            104 |         3.35 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                   |               29 |            104 |         3.59 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |               30 |            105 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               40 |            108 |         2.70 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_err_ff_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               38 |            109 |         2.87 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |            110 |         9.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |               25 |            110 |         4.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               76 |            111 |         1.46 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               35 |            112 |         3.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                         |               72 |            113 |         1.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               28 |            113 |         4.04 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               36 |            113 |         3.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               35 |            113 |         3.23 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                             |               47 |            113 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               29 |            116 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0_repN_5                                                                                                                                                                                                                                                                                                                                                            |               35 |            117 |         3.34 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                |               30 |            117 |         3.90 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               43 |            118 |         2.74 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |               47 |            118 |         2.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               29 |            121 |         4.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               33 |            122 |         3.70 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               28 |            122 |         4.36 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               32 |            122 |         3.81 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               79 |            123 |         1.56 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               44 |            124 |         2.82 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |               31 |            124 |         4.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                           | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               23 |            124 |         5.39 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                                     |               24 |            126 |         5.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                     |               22 |            126 |         5.73 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___49_n_0                                                                                                                                                                                                                                                                                                                                                                                       |               24 |            126 |         5.25 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__36_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               39 |            126 |         3.23 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                                     |               26 |            126 |         4.85 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |            128 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               41 |            129 |         3.15 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |               35 |            131 |         3.74 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               55 |            134 |         2.44 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               88 |            135 |         1.53 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep_0[0]                                                                                                                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                   |               38 |            137 |         3.61 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                 | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__33_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               66 |            138 |         2.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               58 |            139 |         2.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |            140 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |            144 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/empty_ff_reg_7                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |            144 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |            144 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/empty_ff_reg_7                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |            144 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |            144 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/rrq_vld_new                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |            144 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |            144 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               52 |            145 |         2.79 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               64 |            146 |         2.28 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |              100 |            147 |         1.47 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |               53 |            149 |         2.81 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               44 |            150 |         3.41 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                   |               40 |            150 |         3.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               46 |            151 |         3.28 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               43 |            151 |         3.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               52 |            151 |         2.90 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               51 |            151 |         2.96 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               41 |            151 |         3.68 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               38 |            151 |         3.97 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               42 |            151 |         3.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                       |               35 |            152 |         4.34 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                     |               31 |            158 |         5.10 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i___43_n_0                                                                                                                                                                                                                                                                                                                                                                                       |               37 |            158 |         4.27 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                     |               29 |            158 |         5.45 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                               | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                     |               34 |            158 |         4.65 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[3]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |            160 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[0]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |            160 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[2]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |            160 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[1]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |            160 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               44 |            163 |         3.70 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               43 |            163 |         3.79 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               52 |            163 |         3.13 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               49 |            163 |         3.33 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |               35 |            165 |         4.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               46 |            165 |         3.59 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               52 |            165 |         3.17 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               50 |            165 |         3.30 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               47 |            165 |         3.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__31_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |              106 |            166 |         1.57 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                |               48 |            170 |         3.54 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |               37 |            177 |         4.78 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               48 |            178 |         3.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                         |               59 |            180 |         3.05 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                      |               51 |            180 |         3.53 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[3]                                                                                                                                                                                                                                                                                                                                                                                                                         |               54 |            181 |         3.35 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                         |               52 |            181 |         3.48 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |               54 |            181 |         3.35 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               52 |            181 |         3.48 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                   |               46 |            181 |         3.93 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/masrdready                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |            182 |        14.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               39 |            190 |         4.87 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |               71 |            190 |         2.68 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               44 |            191 |         4.34 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               47 |            191 |         4.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               44 |            191 |         4.34 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[7]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |            192 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[5]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |            192 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[6]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |            192 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[4]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |            192 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               42 |            193 |         4.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               40 |            193 |         4.82 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               37 |            193 |         5.22 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               39 |            193 |         4.95 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               98 |            195 |         1.99 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               56 |            197 |         3.52 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                  | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |               52 |            198 |         3.81 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_phystatus_rst_int                                                                                                                                                                                                                                                                                                                                                                                                        |               73 |            199 |         2.73 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__32_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |              128 |            209 |         1.63 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |               42 |            209 |         4.98 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[3]                                                                                                                                                                                                                                                                                                                                                                                                                         |               60 |            210 |         3.50 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |               68 |            210 |         3.09 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                         |               69 |            210 |         3.04 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                         |               70 |            210 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1[467]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                   |              109 |            212 |         1.94 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_1__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                    |               60 |            216 |         3.60 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |               65 |            220 |         3.38 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                               |               68 |            220 |         3.24 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |               74 |            226 |         3.05 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |               74 |            227 |         3.07 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               52 |            229 |         4.40 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                            |               62 |            229 |         3.69 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               53 |            229 |         4.32 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               57 |            229 |         4.02 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               57 |            229 |         4.02 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |               53 |            229 |         4.32 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               59 |            230 |         3.90 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               63 |            231 |         3.67 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               53 |            231 |         4.36 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |               54 |            231 |         4.28 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |               63 |            234 |         3.71 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__35_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |               55 |            235 |         4.27 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                   |               56 |            235 |         4.20 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                    |               61 |            237 |         3.89 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                   | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |               99 |            237 |         2.39 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               91 |            240 |         2.64 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |              112 |            240 |         2.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               70 |            240 |         3.43 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                    |               77 |            251 |         3.26 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |               68 |            254 |         3.74 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_ren                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |              159 |            256 |         1.61 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_g4_chain/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep__3[0]                                                                                                                                                                                                                                                                                                                                         |              102 |            256 |         2.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                   |               78 |            258 |         3.31 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                          | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                    |               84 |            262 |         3.12 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                             |               99 |            278 |         2.81 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_valid_reg                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               19 |            278 |        14.63 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |               77 |            279 |         3.62 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                       |               78 |            279 |         3.58 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_valid_reg                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               20 |            297 |        14.85 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                   |               78 |            297 |         3.81 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                |               71 |            310 |         4.37 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                      | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                   |               70 |            316 |         4.51 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                   |              104 |            438 |         4.21 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__33_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |              108 |            501 |         4.64 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |              123 |            502 |         4.08 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                       |              124 |            504 |         4.06 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.phy_phystatus_rst_pclk_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                          |              154 |            509 |         3.31 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[4]_0[4]                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |              265 |            529 |         2.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/read_ptr26_out                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               54 |            540 |        10.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[665]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |              183 |            549 |         3.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                        | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |              190 |            549 |         2.89 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |              141 |            587 |         4.16 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_504b                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               37 |            592 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               37 |            592 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dvalid__0                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               37 |            592 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | pcie_perstn_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |              133 |            632 |         4.75 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/read_ptr26_out                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               44 |            666 |        15.14 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             | axi_benes_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |               44 |            704 |        16.00 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |              193 |           1787 |         9.26 |
|  axi_benes_i/xdma_0/inst/pcie4c_ip_i/inst/axi_benes_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |             2461 |           8631 |         3.51 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


