<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_601_LCD_20X4_HIENTHI_80KITU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LCD_20X4_HIENTHI_80KITU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LCD_20X4_HIENTHI_80KITU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LCD_20X4_HIENTHI_80KITU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_HIENTHI_80KITU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LCD_20X4_HIENTHI_80KITU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LCD_20X4_HIENTHI_80KITU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LCD_20X4_HIENTHI_80KITU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LCD_20X4_HIENTHI_80KITU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LCD_20X4_HIENTHI_80KITU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_20X4_HIENTHI_80KITU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LCD_20X4_HIENTHI_80KITU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_20X4_HIENTHI_80KITU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LCD_20X4_HIENTHI_80KITU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LCD_20X4_HIENTHI_80KITU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LCD_20X4_HIENTHI_80KITU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_20X4_HIENTHI_80KITU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_HIENTHI_80KITU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_20X4_HIENTHI_80KITU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LCD_20X4_HIENTHI_80KITU_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_HIENTHI_80KITU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd_20x4_hienthi_80kitu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd_20x4_hienthi_80kitu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd_20x4_hienthi_80kitu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1597018548" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1597018548">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018548" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7132122777845294703" xil_pn:start_ts="1597018548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018651" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7540578334374149071" xil_pn:start_ts="1597018651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018548" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1597018548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018548" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7737775507588431089" xil_pn:start_ts="1597018548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018651" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1597018651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018651" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7017595753212155259" xil_pn:start_ts="1597018651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018663" xil_pn:in_ck="-1477030280826656626" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7407969197532301214" xil_pn:start_ts="1597018651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.lso"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.ngc"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.ngr"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.prj"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.stx"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.syr"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.xst"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_vhdl.prj"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1597018571" xil_pn:in_ck="26516141899588424" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1225743231353647004" xil_pn:start_ts="1597018571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018670" xil_pn:in_ck="7585873405521092858" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3286451593522966942" xil_pn:start_ts="1597018663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.bld"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.ngd"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597018676" xil_pn:in_ck="7585873405521092859" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1597018670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.pcf"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.map"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.mrp"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.ncd"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.ngm"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_map.xrpt"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_summary.xml"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597018698" xil_pn:in_ck="-9148868197050632812" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1597018676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.ncd"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.pad"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.par"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.ptwx"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.unroutes"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.xpi"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_pad.csv"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_pad.txt"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597018707" xil_pn:in_ck="2894566111968479791" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1597018698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lcd_20x4_hienthi_80kitu.bgn"/>
      <outfile xil_pn:name="lcd_20x4_hienthi_80kitu.bit"/>
      <outfile xil_pn:name="lcd_20x4_hienthi_80kitu.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1597018711" xil_pn:in_ck="-4215543558721505831" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1597018710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597018698" xil_pn:in_ck="7585873405521092727" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1597018694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.twr"/>
      <outfile xil_pn:name="LCD_20X4_HIENTHI_80KITU.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
