-- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.

================================================================================================
                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)             Required Period (Freq)
	------                  ----------                            -----------------             ----------------------
	xmplr_ClockDomain_clk   clk                                   6.596 (151.607 MHz)           20.000 (50.000 MHz)

Setup Slack Path Summary

               Data                                                                               Data
       Setup   Path   Source  Dest.                                                               End 
Index  Slack   Delay  Clock   Clock           Data Start Pin                 Data End Pin         Edge
-----  ------  -----  ------  -----  --------------------------------  -------------------------  ----
  1    13.404  6.327  clk     clk    u_kirsch_reg_stg_counter2(0)/clk  u_kirsch_reg_r_add2(12)/d  Rise
  2    13.429  6.302  clk     clk    u_kirsch_reg_stg_counter2(1)/clk  u_kirsch_reg_r_add2(12)/d  Rise
  3    13.508  6.223  clk     clk    u_kirsch_reg_stg_counter2(2)/clk  u_kirsch_reg_r_add2(12)/d  Rise
  4    13.564  6.167  clk     clk    u_kirsch_reg_stg_counter1(1)/clk  u_kirsch_reg_r_add2(12)/d  Rise
  5    13.599  6.132  clk     clk    u_kirsch_reg_stg_counter1(0)/clk  u_kirsch_reg_r_add2(12)/d  Rise

-- Device: Altera - MAX 10 : 10M08SAE144C8GES : 8
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
