library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity alufinal is
	port (
			A, B : in std_logic_vector(7 downto 0);
			ALU_Sel : in std_logic_vector(2 downto 0);
			HEX0, HEX1 : in std_logic_vector(6 downto 0)
			NZVC : out std_logic_vector(3 downto 0));
end entity;

architecture arch_alu of alufinal is
	component alu
		port (
			A, B : in std_logic_vector(7 downto 0);
			ALU_Sel : in std_logic_vector(2 downto 0);
			Result : out std_logic_vector(7 downto 0);
			NZVC : out std_logic_vector(3 downto 0));
	end component;
	
	component 
	
	