{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 17:33:07 2020 " "Info: Processing started: Tue Dec 15 17:33:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FA4bitby1bitFA -c FA4bitby1bitFA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FA4bitby1bitFA -c FA4bitby1bitFA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA4bitby1bitFA.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file FA4bitby1bitFA.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA4bitby1bitFA " "Info: Found entity 1: FA4bitby1bitFA" {  } { { "FA4bitby1bitFA.v" "" { Text "C:/Users/nafem/Desktop/Urgent To be Completed/Quartus/Combinational/AAAAAAAAAAAAAAAAAAAAAAAAAA/4bitFAby1bitFA/FA4bitby1bitFA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fa " "Info: Found entity 2: fa" {  } { { "FA4bitby1bitFA.v" "" { Text "C:/Users/nafem/Desktop/Urgent To be Completed/Quartus/Combinational/AAAAAAAAAAAAAAAAAAAAAAAAAA/4bitFAby1bitFA/FA4bitby1bitFA.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 FA4bitby1bitFA.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at FA4bitby1bitFA.v(8): created implicit net for \"C1\"" {  } { { "FA4bitby1bitFA.v" "" { Text "C:/Users/nafem/Desktop/Urgent To be Completed/Quartus/Combinational/AAAAAAAAAAAAAAAAAAAAAAAAAA/4bitFAby1bitFA/FA4bitby1bitFA.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 FA4bitby1bitFA.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at FA4bitby1bitFA.v(9): created implicit net for \"C2\"" {  } { { "FA4bitby1bitFA.v" "" { Text "C:/Users/nafem/Desktop/Urgent To be Completed/Quartus/Combinational/AAAAAAAAAAAAAAAAAAAAAAAAAA/4bitFAby1bitFA/FA4bitby1bitFA.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C3 FA4bitby1bitFA.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at FA4bitby1bitFA.v(10): created implicit net for \"C3\"" {  } { { "FA4bitby1bitFA.v" "" { Text "C:/Users/nafem/Desktop/Urgent To be Completed/Quartus/Combinational/AAAAAAAAAAAAAAAAAAAAAAAAAA/4bitFAby1bitFA/FA4bitby1bitFA.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FA4bitby1bitFA " "Info: Elaborating entity \"FA4bitby1bitFA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa fa:one " "Info: Elaborating entity \"fa\" for hierarchy \"fa:one\"" {  } { { "FA4bitby1bitFA.v" "one" { Text "C:/Users/nafem/Desktop/Urgent To be Completed/Quartus/Combinational/AAAAAAAAAAAAAAAAAAAAAAAAAA/4bitFAby1bitFA/FA4bitby1bitFA.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Info: Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 17:33:09 2020 " "Info: Processing ended: Tue Dec 15 17:33:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
