0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Admin/Downloads/btl/final/project_1/project_1.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd,1734523427,vhdl,,,,\design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2\;\design_1_auto_pc_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized1\;\design_1_auto_pc_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2\;\design_1_conv2D_0_0_conv2D_conv2D_gmem0_m_axi_buffer__parameterized1\;\design_1_conv2D_0_0_conv2D_conv2D_gmem0_m_axi_fifo__parameterized3\;\design_1_conv2D_0_0_conv2D_conv2D_gmem0_m_axi_fifo__parameterized7\;\design_1_conv2D_0_0_conv2D_conv2D_gmem0_m_axi_reg_slice__parameterized2\;\design_1_conv2D_0_0_conv2D_conv2D_gmem1_m_axi_buffer__parameterized1\;\design_1_conv2D_0_0_conv2D_conv2D_gmem1_m_axi_fifo__parameterized3\;\design_1_conv2D_0_0_conv2D_conv2D_gmem1_m_axi_fifo__parameterized7\;\design_1_conv2D_0_0_conv2D_conv2D_gmem1_m_axi_reg_slice__parameterized2\;\design_1_conv2D_0_0_conv2D_conv2D_gmem2_m_axi_buffer__parameterized1\;\design_1_conv2D_0_0_conv2D_conv2D_gmem2_m_axi_fifo__parameterized1\;\design_1_conv2D_0_0_conv2D_conv2D_gmem2_m_axi_fifo__parameterized3\;\design_1_conv2D_0_0_conv2D_conv2D_gmem2_m_axi_fifo__parameterized5\;\design_1_conv2D_0_0_conv2D_conv2D_gmem2_m_axi_fifo__parameterized7\;\design_1_conv2D_0_0_conv2D_conv2D_gmem2_m_axi_fifo__parameterized9\;\design_1_conv2D_0_0_conv2D_conv2D_gmem2_m_axi_reg_slice__parameterized2\;\design_1_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0\;design_1;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_18_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_18_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_18_axic_register_slice_0;design_1_axi_gpio_0_0;design_1_axi_gpio_0_0_address_decoder;design_1_axi_gpio_0_0_axi_gpio;design_1_axi_gpio_0_0_axi_lite_ipif;design_1_axi_gpio_0_0_cdc_sync;design_1_axi_gpio_0_0_gpio_core;design_1_axi_gpio_0_0_slave_attachment;design_1_conv2d_0_0;design_1_conv2d_0_0_conv2d_conv2d;design_1_conv2d_0_0_conv2d_conv2d_axilites_s_axi;design_1_conv2d_0_0_conv2d_conv2d_gmem0_m_axi;design_1_conv2d_0_0_conv2d_conv2d_gmem0_m_axi_read;design_1_conv2d_0_0_conv2d_conv2d_gmem0_m_axi_reg_slice;design_1_conv2d_0_0_conv2d_conv2d_gmem1_m_axi;design_1_conv2d_0_0_conv2d_conv2d_gmem1_m_axi_read;design_1_conv2d_0_0_conv2d_conv2d_gmem1_m_axi_reg_slice;design_1_conv2d_0_0_conv2d_conv2d_gmem2_m_axi;design_1_conv2d_0_0_conv2d_conv2d_gmem2_m_axi_buffer;design_1_conv2d_0_0_conv2d_conv2d_gmem2_m_axi_fifo;design_1_conv2d_0_0_conv2d_conv2d_gmem2_m_axi_read;design_1_conv2d_0_0_conv2d_conv2d_gmem2_m_axi_reg_slice;design_1_conv2d_0_0_conv2d_conv2d_gmem2_m_axi_throttl;design_1_conv2d_0_0_conv2d_conv2d_gmem2_m_axi_write;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_0;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_1;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_10;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_11;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_12;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_13;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_14;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_15;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_16;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_17;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_18;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_19;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_2;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_20;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_21;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_22;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_23;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_24;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_25;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_26;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_27;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_28;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_29;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_3;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_30;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_31;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_32;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_33;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_34;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_35;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_36;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_37;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_38;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_39;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_4;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_40;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_41;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_42;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_43;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_44;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_45;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_46;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_47;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_48;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_49;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_5;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_50;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_51;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_52;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_53;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_54;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_55;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_56;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_57;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_58;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_59;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_6;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_60;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_61;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_62;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_63;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_64;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_65;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_66;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_67;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_68;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_69;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_7;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_70;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_71;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_72;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_73;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_74;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_75;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_76;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_77;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_78;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_79;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_8;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_9;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_100;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_101;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_102;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_103;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_104;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_105;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_106;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_107;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_108;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_109;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_110;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_111;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_112;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_113;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_114;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_115;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_116;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_117;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_118;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_119;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_120;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_121;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_122;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_123;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_124;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_125;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_126;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_127;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_128;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_129;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_130;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_131;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_132;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_133;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_134;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_135;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_136;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_137;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_138;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_139;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_140;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_141;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_142;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_143;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_144;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_145;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_146;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_147;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_148;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_149;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_150;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_151;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_152;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_153;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_154;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_155;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_156;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_157;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_158;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_159;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_80;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_81;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_82;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_83;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_84;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_85;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_86;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_87;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_88;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_89;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_90;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_91;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_92;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_93;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_94;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_95;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_96;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_97;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_98;design_1_conv2d_0_0_conv2d_conv2d_mul_32s_32s_32_4_1_mul4s_0_99;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100m_0;design_1_rst_ps7_0_100m_0_cdc_sync;design_1_rst_ps7_0_100m_0_cdc_sync_0;design_1_rst_ps7_0_100m_0_lpf;design_1_rst_ps7_0_100m_0_proc_sys_reset;design_1_rst_ps7_0_100m_0_sequence_psr;design_1_rst_ps7_0_100m_0_upcnt_n;design_1_wrapper;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_19_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_19_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_19_splitter;design_1_xbar_0_axi_register_slice_v2_1_18_axic_register_slice;s00_couplers_imp_uyskka,,,,,,,,
C:/Users/Admin/Downloads/btl/final/project_1/project_1.sim/sim_1/synth/func/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
