Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:20:36 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend/post_route_timing.rpt
| Design       : raysend
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
FSM_sequential_next_state_reg[2]/G
                               FSM_sequential_state_reg[2]/D  inf           
temp_rgData_reg[12]/G          rgData_reg[12]/D               inf           
temp_rgAddr_reg[2]/G           rgAddr_reg[2]/D                inf           
FSM_sequential_next_state_reg[1]/G
                               FSM_sequential_state_reg[1]/D  inf           
FSM_sequential_next_state_reg[0]/G
                               FSM_sequential_state_reg[0]/D  inf           
FSM_sequential_next_state_reg[3]/G
                               FSM_sequential_state_reg[3]/D  inf           
temp_rgData_reg[15]/G          rgData_reg[15]/D               inf           
temp_rgData_reg[20]/G          rgData_reg[20]/D               inf           
temp_rgData_reg[29]/G          rgData_reg[29]/D               inf           
temp_rgData_reg[28]/G          rgData_reg[28]/D               inf           
temp_rgData_reg[25]/G          rgData_reg[25]/D               inf           
temp_rgData_reg[26]/G          rgData_reg[26]/D               inf           
temp_rgAddrValid_reg/G         rgAddrValid_reg/D              inf           
temp_rgData_reg[9]/G           rgData_reg[9]/D                inf           
temp_rgData_reg[17]/G          rgData_reg[17]/D               inf           
temp_rgData_reg[2]/G           rgData_reg[2]/D                inf           
temp_rgData_reg[16]/G          rgData_reg[16]/D               inf           
temp_rgAddr_reg[1]/G           rgAddr_reg[1]/D                inf           
temp_rgData_reg[3]/G           rgData_reg[3]/D                inf           
temp_rgWE_reg[1]/G             rgWE_reg[1]/D                  inf           
temp_rgData_reg[22]/G          rgData_reg[22]/D               inf           
temp_rgData_reg[13]/G          rgData_reg[13]/D               inf           
temp_rgData_reg[19]/G          rgData_reg[19]/D               inf           
temp_rgData_reg[11]/G          rgData_reg[11]/D               inf           
temp_rgData_reg[5]/G           rgData_reg[5]/D                inf           
temp_rgData_reg[14]/G          rgData_reg[14]/D               inf           
temp_rgData_reg[31]/G          rgData_reg[31]/D               inf           
temp_rgData_reg[24]/G          rgData_reg[24]/D               inf           
temp_rgWE_reg[2]/G             rgWE_reg[2]/D                  inf           
temp_rgData_reg[1]/G           rgData_reg[1]/D                inf           
temp_rgData_reg[21]/G          rgData_reg[21]/D               inf           
temp_rgData_reg[30]/G          rgData_reg[30]/D               inf           
temp_rgData_reg[23]/G          rgData_reg[23]/D               inf           
globalreset                    FSM_sequential_state_reg[0]/R  inf           
globalreset                    FSM_sequential_state_reg[1]/R  inf           
globalreset                    FSM_sequential_state_reg[2]/R  inf           
globalreset                    FSM_sequential_state_reg[3]/R  inf           
globalreset                    ack_reg/R                      inf           
globalreset                    rgAddrValid_reg/R              inf           
globalreset                    rgAddr_reg[0]/R                inf           
globalreset                    rgAddr_reg[1]/R                inf           
globalreset                    rgAddr_reg[2]/R                inf           
globalreset                    rgAddr_reg[3]/R                inf           
globalreset                    rgData_reg[0]/R                inf           
globalreset                    rgData_reg[10]/R               inf           
globalreset                    rgData_reg[11]/R               inf           
globalreset                    rgData_reg[12]/R               inf           
globalreset                    rgData_reg[13]/R               inf           
globalreset                    rgData_reg[14]/R               inf           
globalreset                    rgData_reg[15]/R               inf           
globalreset                    rgData_reg[16]/R               inf           
globalreset                    rgData_reg[17]/R               inf           
globalreset                    rgData_reg[18]/R               inf           
globalreset                    rgData_reg[19]/R               inf           
globalreset                    rgData_reg[1]/R                inf           
globalreset                    rgData_reg[20]/R               inf           
globalreset                    rgData_reg[21]/R               inf           
globalreset                    rgData_reg[22]/R               inf           
globalreset                    rgData_reg[23]/R               inf           
globalreset                    rgData_reg[24]/R               inf           
globalreset                    rgData_reg[25]/R               inf           
globalreset                    rgData_reg[26]/R               inf           
globalreset                    rgData_reg[27]/R               inf           
globalreset                    rgData_reg[28]/R               inf           
globalreset                    rgData_reg[29]/R               inf           
globalreset                    rgData_reg[2]/R                inf           
globalreset                    rgData_reg[30]/R               inf           
globalreset                    rgData_reg[31]/R               inf           
globalreset                    rgData_reg[3]/R                inf           
globalreset                    rgData_reg[4]/R                inf           
globalreset                    rgData_reg[5]/R                inf           
globalreset                    rgData_reg[6]/R                inf           
globalreset                    rgData_reg[7]/R                inf           
globalreset                    rgData_reg[8]/R                inf           
globalreset                    rgData_reg[9]/R                inf           
globalreset                    rgWE_reg[0]/R                  inf           
globalreset                    rgWE_reg[1]/R                  inf           
globalreset                    rgWE_reg[2]/R                  inf           
temp_rgData_reg[18]/G          rgData_reg[18]/D               inf           
temp_ack_reg/G                 ack_reg/D                      inf           
temp_rgData_reg[0]/G           rgData_reg[0]/D                inf           
temp_rgData_reg[10]/G          rgData_reg[10]/D               inf           
temp_rgData_reg[4]/G           rgData_reg[4]/D                inf           
temp_rgData_reg[6]/G           rgData_reg[6]/D                inf           
temp_rgData_reg[7]/G           rgData_reg[7]/D                inf           
temp_rgData_reg[27]/G          rgData_reg[27]/D               inf           
temp_rgAddr_reg[3]/G           rgAddr_reg[3]/D                inf           
temp_rgAddr_reg[0]/G           rgAddr_reg[0]/D                inf           
temp_rgData_reg[8]/G           rgData_reg[8]/D                inf           
temp_rgWE_reg[0]/G             rgWE_reg[0]/D                  inf           
FSM_sequential_state_reg[1]/C  temp_rgData_reg[14]/D          inf           
FSM_sequential_state_reg[1]/C  temp_rgData_reg[10]/D          inf           
FSM_sequential_state_reg[2]/C  temp_rgData_reg[6]/D           inf           
FSM_sequential_state_reg[2]/C  temp_rgData_reg[21]/D          inf           
FSM_sequential_state_reg[2]/C  temp_rgData_reg[8]/D           inf           
FSM_sequential_state_reg[1]/C  temp_rgData_reg[25]/D          inf           
FSM_sequential_state_reg[2]/C  temp_rgData_reg[0]/D           inf           
FSM_sequential_state_reg[2]/C  temp_rgData_reg[18]/D          inf           
FSM_sequential_state_reg[2]/C  temp_rgData_reg[9]/D           inf           
FSM_sequential_state_reg[1]/C  temp_rgData_reg[27]/D          inf           



