

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'
================================================================
* Date:           Tue Jul  4 23:39:36 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.280 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22| 0.110 us | 0.110 us |   22|   22|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                 |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                     Instance                                    |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s  |       22|       22| 0.110 us | 0.110 us |    5|    5| function |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     10|    2744|   2932|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    482|    -|
|Register         |        -|      -|      24|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     10|    2768|   3420|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      4|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                    |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s  |        2|     10|  2744|  2932|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                            |                                                                       |        2|     10|  2744|  2932|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_ignore_call20  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23               |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|   6|           3|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  113|         24|    1|         24|
    |ap_done                |    9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_0_V_read   |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_1_V_read   |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_2_V_read   |    9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_3_V_read   |    9|          2|    1|          2|
    |data_V_data_4_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_4_V_read   |    9|          2|    1|          2|
    |data_V_data_5_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_5_V_read   |    9|          2|    1|          2|
    |data_V_data_6_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_6_V_read   |    9|          2|    1|          2|
    |data_V_data_7_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_7_V_read   |    9|          2|    1|          2|
    |data_V_data_8_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_8_V_read   |    9|          2|    1|          2|
    |data_V_data_9_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_9_V_read   |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_0_V_write   |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_1_V_write   |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_2_V_write   |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_3_V_write   |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_4_V_write   |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_5_V_write   |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_6_V_write   |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_7_V_write   |    9|          2|    1|          2|
    |res_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_8_V_write   |    9|          2|    1|          2|
    |res_V_data_9_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_9_V_write   |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  482|        106|   42|        106|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  23|   0|   23|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  24|   0|   24|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_0_V                         |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_0_V                         |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                         data_V_data_0_V                         |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_1_V                         |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_1_V                         |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                         data_V_data_1_V                         |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_2_V                         |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_2_V                         |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                         data_V_data_2_V                         |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_3_V                         |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_3_V                         |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                         data_V_data_3_V                         |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_4_V                         |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_4_V                         |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                         data_V_data_4_V                         |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_5_V                         |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_5_V                         |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                         data_V_data_5_V                         |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_6_V                         |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_6_V                         |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                         data_V_data_6_V                         |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_7_V                         |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_7_V                         |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                         data_V_data_7_V                         |    pointer   |
|data_V_data_8_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_8_V                         |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_8_V                         |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                         data_V_data_8_V                         |    pointer   |
|data_V_data_9_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_9_V                         |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_9_V                         |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                         data_V_data_9_V                         |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                          res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                          res_V_data_0_V                         |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                          res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                          res_V_data_1_V                         |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                          res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                          res_V_data_2_V                         |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                          res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                          res_V_data_3_V                         |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                          res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                          res_V_data_4_V                         |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                          res_V_data_5_V                         |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_5_V                         |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                          res_V_data_5_V                         |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                          res_V_data_6_V                         |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_6_V                         |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                          res_V_data_6_V                         |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                          res_V_data_7_V                         |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_7_V                         |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                          res_V_data_7_V                         |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                          res_V_data_8_V                         |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_8_V                         |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                          res_V_data_8_V                         |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                          res_V_data_9_V                         |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_9_V                         |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                          res_V_data_9_V                         |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 24 [23/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [22/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [21/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [20/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [19/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [18/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [17/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [16/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [15/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [14/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 34 [13/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 35 [12/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 36 [11/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 37 [10/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 38 [9/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 39 [8/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 40 [7/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 41 [6/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 42 [5/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 43 [4/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 44 [3/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 45 [2/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 66 [1/23] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:371]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exp_table3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ invert_table4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
call_ln362        (call         ) [ 000000000000000000000000]
ret_ln371         (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="exp_table3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="invert_table4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="0" index="3" bw="16" slack="0"/>
<pin id="63" dir="0" index="4" bw="16" slack="0"/>
<pin id="64" dir="0" index="5" bw="16" slack="0"/>
<pin id="65" dir="0" index="6" bw="16" slack="0"/>
<pin id="66" dir="0" index="7" bw="16" slack="0"/>
<pin id="67" dir="0" index="8" bw="16" slack="0"/>
<pin id="68" dir="0" index="9" bw="16" slack="0"/>
<pin id="69" dir="0" index="10" bw="16" slack="0"/>
<pin id="70" dir="0" index="11" bw="16" slack="0"/>
<pin id="71" dir="0" index="12" bw="16" slack="0"/>
<pin id="72" dir="0" index="13" bw="16" slack="0"/>
<pin id="73" dir="0" index="14" bw="16" slack="0"/>
<pin id="74" dir="0" index="15" bw="16" slack="0"/>
<pin id="75" dir="0" index="16" bw="16" slack="0"/>
<pin id="76" dir="0" index="17" bw="16" slack="0"/>
<pin id="77" dir="0" index="18" bw="16" slack="0"/>
<pin id="78" dir="0" index="19" bw="16" slack="0"/>
<pin id="79" dir="0" index="20" bw="16" slack="0"/>
<pin id="80" dir="0" index="21" bw="17" slack="0"/>
<pin id="81" dir="0" index="22" bw="18" slack="0"/>
<pin id="82" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln362/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="58" pin=8"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="58" pin=9"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="58" pin=10"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="58" pin=11"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="58" pin=12"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="58" pin=13"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="58" pin=14"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="58" pin=15"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="58" pin=16"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="58" pin=17"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="58" pin=18"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="58" pin=19"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="58" pin=20"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="58" pin=21"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="58" pin=22"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {23 }
	Port: res_V_data_1_V | {23 }
	Port: res_V_data_2_V | {23 }
	Port: res_V_data_3_V | {23 }
	Port: res_V_data_4_V | {23 }
	Port: res_V_data_5_V | {23 }
	Port: res_V_data_6_V | {23 }
	Port: res_V_data_7_V | {23 }
	Port: res_V_data_8_V | {23 }
	Port: res_V_data_9_V | {23 }
	Port: exp_table3 | {}
	Port: invert_table4 | {}
 - Input state : 
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_0_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_1_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_2_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_3_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_4_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_5_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_6_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_7_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_8_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : data_V_data_9_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_0_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_1_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_2_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_3_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_4_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_5_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_6_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_7_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_8_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : res_V_data_9_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : exp_table3 | {7 8 9 10 11 12 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> : invert_table4 | {19 20 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58 |    10   | 41.2506 |   2290  |   2659  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    10   | 41.2506 |   2290  |   2659  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |   41   |  2290  |  2659  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   41   |  2290  |  2659  |
+-----------+--------+--------+--------+--------+
