<!DOCTYPE html ><html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Index</title><script type="text/javascript" src="Reference%20Guides/scripts/common.js"></script></head><body id="id:B_JEpTMwhE8" onload="Index_OnLoad();"><div id="index:B_JEpTMwhE8"><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">A</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_2"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147419">Address (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_3"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ageb2.htm#">AGEB2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_4"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/aleb2.htm#">ALEB2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_5"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_io_timing_analysis.htm#ww1173298">All Performance Grade (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_6"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1345823">Allow Duplicate Modules (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_7"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/ALU_LOCK_CNT.htm#">ALU_LOCK_CNT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_8"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/ALU_UNLOCK_CNT.htm#">ALU_UNLOCK_CNT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_9">ALU24A primitive <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/alu24a.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/alu24b.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_10"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/alu54a.htm#">ALU54A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_11"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/alu54b.htm#">ALU54B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_12">Analysis Options (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1145383">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1146989">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_13"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_io_timing_analysis.htm#">analysis, I/O timing</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_14"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/and2.htm#">AND2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_15"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/and3.htm#">AND3 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_16"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/and4.htm#">AND4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_17"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/and5.htm#">AND5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_18"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/aneb2.htm#">ANEB2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_19">Area (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1140978">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1155902">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_20"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141035">Arrange VHDL Files (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_21"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1142614">Array Bounds Case (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_22">ASIC</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/asic_config.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_23">attributes</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#">list of primitive-specific attributes</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/library_element-specific_hdl_attributes.htm#">primitive-specific</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_244">see also FPGA attributes</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_24"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1145896">Auto Hold-Time Correction (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_25"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1142648">Auto Resource Allocation of RAM (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_26">Auto Timing (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1145530">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147024">2</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">B</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_28"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">Back Annotation</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">running from the command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_29"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/bank.htm#">BANK, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_30"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/BARREL_SHIFTER.htm#ww1245363">Barrel_Shifter</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_31"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/bb.htm#">BB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_32"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/BBOX.htm#">BBOX, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_33">BBPD primitive <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/bbpd.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/bbpd_2.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_34"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/bbpu.htm#">BBPU primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_35"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/bbw.htm#">BBW primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_36"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/bcinrd.htm#">BCINRD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_37"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/bclvdso.htm#">BCLVDSO primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_38"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187727">binary finite state machines</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_39"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_bit_generation_from_the_command_line.htm#">bitgen</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_40">BITGEN program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_bit_generation_from_the_command_line.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_bit_generation_from_the_command_line.htm#">examples of command line usage</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_bit_generation_from_the_command_line.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_41">bitstream</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#">strategy options</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_42"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/black_box_pad_pin.htm#">black_box_pad_pin HDL directive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_43">BLOCK</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/block.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_44"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/BLOCKNET.htm#">BLOCKNET, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_45"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/BUS.htm#">BUS, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_46"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1272631">Byte Wide Bit Mirror (strategy option)</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">C</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_48"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1336619">Carry Chain Length (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_49"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/cb2.htm#">CB2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_50"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ccu2.htm#">CCU2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_51"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ccu2b.htm#">CCU2B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_52"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ccu2c.htm#">CCU2C primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_53"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ccu2d.htm#">CCU2D primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_54"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/cd2.htm#">CD2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_55"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147317">Chain Mode (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_56">Check Unconstrained Connections (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1247779">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1248053">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_57">Check Unconstrained Paths (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1145564">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147039">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_58"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Scripting.htm#">checkpoint</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_59"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ciddlla.htm#">CIDDLLA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_60"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ciddllb.htm#">CIDDLLB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_61"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/cimdlla.htm#">CIMDLLA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_62"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/clkcntl.htm#">CLKCNTL primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_63">CLKDELAY</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKDELAY_attr.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/clkdelay.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_64"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/clkdet.htm#">CLKDET primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_65"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/clkdiv.htm#">CLKDIV primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_66"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/clkdivb.htm#">CLKDIVB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_67"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/clkdivc.htm#">CLKDIVC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_68"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/clkdivf.htm#">CLKDIVF primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_69"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKFB_FDEL.htm#">CLKFB_FDEL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_70"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/clkfbbufa.htm#">CLKFBBUFA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_71"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKI_DIV.htm#">CLKI_DIV, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_72"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKI_FDEL.htm#">CLKI_FDEL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_73">CLKIDEL, HDL attribute <a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKIDEL.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKIDEL.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_74"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKMODE.htm#">CLKMODE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_75"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/clkodel.htm#">CLKODEL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_76"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKOP_DUTY.htm#">CLKOP_DUTY, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_77"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKOS_DIV.htm#">CLKOS_DIV, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_78"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKOS_FDEL.htm#">CLKOS_FDEL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_79"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKOS_FPHASE.htm#">CLKOS_FPHASE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_80"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/CLKOS_PHASE.htm#">CLKOS_PHASE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_81"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/clkskewdiff.htm#">CLKSKEWDIFF, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_82"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/clkskewdisable.htm#">CLKSKEWDISABLE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_83"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1252001">Clock Conversion (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_84"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1145926">Clock Skew Minimization (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_85"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/clock_to_out.htm#">CLOCK_TO_OUT, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_86">clocks, gated <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1252001">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1277222">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_87"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/COARSE.htm#">COARSE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_88"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Using_Command_Files.htm#">Command files</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Using_Command_Files.htm#">creating</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Using_Command_Files.htm#">example</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Using_Command_Files.htm#">-f option</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Using_Command_Files.htm#">using</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_89">Command Line <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Data_Flow.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_General_Guidelines.htm#">2</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Syntax_Conventions.htm#">3</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Invoking_Command_Line_Programs.htm#">4</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">5</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_bit_generation_from_the_command_line.htm#">6</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Data_Flow.htm#">data flow</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_General_Guidelines.htm#">general guidelines</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Invoking_Command_Line_Programs.htm#">invoking programs from</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">running back annotation</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_bit_generation_from_the_command_line.htm#">running bit generation from</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">running TRACE from <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line_2.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Syntax_Conventions.htm#">syntax conventions</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_90">Command Line Options (strategy option)</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1229899">Lattice Synthesis Engine</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1144907">map design</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1145960">place &amp; route design</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1229790">Precision RTL Synthesis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1229685">Synplify Pro for Lattice</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_91"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Using_Command_Line_Shell_Scripts.htm#">Command line shell scripts</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Using_Command_Line_Shell_Scripts.htm#">creating</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_92"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Scripting.htm#">command line tools</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_93">Command line utilities</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Reading_NCD_Files.htm#">ncdread</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_94"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/COMP_(PLC).htm#">COMP (PLC), HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_95"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1145992">Congestion-Driven Placement (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_96"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146021">Congestion-Driven Routing (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_97"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_translate_design.htm#ww1215821">Consistent Bus Name Conversion (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_98">constraints</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/preference_descriptions.htm#">preferences</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/Constraints_Reference_Guide.htm#">reference guide</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_244">see also FPGA attributes</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_354">see also Lattice Synthesis Engine</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_99"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1229782">Convert Gated Clock (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_100"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147333">Create Bit File (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_101"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146066">Create Delay Statistic File (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_102"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/create_clock.htm#">create_clock</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_103"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/create_generated_clock.htm#">create_generated_clock</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_104"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/cu2.htm#">CU2 primitive</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">D</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_106"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dcca.htm#ww1438807">DCCA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_107"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dcma.htm#">DCMA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_108"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dcs.htm#">DCS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_109"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dcsc.htm#">DCSC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_110"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DCSMODE.htm#">DCSMODE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_111">DDR_GENERIC</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">options</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_generic_options_latticeEC.htm#">LatticeECP/EC</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_generic_options_latticeECP2.htm#">LatticeECP2/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">LatticeECP3 <a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_generic_options_latticeECP3.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_generic_options_machxo2.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_generic_options_latticeECP4U.htm#">LatticeECP4U</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_generic_options_latticeEC.htm#">LatticeXP</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_generic_options_latticeECP2.htm#">LatticeXP2</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_112">DDR_MEM</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">options</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/DDR_MEM_Options.htm#">LatticeECP/EC</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/DDR_MEM_Options_(ECP2,_ECP2M,_XP2).htm#">LatticeECP2/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_mem_options_latticeECP3.htm#">LatticeECP3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ddr_mem_options_ECP4U.htm#">LatticeECP4U</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/DDR_MEM_Options.htm#">LatticeXP</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/DDR_MEM_Options_(ECP2,_ECP2M,_XP2).htm#">LatticeXP2</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_113"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1374728">Default Clock Frequency (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_114"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141104">Default Enum Encoding (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_115"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/define_bus.htm#">DEFINE BUS, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_116"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/define_group.htm#">DEFINE GROUP, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_117"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/delayb.htm#">DELAYB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_118"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/delayc.htm#">DELAYC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_119"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/delayd.htm#">DELAYD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_120"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/delaye.htm#">DELAYE primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_121"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DELAYTYPE.htm#">DELAYTYPE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_122"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DIFFCURRENT.htm#">DIFFCURRENT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_123"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DIFFDRIVE.htm#">DIFFDRIVE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_124"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DIFFRESISTOR.htm#">DIFFRESISTOR, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_125">DIN</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DIN.htm#">HDL attribute</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_126"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1335900">Disable Distributed RAM (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_127"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1142723">Disable I/O Insertion (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_128"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141143">Disable IO Insertion (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_129"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146085">Disable Timing Driven (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_130"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147482">Disable UES (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_131"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_dpram.htm#">distributed dual port RAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_132"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_rom.htm#">distributed ROM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_133"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_spram.htm#">distributed single port RAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_134"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_dpram.htm#">Distributed_DPRAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_135"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_rom.htm#">Distributed_ROM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_136"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_spram.htm#">Distributed_SPRAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_137"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dlldela.htm#">DLLDELA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_138"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dlldelb.htm#">DLLDELB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_139"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dlldelc.htm#">DLLDELC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_140">DOUT</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DOUT.htm#">HDL attribute</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_141"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dp16ka.htm#">DP16KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_142"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dp16kb.htm#">DP16KB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_143"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dp16kc.htm#">DP16KC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_144"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dp8ka.htm#">DP8KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_145"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dp8kb.htm#">DP8KB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_146"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dp8kc.htm#">DP8KC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_147"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dpr16x2.htm#">DPR16X2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_148"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dpr16x2b.htm#">DPR16X2B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_149"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dpr16x4a.htm#">DPR16X4A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_150"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dpr16x4b.htm#">DPR16X4B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_151"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dpr16x4c.htm#">DPR16X4C primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_152"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbufb.htm#">DQSBUFB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_153"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbufc.htm#">DQSBUFC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_154"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbufd.htm#">DQSBUFD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_155"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbufe.htm#">DQSBUFE primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_156"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbufe1.htm#">DQSBUFE1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_157"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbuff.htm#">DQSBUFF primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_158"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbufg.htm#">DQSBUFG primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_159"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsbufh.htm#">DQSBUFH primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_160"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsdll.htm#">DQSDLL primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_161"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsdllb.htm#">DQSDLLB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_162"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/dqsdllc.htm#">DQSDLLC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_163"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/DRIVE.htm#">DRIVE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_164"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_dpram.htm#">dual port distributed RAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_165"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp.htm#">dual port RAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_166"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp_be.htm#">dual port RAM with byte enable</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_167"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187891">duplicate registers, removing</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">E</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_169"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1336199">EBR Utilization (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_170"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/eclkbridgecs.htm#">ECLKBRIDGECS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_171"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/ECLKDEL.htm#">ECLKDEL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_172"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/eclksynca.htm#">ECLKSYNCA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_173"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Scripting.htm#">edfupdate</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_174"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1251744">EDIF Names (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_175">EDIF2NGD program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_edif2ngd_from_the_command_line.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_edif2ngd_from_the_command_line.htm#">examples for command line usage</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_edif2ngd_from_the_command_line.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_176"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/efb.htm#">EFB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_177"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxplla.htm#">EHXPLLA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_178"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxpllb.htm#">EHXPLLB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_179"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxpllc.htm#">EHXPLLC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_180"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxplld.htm#">EHXPLLD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_181"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxplle.htm#">EHXPLLE primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_182"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxplle1.htm#">EHXPLLE1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_183"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxpllf.htm#">EHXPLLF primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_184"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ehxpllj.htm#">EHXPLLJ primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_185"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147787">Enable I/O in Re-configuration (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_186"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187727">Encoding Style, FSM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_187"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/epllb.htm#">EPLLB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_188"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/eplld.htm#">EPLLD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_189"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/eplld1.htm#">EPLLD1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_190"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/EQ_CAL.htm#">EQ_CAL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_191"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1260897">Export Diamond Settings to Synplify Pro GUI(strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_192"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1390392">External Clock (strategy option)</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">F</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_194"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fadd2.htm#">FADD2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_195"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fadd2b.htm#">FADD2B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_196"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fadsu2.htm#">FADSU2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_197"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1260780">Fanout Limit (strategy option)</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1260780">see also Max Fanout Limit</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_198"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/fbextdelay_pcm.htm#">FBEXTDELAY PCM, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_199"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1p3ax.htm#">FD1P3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_200"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1p3ay.htm#">FD1P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_201"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1p3bx.htm#">FD1P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_202"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1p3dx.htm#">FD1P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_203"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1p3ix.htm#">FD1P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_204"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1p3jx.htm#">FD1P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_205"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s1a.htm#">FD1S1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_206"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s1ay.htm#">FD1S1AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_207"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s1b.htm#">FD1S1B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_208"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s1d.htm#">FD1S1D primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_209"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s1i.htm#">FD1S1I primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_210"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s1j.htm#">FD1S1J primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_211"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s3ax.htm#">FD1S3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_212"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s3ay.htm#">FD1S3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_213"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s3bx.htm#">FD1S3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_214"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s3dx.htm#">FD1S3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_215"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s3ix.htm#">FD1S3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_216"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fd1s3jx.htm#">FD1S3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_217"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/FDEL.htm#">FDEL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_218"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fifo.htm#">FIFO</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_219"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fifo_dc.htm#">FIFO_DC</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_220"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fifo16ka.htm#">FIFO16KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_221"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fifo8ka.htm#">FIFO8KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_222"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fifo8kb.htm#">FIFO8KB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_223"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/FINE.htm#">FINE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_224">finite state machines</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1162015">FSM Encoding for Precision</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1161916">FSM Encoding for Synplify Pro</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187727">FSM Encoding Style for LSE</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_225"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fifo_dc.htm#">first in first out dual clock</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_226"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fifo.htm#">first in first out single clock</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_227"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1277222">Fix Gated Clocks (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_228"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/FIXEDDELAY.htm#">FIXEDDELAY, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_229"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1p3ay.htm#">FL1P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_230"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1p3az.htm#">FL1P3AZ primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_231"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1p3bx.htm#">FL1P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_232"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1p3dx.htm#">FL1P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_233"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1p3iy.htm#">FL1P3IY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_234"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1p3jy.htm#">FL1P3JY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_235"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s1a.htm#">FL1S1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_236"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s1ay.htm#">FL1S1AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_237"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s1b.htm#">FL1S1B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_238"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s1d.htm#">FL1S1D primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_239"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s1i.htm#">FL1S1I primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_240"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s1j.htm#">FL1S1J primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_241"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s3ax.htm#">FL1S3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_242"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fl1s3ay.htm#">FL1S3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_243">Force GSR (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141605">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1179773">2</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187581">3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_244">FPGA attributes</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/hdl_attributes.htm#">descriptions</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_245">frequency</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">synthesis target</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187935">Lattice Synthesis Engine</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143200">Precision RTL Synthesis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141679">Synplify Pro for Lattice</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_246">FREQUENCY</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/frequency_attribute.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">preference <a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/frequency.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL.htm#ww1441274">2</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_247">Frequency (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141679">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143200">2</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_744">see also Target Frequency (strategy option)</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_248">FSM Encoding (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1161916">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1162015">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_249"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187727">FSM Encoding Style (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_250"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fsub2.htm#">FSUB2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_251"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/fsub2b.htm#">FSUB2B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_252"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143327">Full Case (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_253">Full Name (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1145648">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147053">2</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">G</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_255">gated clocks <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1252001">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1277222">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_256"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147185">Generate PUR in the Netlist (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_257"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146104">Generate TRACE Report for Each Iteration (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_258"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147192">Generate X for Setup/Hold Violation (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_259"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187841">Goal, Optimization</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_260"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147506">Grant Timeout (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_261"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187727">gray finite state machines</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_262"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/GSR_hdl_directive.htm#">GSR HDL directive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_263"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/gsr.htm#">GSR primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_264"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/GSR.htm#">GSR, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_265"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/gsr_net.htm#">GSR_NET, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_266"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146203">Guided PAR Matching Factor (strategy option)</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">H</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_268">Hardware Evaluation (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1280570">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_translate_design.htm#ww1212529">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_269">HDL attributes</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_244">see also FPGA attributes</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_270">HGROUP</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/HGROUP_2.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/HGROUP.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_271"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147209">Hold Check Min Speed Grade (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_272"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Scripting.htm#">htmlrpt</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_273"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/HULOC.htm#">HULOC, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_274"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/HURLOC.htm#">HURLOC, HDL attribute</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">I</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_276"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_io_timing_analysis.htm#">I/O timing analysis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_277"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ib.htm#">IB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_278"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibddc.htm#">IBDDC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_279"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibm.htm#">IBM primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_280"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibmpd.htm#">IBMPD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_281"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibmpds.htm#">IBMPDS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_282"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibmpu.htm#">IBMPU primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_283"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibmpus.htm#">IBMPUS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_284"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibms.htm#">IBMS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_285"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibpd.htm#">IBPD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_286"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ibpu.htm#">IBPU primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_287"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddra.htm#">IDDRA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_288"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrdqsx1a.htm#">IDDRDQSX1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_289"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrfxa.htm#">IDDRFXA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_290"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrmfx1a.htm#">IDDRMFX1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_291"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrmx1a.htm#">IDDRMX1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_292"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx1a.htm#">IDDRX1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_293"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx2a.htm#">IDDRX2A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_294"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx2b.htm#">IDDRX2B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_295"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx2d.htm#">IDDRX2D primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_296"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx2d1.htm#">IDDRX2D1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_297"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx2e.htm#">IDDRX2E primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_298"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx4a.htm#">IDDRX4A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_299"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrx4b.htm#">IDDRX4B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_300"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/i.28.28.htm#">IDDRX71A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_301"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrxb.htm#">IDDRXB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_302"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/i.28.33.htm#">IDDRXC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_303"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrxd.htm#">IDDRXD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_304"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrxd1.htm#">IDDRXD1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_305"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iddrxe.htm#">IDDRXE primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_306"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1p3bx.htm#">IFS1P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_307"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1p3dx.htm#">IFS1P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_308"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1p3ix.htm#">IFS1P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_309"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1p3jx.htm#">IFS1P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_310"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1s1b.htm#">IFS1S1B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_311"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1s1d.htm#">IFS1S1D primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_312"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1s1i.htm#">IFS1S1I primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_313"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ifs1s1j.htm#">IFS1S1J primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_314">Ignore Preference Errors (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1144972">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146203">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_315"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143382">Ignore RAM Read/Write Collision (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_316"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ilf2p3bx.htm#">ILF2P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_317"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ilf2p3dx.htm#">ILF2P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_318"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ilf2p3ix.htm#">ILF2P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_319"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ilf2p3jx.htm#">ILF2P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_320"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ilvds.htm#">ILVDS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_321"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/IMPEDANCE.htm#">IMPEDANCE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_322"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/IMPEDANCEGND.htm#">IMPEDANCEGND, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_323"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/IMPEDANCEVCCIO.htm#">IMPEDANCEVCCIO, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_324"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/INBUF.htm#">INBUF, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_325"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143425">Infer DSPs Across Hierarchy (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_326"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145016">Infer GSR (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_327"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/INIT.htm#">INIT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_328"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/INITVAL.htm#">INITVAL, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_329"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143448">Input Delay (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_330">INPUT_SETUP</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/input_setup.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_331"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/inrdb.htm#">INRDB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_332"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187742">Intermediate File Dump (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_333"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/inv.htm#">INV primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_334"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1162124">IO Registering (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_335"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_io_timing_analysis.htm#">IO timing analysis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_336"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/IO_TYPE.htm#">IO_TYPE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_337">IOBUF</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/iobuf.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_338">IOTIMING program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Running_I_O_Timing_from_the_Command_Line.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Running_I_O_Timing_from_the_Command_Line.htm#">examples for command line usage</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Running_I_O_Timing_from_the_Command_Line.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_339"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/iowakeupa.htm#">IOWAKEUPA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_340"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/i.28.55.htm#">ISRX1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_341"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/isrx2a.htm#">ISRX2A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_342"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/isrx4a.htm#">ISRX4A primitive</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">J</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_344"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/jtaga.htm#">JTAGA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_345"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/jtagb.htm#">JTAGB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_346"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/jtagc.htm#">JTAGC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_347"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/jtagd.htm#">JTAGD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_348"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/jtage.htm#">JTAGE primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_349"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/jtagf.htm#">JTAGF primitive</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">L</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_352"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/l6mux21.htm#">L6MUX21 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_353"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/synopsys_design_constraints.htm#ww1005619">Lattice Design Constraints file</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_354">Lattice Synthesis Engine</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/lattice_synthesis_engine_constraints.htm#ww1027296">Constraints</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#">stategy options</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_355">LatticeSC/M</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options_-_LatticeSC.htm#">PLL</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_356"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb2p3ax.htm#">LB2P3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_357"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb2p3ay.htm#">LB2P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_358"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb2p3bx.htm#">LB2P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_359"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb2p3dx.htm#">LB2P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_360"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb2p3ix.htm#">LB2P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_361"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb2p3jx.htm#">LB2P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_362"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb4p3ax.htm#">LB4P3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_363"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb4p3ay.htm#">LB4P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_364"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb4p3bx.htm#">LB4P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_365"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb4p3dx.htm#">LB4P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_366"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb4p3ix.htm#">LB4P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_367"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lb4p3jx.htm#">LB4P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_368"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld2p3ax.htm#">LD2P3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_369"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld2p3ay.htm#">LD2P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_370"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld2p3bx.htm#">LD2P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_371"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld2p3dx.htm#">LD2P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_372"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld2p3ix.htm#">LD2P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_373"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld2p3jx.htm#">LD2P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_374"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld4p3ax.htm#">LD4P3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_375"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld4p3ay.htm#">LD4P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_376"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld4p3bx.htm#">LD4P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_377"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld4p3dx.htm#">LD4P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_378"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld4p3ix.htm#">LD4P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_379"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ld4p3jx.htm#">LD4P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_380"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">ldbanno</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_381">LDBANNO program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">examples for command line usage</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_382">LDC</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_353">see Lattice Design Constraints file</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_383">see also LDC Editor</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_383">LDC Editor</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/synopsys_design_constraints.htm#ww1005619">Lattice Synthesis Engine Constraints</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_384"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147525">LengthBits (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_385">libraries</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticexp_ec.htm#">LatticeECP/EC primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticeecp2.htm#">LatticeECP2/M primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticeecp3.htm#">LatticeECP3 primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ecp5u_um.htm#">LatticeECP5U/M primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticesc.htm#">LatticeSC/M primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticexp_ec.htm#">LatticeXP primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticexp2.htm#">LatticeXP2 primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/machxo.htm#">MachXO primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/machxo2.htm#">MachXO2 primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/intro_naming_conventions.htm#">primitive naming conventions</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/about_library.htm#">primitives list</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_386">library primitives</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/library_element-specific_hdl_attributes.htm#">attributes</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#">attributes list</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticexp_ec.htm#">LatticeECP/EC</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticeecp2.htm#">LatticeECP2/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticeecp3.htm#">LatticeECP3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ecp5u_um.htm#">LatticeECP5U/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticesc.htm#">LatticeSC/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticexp_ec.htm#">LatticeXP</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/latticexp2.htm#">LatticeXP2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/machxo.htm#">MachXO</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/machxo2.htm#">MachXO2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/intro_memory_primitives.htm#">memory primitives</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/intro_naming_conventions.htm#">naming conventions</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/about_library.htm#ww1367254">primitives list</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_387">limit, fanout</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1197862">Lattice Synthesis Engine</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1260780">Synplify Pro</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_388"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/LOAD.htm#">LOAD, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_389"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/loc_hdl_attribute.htm#">loc attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_390"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/LOC.htm#">LOC, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_391">LOCATE</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/locate.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_392"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/locate_vref.htm#">LOCATE VREF, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_393"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/LOCK_DELAY.htm#">LOCK_DELAY, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_394"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu2p3ax.htm#">LU2P3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_395"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu2p3ay.htm#">LU2P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_396"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu2p3bx.htm#">LU2P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_397"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu2p3dx.htm#">LU2P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_398"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu2p3ix.htm#">LU2P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_399"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu2p3jx.htm#">LU2P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_400"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu4p3ax.htm#">LU4P3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_401"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu4p3ay.htm#">LU4P3AY primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_402"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu4p3bx.htm#">LU4P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_403"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu4p3dx.htm#">LU4P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_404"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu4p3ix.htm#">LU4P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_405"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lu4p3jx.htm#">LU4P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_406"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lut4.htm#">LUT4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_407"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lut5.htm#">LUT5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_408"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lut6.htm#">LUT6 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_409"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lut7.htm#">LUT7 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_410"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lut8.htm#">LUT8 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_411"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/lvdsob.htm#">LVDSOB primitive</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">M</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_413">MAC</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/MAC_options.htm#">options</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/MAC_Options_ecp3.htm#">LatticeECP3</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_414">MachXO2</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/unique_id_binary.htm#">UNIQUE_ID_BINARY</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_415">Macro Search Path (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1222768">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_translate_design.htm#ww1144733">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_416"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#">Map Design</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_417">map program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_map_from_the_command_line_1.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_map_from_the_command_line_1.htm#">examples for command line usage</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_map_from_the_command_line_1.htm#">running from the command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_418"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#">Map Trace</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_419">mapping</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_map_from_the_command_line_1.htm#">from the command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_420"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1197862">Max Fanout Limit (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_421">MAXDELAY</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/MAXDELAY_attribute.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/MAXDELAY.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_422">MAXSKEW</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/maxskew.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_423">MEDIT program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Running_MPARTRCE_from_the_Command_Line.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_424">MEMEDIT program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Running_MPARTRCE_from_the_Command_Line.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Running_MPARTRCE_from_the_Command_Line.htm#">examples for command line usage</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_425">Memory Initial Value File Search Path (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1222899">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_translate_design.htm#ww1144783">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_426">MULT</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/MULT_Options.htm#">options</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/MULT_Options_ecp3.htm#">LatticeECP3</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_427"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18.htm#">MULT18X18 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_428"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18addsub.htm#">MULT18X18ADDSUB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_429"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18addsubb.htm#">MULT18X18ADDSUBB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_430"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18addsubsum.htm#">MULT18X18ADDSUBSUM primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_431"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18addsubsumb.htm#">MULT18X18ADDSUBSUMB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_432"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18b.htm#">MULT18X18B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_433"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18c.htm#">MULT18X18C primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_434"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18mac.htm#">MULT18X18MAC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_435"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult18x18macb.htm#">MULT18X18MACB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_436"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult2.htm#">MULT2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_437"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult36x36.htm#">MULT36X36 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_438"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult36x36b.htm#">MULT36x36B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_439"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9.htm#">MULT9X9 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_440"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9addsub.htm#">MULT9X9ADDSUB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_441"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9addsubb.htm#">MULT9X9ADDSUBB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_442"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9addsubsum.htm#">MULT9X9ADDSUBSUM primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_443"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9addsubsumb.htm#">MULT9X9ADDSUBSUMB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_444"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9b.htm#">MULT9X9B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_445">MULT9X9C primitive <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9c.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9d.htm#">2</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9mac.htm#">3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_446"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mult9x9mac.htm#">MULT9X9MAC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_447">MULTADDSUB</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/multaddsub_options.htm#">options</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/MULTADDSUB_Options_ecp3.htm#">LatticeECP3</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_448">MULTADDSUBSUM</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">options</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/multaddsubsum_options_ecp.htm#">LatticeECP</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/multaddsubsum_options.htm#">LatticeECP2/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/MULTADDSUBSUM_Options_ecp3.htm#">LatticeECP3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/multaddsubsum_options.htm#">LatticeXP2</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_449"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/MULTDRIVE.htm#">MULTDRIVE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_450"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147240">Multichip Module Prefix (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_451">MULTICYCLE</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/multicycle.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_452"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146224">Multi-Tasking Node List (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_453"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187774">Mux Style (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_454"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mux161.htm#">MUX161 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_455"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mux21.htm#">MUX21 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_456"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mux321.htm#">MUX321 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_457"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mux4.htm#">MUX4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_458"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mux41.htm#">MUX41 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_459"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/mux81.htm#">MUX81 primitive</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">N</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_461"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#ww1168636">NBR Router</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_462">NCD Files</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Reading_NCD_Files.htm#">Reading</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_463"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Reading_NCD_Files.htm#">NCDREAD</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_464"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nd2.htm#">ND2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_465"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nd3.htm#">ND3 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_466"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nd4.htm#">ND4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_467"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nd5.htm#">ND5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_468"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147253">Negative Setup-Hold Times (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_469"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#ww1168636">Negotiation-based routing option</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_470"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#ww1168636">Negotiation-based routing option (-exp parUseNBR)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_471"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">ngdanno</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_472">NGDANNO program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#">examples for command line usage</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_473">NGDBUILD program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_ngdbuild_from_the_command_line.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_ngdbuild_from_the_command_line.htm#">examples for command line usage</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_ngdbuild_from_the_command_line.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_474"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147346">No Header (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_475"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/NOCLIP.htm#">NOCLIP, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_476"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/nom_freq.htm#">NOM_FREQ, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_477"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/NOMERGE_(SAVE).htm#">NOMERGE (SAVE), HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_478"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/NORETIME.htm#">NORETIME, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_479"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nr2.htm#">NR2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_480"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nr3.htm#">NR3 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_481"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nr4.htm#">NR4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_482"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/nr5.htm#">NR5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_483">Number of Critical Paths (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141800">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143558">2</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187657">3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_484"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141934">Number of Start/End Points (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_485"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143645">Number of Timing Summary Paths (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_486">Number of Unconstrained Paths (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1247836">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1247897">2</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">O</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_488"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ob.htm#">OB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_489"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/obco.htm#">OBCO primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_490"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/obw.htm#">OBW primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_491"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/obz.htm#">OBZ primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_492"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/obzpd.htm#">OBZPD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_493"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/obzpu.htm#">OBZPU primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_494"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddra.htm#">ODDRA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_495"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrdqsx1a.htm#">ODDRDQSX1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_496"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrmxa.htm#">ODDRMXA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_497"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrtdqa.htm#">ODDRTDQA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_498"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrtdqsa.htm#">ODDRTDQSA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_499"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx2a.htm#">ODDRX2A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_500"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx2b.htm#">ODDRX2B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_501"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx2d.htm#">ODDRX2D primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_502"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx2dqsa.htm#">ODDRX2DQSA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_503"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx2e.htm#">ODDRX2E primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_504"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx4b.htm#">ODDRX4A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_505"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx4b_2.htm#">ODDRX4B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_506"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrx71a.htm#">ODDRX71A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_507"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrxa.htm#">ODDRXA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_508"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrxb.htm#">ODDRXB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_509"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrxc.htm#">ODDRXC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_510"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrxd.htm#">ODDRXD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_511"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrxd1.htm#">ODDRXD1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_512"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrxdqsa.htm#">ODDRXDQSA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_513"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oddrxe.htm#">ODDRXE primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_514"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofd1s3ax.htm#">OFD1S3AX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_515"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofe1p3bx.htm#">OFE1P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_516"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofe1p3dx.htm#">OFE1P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_517"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofe1p3ix.htm#">OFE1P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_518"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofe1p3jx.htm#">OFE1P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_519"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofs1p3bx.htm#">OFS1P3BX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_520"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofs1p3dx.htm#">OFS1P3DX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_521"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofs1p3ix.htm#">OFS1P3IX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_522"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ofs1p3jx.htm#">OFS1P3JX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_523"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/olvds.htm#">OLVDS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_524"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187727">one-hot finite state machines</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_525"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/OPENDRAIN.htm#">OPENDRAIN, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_526"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187841">Optimization Goal (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_527"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/strategy_settings.htm#">options, strategy</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_528"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/or2.htm#">OR2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_529"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/or3.htm#">OR3 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_530"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/or4.htm#">OR4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_531"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/or5.htm#">OR5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_532"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/orcalut4.htm#">ORCALUT4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_533"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/orcalut5.htm#">ORCALUT5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_534"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/orcalut6.htm#">ORCALUT6 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_535"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/orcalut7.htm#">ORCALUT7 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_536"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/orcalut8.htm#">ORCALUT8 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_537">ORCAstra System Bus Control Center</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/ORCAstra.htm#">IP module</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_538"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osca.htm#">OSCA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_539"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oscc.htm#">OSCC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_540"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oscd.htm#">OSCD primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_541"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osce.htm#">OSCE primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_542"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/oscf.htm#">OSCF primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_543">OSCH primitive <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osch.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osch_2.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_544">OSRX1A primitive <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osch.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osch_2.htm#">2</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osrx1a.htm#">3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_545"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osrx2a.htm#">OSRX2A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_546"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/osrx4a.htm#">OSRX4A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_547"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143684">Output Delay (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_548"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147360">Output Format (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_549">OUTPUT LOAD</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/output_load.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_550">Output Netlist Format (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1147592">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1147675">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_551"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1276886">Output Preference File (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_552"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147563">Output Zero Frames (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_553"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145088">Overmap Device if Design Does Not Fit (strategy option)</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">P</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_555"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145126">Pack Logic Block Util. (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_556"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#ww1168636">PAR</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#ww1168636">NBR Router</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#">strategy options</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_557"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#">PAR Explorer options</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_558">PAR program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#">command line syntax for</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#">examples for command line usage</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#">running from command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_559"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143898">Parallel Case (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_560">Part names</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_map_from_the_command_line_1.htm#">selecting valid for command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_561"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_translate_design.htm#ww1253908">Partition Search Path (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_562"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146311">Path-based Placement (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_563"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PCICLAMP.htm#">PCICLAMP, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_564"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pcntr.htm#">PCNTR primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_565">PCS</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">options</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PCS_Options_ecp2m.htm#">LatticeECP2M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PCS_Options_ecp3.htm#">LatticeECP3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PCS_Options_ecp4um.htm#">LatticeECP4UM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PCS_options_latticeSC.htm#">LatticeSC/M</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_566"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pdp16ka.htm#">PDP16KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_567"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pdp8ka.htm#">PDP8KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_568"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pdp8kb.htm#">PDP8KB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_569"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pdpw16kb.htm#">PDPW16KB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_570"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pdpw16kc.htm#">PDPW16KC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_571"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pdpw8kc.htm#">PDPW8KC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_572">PERIOD</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PERIOD_2.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/period.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_573"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/perrega.htm#">PERREGA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_574"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pfumx.htm#">PFUMX primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_575"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pg.htm#">PG primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_576"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PHASEADJ.htm#">PHASEADJ, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_577"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Reading_NCD_Files.htm#">Physical design files (.ncd)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_578"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142078">Pipelining and Retiming (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_579">Place &amp; Route Design</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#">strategy options</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_580"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#">Place &amp; Route Trace</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_581">Place-and-Route</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#">from the command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_582"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146341">Placement Effort Level (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_583"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146358">Placement Iteration Start Pt (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_584"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146718">Placement Iterations (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_585"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146762">Placement Save Best Run (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_586"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1263783">Placement Sort Best Run (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_587">PLL</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">options</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options.htm#">LatticeECP/EC</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options_LatticeECP2.htm#">LatticeECP2/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options_LatticeECP3.htm#">LatticeECP3</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options_ECP4U.htm#">LatticeECP4U</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options_-_LatticeSC.htm#">LatticeSC/M</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options.htm#">LatticeXP</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options_XP2.htm#">LatticeXP2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options.htm#">MachXO</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/IPexpress%20Modules/PLL_Options_XO2.htm#">MachXO2</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_588"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pllrefcs.htm#">PLLREFCS primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_589"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#">Precision RTL Synthesis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_590">preferences</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/preference_descriptions.htm#">descriptions</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_591">PRIORITIZE</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/prioritize.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_592"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/pr_or_priority.htm#">PRIORITY, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_593">PROHIBIT</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/prohibit.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_594"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PROHIBIT_EDGE.htm#">PROHIBIT EDGE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_595"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PROHIBIT_PRIMARY.htm#">PROHIBIT PRIMARY, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_596"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PROHIBIT_SECONDARY.htm#">PROHIBIT SECONDARY, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_597"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1275000">PROM Data Output Format (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_598"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187871">Propagate Constants (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_599"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PULLMODE.htm#">PULLMODE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_600"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/pur.htm#">PUR primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_601"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142145">Push Tristates (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_602"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/PWRSAVE.htm#">PWRSAVE, HDL attribute</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">R</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_605"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187882">Ram Style (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_606"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp.htm#">RAM_DP</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_607"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp_be.htm#">RAM_DP_BE</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_608"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp_true.htm#">RAM_DP_TRUE</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_609"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp_true_be.htm#">RAM_DP_TRUE_BE</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_610"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dq.htm#">RAM_DQ</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_611"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dq_be.htm#">RAM_DQ_BE</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_612"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/RBBOX.htm#">RBBOX, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_613"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rdbk.htm#">RDBK primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_614"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom.htm#">read only memory</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_615"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147798">ReadBack (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_616"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147806">ReadCapture (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_617">Reading</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Reading_NCD_Files.htm#">NCD Files</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_618">Reducing runtime</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#ww1168636">with NBR Router</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_619"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143945">Reencode FSM Outputs (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_620"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_par_from_the_command_line_1.htm#">re-entrant routing</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_621"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/REFCIRCUIT.htm#">REFCIRCUIT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_622">REGION</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/REGION_2.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/region.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_623"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147813">Register Configuration (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_624"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145174">Register Retiming (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_625"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187891">registers, removing duplicate</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_626"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187891">Remove Duplicate Registers (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_627">Remove LOC Properties (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1222979">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_translate_design.htm#ww1144825">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_628"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146801">Remove Previous Design Directory (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_629">Report Asynchronous Timing Loops (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1247827">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147067">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_630"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1143996">Report Clock Frequencies (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_631"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144038">Report Missing Constraints (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_632"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145195">Report Signal Cross Reference (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_633">Report Style (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1145724">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147073">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_634"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145237">Report Symbol Cross Reference (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_635"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144084">Report Timing Violations (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_636"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147392">Reset Config RAM in Re-configuration (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_637">Resolved Mixed Drivers (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1232330">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1251691">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_638">Resource Sharing (strategy option)</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187410">Lattice Synthesis Engine</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144106">Precision RTL Synthesis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1233342">Synplify Pro for Lattice</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_639"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147272">Retarget Speed Grade (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_640"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom.htm#">ROM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_641"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187926">Rom Style (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_642"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom128x1.htm#">ROM128X1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_643"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom128x1a.htm#">ROM128X1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_644"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom16x1.htm#">ROM16X1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_645"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom16x1a.htm#">ROM16X1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_646"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom256x1.htm#">ROM256X1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_647"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom256x1a.htm#">ROM256X1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_648"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom32x1.htm#">ROM32X1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_649"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom32x1a.htm#">ROM32X1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_650"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom32x4.htm#">ROM32X4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_651"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom64x1.htm#">ROM64X1 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_652"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/rom64x1a.htm#">ROM64X1A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_653"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1145752">Route Estimation Algorithm (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_654"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146828">Routing Delay Reduction Passes (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_655"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1162208">Routing Method (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_656"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146846">Routing Passes (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_657"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146864">Routing Resource Optimization (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_658"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/RST_PULSE.htm#">RST_PULSE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_659"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147405">Run DRC (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_660"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1146923">Run Placement Only (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_661"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144210">Run Retiming (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_662">running</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_the_universal_file_writer_from_the_command_line.htm#">Universal File Writer from the command line</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_663"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/RVL_ALIAS.htm#">RVL_ALIAS, preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">S</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_665">SDC</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_735">see Synopsys Design Constraints</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" rel="See" href="#ww:B_JEpTMwhE8:2_354">see also Lattice Synthesis Engine</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_666"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sdcdlla.htm#">SDCDLLA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_667"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147832">Search Path (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_668"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sedaa.htm#">SEDAA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_669"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sedba.htm#">SEDBA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_670"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sedbb.htm#">SEDBB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_671"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sedca.htm#">SEDCA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_672"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sedfa.htm#">SEDFA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_673">SEDFB primitive <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sedfb.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sedga.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_674"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_clock_groups.htm#">set_clock_groups</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_675">set_false_path <a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_clock_groups.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_false_path.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_676"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_input_delay.htm#">set_input_delay</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_677"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_max_delay%20(SDC).htm#">set_max_delay</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_678"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_min_delay%20(SDC).htm#">set_min_delay</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_679"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_multicycle_path.htm#">set_multicycle_path</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_680"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/set_output_delay.htm#">set_output_delay</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_681"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sgsr.htm#">SGSR primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_682">sharing resources</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187410">Lattice Synthesis Engine</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144106">Precision RTL Synthesis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1233342">Synplify Pro for Lattice</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_683"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/shift_registers.htm#">shift registers</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_684"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144265">Show Clock Domain Crossing (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_685"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144309">Show Net Fanout (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_686"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#">simulation, timing</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_687"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/distributed_spram.htm#">single port distributed RAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_688"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dq.htm#">single port RAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_689"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dq_be.htm#">single port RAM with byte enable</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_690"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/SLEW.htm#">SLEW, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_691"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/SLEWRATE.htm#">SLEWRATE, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_692"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1398332">SLVS MIPI LVCMOS Output (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_693"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/SMI_OFFSET.htm#">SMI_OFFSET, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_694"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sp16ka.htm#">SP16KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_695"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sp16kb.htm#">SP16KB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_696"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sp16kc.htm#">SP16KC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_697"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sp8ka.htm#">SP8KA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_698"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sp8kb.htm#">SP8KB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_699"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sp8kc.htm#">SP8KC primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_700"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147102">Speed for Hold Analysis (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_701"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147110">Speed for Setup Analysis (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_702"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147847">SPI Start Address (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_703"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/spim.htm#">SPIM primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_704"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/spr16x2.htm#">SPR16X2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_705"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/spr16x2b.htm#">SPR16X2B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_706"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/spr16x4a.htm#">SPR16X4A primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_707"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/spr16x4b.htm#">SPR16X4B primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_708"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/spr16x4c.htm#">SPR16X4C primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_709"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/SPREAD_DRIFT.htm#">SPREAD_DRIFT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_710"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/SSO.htm#">SSO, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_711"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/sspia.htm#">SSPIA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_712"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/start.htm#">START primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_713"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147859">Startup Clock (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_714"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/stfa.htm#">STFA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_715"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1374276">Stop Once Timing is Met (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_716">strategies</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#">Lattice Synthesis Engine</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/strategy_settings.htm#">options</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#">Synpify Pro for Lattice</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_717"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/strtup.htm#">STRTUP primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_718"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187727">Style, FSM Encoding</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_719"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_black_box_hdl_directive.htm#">syn_black_box HDL directive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_720"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_force_pads.htm#">syn_force_pads HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_721"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_hier_hdl_attribute.htm#">syn_hier HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_722"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_keep_hdl_directive.htm#">syn_keep HDL directive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_723"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_maxfan_hdl_attribute.htm#">syn_maxfan HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_724"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_multstyle.htm#">syn_multstyle HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_725"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_noprune_hdl_directive.htm#">syn_noprune HDL directive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_726"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_pipeline.htm#">syn_pipeline HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_727"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_preserve_hdl_directive.htm#">syn_preserve HDL directive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_728"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_ramstyle_hdl_attribute.htm#">syn_ramstyle HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_729"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_replicate.htm#">syn_replicate HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_730"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_romstyle_hdl_attribute.htm#">syn_romstyle HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_731"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_srlstyle.htm#">syn_srlstyle HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_732"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_use_carry_chain_hdl_attribute.htm#">syn_use_carry_chain HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_733"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_useenables.htm#">syn_useenables HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_734"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/syn_useioff_hdl_attribute.htm#">syn_useioff HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_735"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/synopsys_design_constraints.htm#ww1005619">Synopsys Design Constraints</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_736">Synplify Pro for Lattice</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#">strategy options</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_737"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Scripting.htm#">synpwrap</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_738"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Command_Line_Scripting.htm#">synsvf</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_739">synthesis options</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#">Lattice Synthesis Engine</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#">Precision RTL Synthesis</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#">Synplify Pro for Lattice</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_740"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147868">Sysbus Clock Config (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_741"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147876">Sysbus Config (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_742">SYSCONFIG</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/SYSCONFIG.htm#">preference</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">T</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_744"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187935">Target Frequency (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_745"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/tddra.htm#">TDDRA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_746">TEMPERATURE</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/TEMPERATURE.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_747"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/TERMINATEGND.htm#">TERMINATEGND, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_748"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/TERMINATEVCCIO.htm#">TERMINATEVCCIO, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_749"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/TERMINATEVTT.htm#">TERMINATEVTT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_750"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_io_timing_analysis.htm#">timing analysis, I/O</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_751"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145299">Timing Driven Mapping (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_752"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145307">Timing Driven Node Replication (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_753"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_design.htm#ww1145315">Timing Driven Packing (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_754"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1263783">timing score</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_755"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#">timing simulation</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_756"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147227">Timing Simulation Max Delay between Buffers (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_757"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/tr1dllb.htm#">TR1DLLB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_758">TRACE <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line_2.htm#">2</a></div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">running from the command line <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line_2.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#">strategy options, map</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#">strategy options, place &amp; route</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_759"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144343">Transform Set/Reset on DFFs to Latches (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_760">Translate Design</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_translate_design.htm#">strategy options</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_761"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/translate_off_on_directive.htm#">translate_off/translate_on directive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_762"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1372699">Transport Mode of Path Delay in VHDL</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_763">TRCE program</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">command line syntax for <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line_2.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">examples for command line usage <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line_2.htm#">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry">running from command line <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line.htm#">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/running_trace_from_the_command_line_2.htm#">2</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_764"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/trdlla.htm#">TRDLLA primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_765"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/trdllb.htm#">TRDLLB primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_766"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp_true.htm#">true dual port RAM</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_767"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/ram_dp_true_be.htm#">true dual port RAM with byte enable</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_768"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/tsall.htm#">TSALL primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_769"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/twr_report_limit.htm#">TWR_REPORT_LIMIT, preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">U</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_771"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1275011">UFM Initval Order (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_772">UGROUP</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/UGROUP.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/UGROUP_log_pref.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_773"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/unique_id_binary.htm#">UNIQUE_ID_BINARY, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_774"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1219268">Update Compile Point Timing Data (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_775"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187944">Use Carry Chain (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_776"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142301">Use Clock Period for Unconstrained I/O (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_777"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/USE_DIN_CELL.htm#">USE DIN CELL, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_778"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/USE_DOUT_CELL.htm#">USE DOUT CELL, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_779"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/use_edge.htm#">USE EDGE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_780"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/use_edge2edge.htm#">USE EDGE2EDGE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_781"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187957">Use IO Insertion (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_782"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1187966">Use IO Registers (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_783">Use LPF Created from SDC in Project (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1276829">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1276061">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_784"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/use_primary.htm#">USE PRIMARY, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_785"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/use_primary2edge.htm#">USE PRIMARY2EDGE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_786"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144366">Use Safe FSM (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_787"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/use_secondary.htm#">USE SECONDARY, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_788">USERCODE</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/usercode_attribute.htm#">HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/USERCODE.htm#">preference</a></div></dd></dl></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_789"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Reading_NCD_Files.htm#">Using NCDREAD</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">V</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_791"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/VCC_DERATE.htm#">VCC_DERATE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_792"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/VCC_NOMINAL.htm#">VCC_NOMINAL, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_793"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/VCC1P2_DERATE.htm#">VCC1P2_DERATE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_794"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/VCCAUX_DERATE.htm#">VCCAUX_DERATE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_795"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/VCCIO_DERATE.htm#">VCCIO_DERATE, preference</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_796"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/VCMT.htm#">VCMT, HDL attribute</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_797"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147289">Verilog Hierarchy Separator (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_798"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142333">Verilog Input (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_799"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_precision.htm#ww1144417">Verilog Standard V2001 (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_800">VHDL 2008 (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_synplify_pro.htm#ww1264461">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_lse.htm#ww1275279">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_801"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/vhi.htm#">VHI primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_802"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/vlo.htm#">VLO primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_803">VOLTAGE</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry"><a class="ww_skin_index_link" href="Reference%20Guides/Constraints%20Ref/Voltage.htm#">preference</a></div></dd></dl></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">W</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_805"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147922">Wait State Timeout (strategy option)</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_806"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_design.htm#ww1263783">worst slack</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_807">Worst-Case Paths (strategy option) <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_map_trace.htm#ww1145768">1</a>, <a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_place_route_trace.htm#ww1147130">2</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_808"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147980">Write Verbose Netlist (strategy option)</a></div></dd></dl></dd><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">X</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_810"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xnor2.htm#">XNOR2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_811"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xnor3.htm#">XNOR3 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_812"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xnor4.htm#">XNOR4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_813"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xnor5.htm#">XNOR5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_814"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xor11.htm#">XOR11 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_815"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xor2.htm#">XOR2 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_816"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xor21.htm#">XOR21 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_817"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xor3.htm#">XOR3 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_818"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xor4.htm#">XOR4 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_819"><a class="ww_skin_index_link" href="Reference%20Guides/FPGA%20Libraries/xor5.htm#">XOR5 primitive</a></div></dd><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:2_820"><a class="ww_skin_index_link" href="Reference%20Guides/Strategies/options_bitstream.htm#ww1147955">XRES Calibration Control (strategy option)</a></div></dd></dl></dd></dl><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_group"><div class="ww_skin_index_group">Symbols</div><dl class="ww_skin_index_list"><dd class="ww_skin_index_list_entry"><div class="ww_skin_index_entry" id="ww:B_JEpTMwhE8:3_1"><a class="ww_skin_index_link" href="Reference%20Guides/Command%20Line/Reading_NCD_Files.htm#">.ncd files (physical design)</a></div></dd></dl></dd></dl></div></body></html>