#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1feda70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fedc00 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1fee4e0 .functor NOT 1, L_0x2029b30, C4<0>, C4<0>, C4<0>;
L_0x2029840 .functor XOR 1, L_0x2029670, L_0x20297a0, C4<0>, C4<0>;
L_0x2029a20 .functor XOR 1, L_0x2029840, L_0x2029950, C4<0>, C4<0>;
v0x2017be0_0 .net *"_ivl_10", 0 0, L_0x2029950;  1 drivers
v0x2017ce0_0 .net *"_ivl_12", 0 0, L_0x2029a20;  1 drivers
v0x2017dc0_0 .net *"_ivl_2", 0 0, L_0x20295d0;  1 drivers
v0x2017e80_0 .net *"_ivl_4", 0 0, L_0x2029670;  1 drivers
v0x2017f60_0 .net *"_ivl_6", 0 0, L_0x20297a0;  1 drivers
v0x2018090_0 .net *"_ivl_8", 0 0, L_0x2029840;  1 drivers
v0x2018170_0 .var "clk", 0 0;
v0x2018210_0 .net "reset", 0 0, v0x2017300_0;  1 drivers
v0x20182b0_0 .net "shift_ena_dut", 0 0, v0x20178c0_0;  1 drivers
v0x2018350_0 .net "shift_ena_ref", 0 0, L_0x2029470;  1 drivers
v0x2018420_0 .var/2u "stats1", 159 0;
v0x20184c0_0 .var/2u "strobe", 0 0;
v0x2018580_0 .net "tb_match", 0 0, L_0x2029b30;  1 drivers
v0x2018640_0 .net "tb_mismatch", 0 0, L_0x1fee4e0;  1 drivers
E_0x1fe9130/0 .event negedge, v0x2016ba0_0;
E_0x1fe9130/1 .event posedge, v0x2016ba0_0;
E_0x1fe9130 .event/or E_0x1fe9130/0, E_0x1fe9130/1;
L_0x20295d0 .concat [ 1 0 0 0], L_0x2029470;
L_0x2029670 .concat [ 1 0 0 0], L_0x2029470;
L_0x20297a0 .concat [ 1 0 0 0], v0x20178c0_0;
L_0x2029950 .concat [ 1 0 0 0], L_0x2029470;
L_0x2029b30 .cmp/eeq 1, L_0x20295d0, L_0x2029a20;
S_0x1fedd90 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1fedc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1fbda40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1fbda80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1fbdac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1fbdb00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1fbdb40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1fe2bb0 .functor OR 1, L_0x20288f0, L_0x2028ba0, C4<0>, C4<0>;
L_0x20290a0 .functor OR 1, L_0x1fe2bb0, L_0x2028f20, C4<0>, C4<0>;
L_0x2029470 .functor OR 1, L_0x20290a0, L_0x20292e0, C4<0>, C4<0>;
v0x1fdf790_0 .net *"_ivl_0", 31 0, L_0x2018780;  1 drivers
L_0x7fb60a9b20a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fe0110_0 .net *"_ivl_11", 28 0, L_0x7fb60a9b20a8;  1 drivers
L_0x7fb60a9b20f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2015e00_0 .net/2u *"_ivl_12", 31 0, L_0x7fb60a9b20f0;  1 drivers
v0x2015ef0_0 .net *"_ivl_14", 0 0, L_0x2028ba0;  1 drivers
v0x2015fb0_0 .net *"_ivl_17", 0 0, L_0x1fe2bb0;  1 drivers
v0x20160c0_0 .net *"_ivl_18", 31 0, L_0x2028de0;  1 drivers
L_0x7fb60a9b2138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20161a0_0 .net *"_ivl_21", 28 0, L_0x7fb60a9b2138;  1 drivers
L_0x7fb60a9b2180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x2016280_0 .net/2u *"_ivl_22", 31 0, L_0x7fb60a9b2180;  1 drivers
v0x2016360_0 .net *"_ivl_24", 0 0, L_0x2028f20;  1 drivers
v0x2016420_0 .net *"_ivl_27", 0 0, L_0x20290a0;  1 drivers
v0x20164e0_0 .net *"_ivl_28", 31 0, L_0x20291b0;  1 drivers
L_0x7fb60a9b2018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20165c0_0 .net *"_ivl_3", 28 0, L_0x7fb60a9b2018;  1 drivers
L_0x7fb60a9b21c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20166a0_0 .net *"_ivl_31", 28 0, L_0x7fb60a9b21c8;  1 drivers
L_0x7fb60a9b2210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x2016780_0 .net/2u *"_ivl_32", 31 0, L_0x7fb60a9b2210;  1 drivers
v0x2016860_0 .net *"_ivl_34", 0 0, L_0x20292e0;  1 drivers
L_0x7fb60a9b2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2016920_0 .net/2u *"_ivl_4", 31 0, L_0x7fb60a9b2060;  1 drivers
v0x2016a00_0 .net *"_ivl_6", 0 0, L_0x20288f0;  1 drivers
v0x2016ac0_0 .net *"_ivl_8", 31 0, L_0x2028a60;  1 drivers
v0x2016ba0_0 .net "clk", 0 0, v0x2018170_0;  1 drivers
v0x2016c60_0 .var "next", 2 0;
v0x2016d40_0 .net "reset", 0 0, v0x2017300_0;  alias, 1 drivers
v0x2016e00_0 .net "shift_ena", 0 0, L_0x2029470;  alias, 1 drivers
v0x2016ec0_0 .var "state", 2 0;
E_0x1fe9350 .event posedge, v0x2016ba0_0;
E_0x1fe9e60 .event anyedge, v0x2016ec0_0;
L_0x2018780 .concat [ 3 29 0 0], v0x2016ec0_0, L_0x7fb60a9b2018;
L_0x20288f0 .cmp/eq 32, L_0x2018780, L_0x7fb60a9b2060;
L_0x2028a60 .concat [ 3 29 0 0], v0x2016ec0_0, L_0x7fb60a9b20a8;
L_0x2028ba0 .cmp/eq 32, L_0x2028a60, L_0x7fb60a9b20f0;
L_0x2028de0 .concat [ 3 29 0 0], v0x2016ec0_0, L_0x7fb60a9b2138;
L_0x2028f20 .cmp/eq 32, L_0x2028de0, L_0x7fb60a9b2180;
L_0x20291b0 .concat [ 3 29 0 0], v0x2016ec0_0, L_0x7fb60a9b21c8;
L_0x20292e0 .cmp/eq 32, L_0x20291b0, L_0x7fb60a9b2210;
S_0x2017020 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1fedc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x2017240_0 .net "clk", 0 0, v0x2018170_0;  alias, 1 drivers
v0x2017300_0 .var "reset", 0 0;
E_0x1fd29f0 .event negedge, v0x2016ba0_0;
S_0x20173f0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1fedc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
v0x2017600_0 .net "clk", 0 0, v0x2018170_0;  alias, 1 drivers
v0x20176f0_0 .var "count", 3 0;
v0x20177d0_0 .net "reset", 0 0, v0x2017300_0;  alias, 1 drivers
v0x20178c0_0 .var "shift_ena", 0 0;
S_0x20179e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1fedc00;
 .timescale -12 -12;
E_0x1ff7080 .event anyedge, v0x20184c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20184c0_0;
    %nor/r;
    %assign/vec4 v0x20184c0_0, 0;
    %wait E_0x1ff7080;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2017020;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd29f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x2017300_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fedd90;
T_2 ;
Ewait_0 .event/or E_0x1fe9e60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2016ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2016c60_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2016c60_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2016c60_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2016c60_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2016c60_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1fedd90;
T_3 ;
    %wait E_0x1fe9350;
    %load/vec4 v0x2016d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2016ec0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2016c60_0;
    %assign/vec4 v0x2016ec0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20173f0;
T_4 ;
    %wait E_0x1fe9350;
    %load/vec4 v0x20177d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20178c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x20176f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20178c0_0, 0;
    %load/vec4 v0x20176f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20176f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20173f0;
T_5 ;
    %wait E_0x1fe9350;
    %load/vec4 v0x20176f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20178c0_0, 0;
    %load/vec4 v0x20176f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20176f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20178c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x20176f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1fedc00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2018170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20184c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fedc00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2018170_0;
    %inv;
    %store/vec4 v0x2018170_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fedc00;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2017240_0, v0x2018640_0, v0x2018170_0, v0x2018210_0, v0x2018350_0, v0x20182b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fedc00;
T_9 ;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2018420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fedc00;
T_10 ;
    %wait E_0x1fe9130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2018420_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018420_0, 4, 32;
    %load/vec4 v0x2018580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018420_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2018420_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018420_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2018350_0;
    %load/vec4 v0x2018350_0;
    %load/vec4 v0x20182b0_0;
    %xor;
    %load/vec4 v0x2018350_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018420_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2018420_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018420_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/review2015_fsmshift/iter0/response24/top_module.sv";
