// SPDX-License-Identifier: GPL-2.0
/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.1.2 at 1/2/2020 9:13:37 AM.
 *
 * @copyright copyright(c) 2018 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*!
 * @addtogroup AD9083_BF
 * @{
 */
#ifndef __ADI_AD9083_BF_DATAPATH_H__
#define __ADI_AD9083_BF_DATAPATH_H__

/*============= I N C L U D E S ============*/
#include "adi_ad9083_config.h"

/*============= D E F I N E S ==============*/
#define REG_NCO0_CONTROL_ADDR 0x00000100
#define BF_ADITHER_EN0_INFO 0x00000100, 0x00000100

#define REG_NCO0_FTW_ADDR 0x00000105
#define BF_NCO0_FTW_INFO 0x00000105, 0x00000700

#define REG_NCO0_PHOFF_ADDR 0x00000106
#define BF_NCO0_PHOFF_INFO 0x00000106, 0x00000700

#define REG_NCO1_CONTROL_ADDR 0x00000107
#define BF_ADITHER_EN1_INFO 0x00000107, 0x00000100

#define REG_NCO1_FTW_ADDR 0x0000010C
#define BF_NCO1_FTW_INFO 0x0000010C, 0x00000700

#define REG_NCO1_PHOFF_ADDR 0x0000010D
#define BF_NCO1_PHOFF_INFO 0x0000010D, 0x00000700

#define REG_NCO2_CONTROL_ADDR 0x0000010E
#define BF_ADITHER_EN2_INFO 0x0000010E, 0x00000100

#define REG_NCO2_FTW_ADDR 0x00000113
#define BF_NCO2_FTW_INFO 0x00000113, 0x00000700

#define REG_NCO2_PHOFF_ADDR 0x00000114
#define BF_NCO2_PHOFF_INFO 0x00000114, 0x00000700

#define REG_MIXER_CTRL_ADDR 0x00000115
#define BF_MIXER_MODE_INFO 0x00000115, 0x00000200

#define REG_DP_CTRL_ADDR 0x00000116
#define BF_DATAPATH_EN_INFO 0x00000116, 0x00000100
#define BF_NO_DDC_MODE_INFO 0x00000116, 0x00000101
#define BF_BURST_MODE_INFO 0x00000116, 0x00000102
#define BF_NCO_6DB_GAIN_INFO 0x00000116, 0x00000103
#define BF_DECI_ADC_DATA_INFO 0x00000116, 0x00000104
#define BF_NUM_TONES_INFO 0x00000116, 0x00000205

#define REG_CIC_CTRL_ADDR 0x00000117
#define BF_CIC_DEC_RATE_INFO 0x00000117, 0x00000200
#define BF_CIC_ACC_CLR_INFO 0x00000117, 0x00000102

#define REG_DECIMATE_H_ADDR 0x00000118
#define BF_H_VALUE_INFO 0x00000118, 0x00000800

#define REG_DECIMATE_G_ADDR 0x00000119
#define BF_G_VALUE_INFO 0x00000119, 0x00000800

#define REG_DECIMATE_J_ADDR 0x0000011A
#define BF_DEC_J_INFO 0x0000011A, 0x00000400

#define REG_DECIMATE_H_EFF_ADDR 0x0000011B
#define BF_H_EFF_VALUE_INFO 0x0000011B, 0x00000800

#define REG_CIC_GAIN_ADJ_VALUE_0_ADDR 0x00000152
#define BF_CIC_GAIN_ADJ_VAL_0_INFO 0x00000152, 0x00000E00

#define REG_CIC_GAIN_ADJ_VALUE_3_ADDR 0x00000155
#define BF_CIC_GAIN_ADJ_VAL_1_INFO 0x00000155, 0x00000E00

#define REG_CIC_GAIN_ADJ_VALUE_6_ADDR 0x00000158
#define BF_CIC_GAIN_ADJ_VAL_2_INFO 0x00000158, 0x00000E00

#define REG_OUT_RES_ADDR 0x00000189
#define BF_DFORMAT_RES_INFO 0x00000189, 0x00000400
#define BF_DFORMAT_DDC_DITHER_EN_INFO 0x00000189, 0x00000105

#define REG_OUT_FORMAT_SEL_ADDR 0x0000018A
#define BF_DFORMAT_SEL_INFO 0x0000018A, 0x00000200
#define BF_DFORMAT_INV_INFO 0x0000018A, 0x00000102

#define REG_CTRL_0_1_SEL_ADDR 0x0000018B
#define BF_DFORMAT_CTRL_BIT_0_SEL_INFO 0x0000018B, 0x00000400
#define BF_DFORMAT_CTRL_BIT_1_SEL_INFO 0x0000018B, 0x00000404

#define REG_CTRL_2_SEL_ADDR 0x0000018C
#define BF_DFORMAT_CTRL_BIT_2_SEL_INFO 0x0000018C, 0x00000400

#define REG_OVR_CLR_0_ADDR 0x0000018D

#define REG_OVR_STATUS_0_ADDR 0x00000199

#define REG_TIMESTAMP_CTRL_ADDR 0x000001B0
#define BF_TIMESTAMP_EN_INFO 0x000001B0, 0x00000100
#define BF_DATA_PATTERN_OVERRIDE_INFO 0x000001B0, 0x00000101
#define BF_TIMESTAMP_MODE_SEL_INFO 0x000001B0, 0x00000304

#define REG_SYNC_CTRL1_ADDR 0x000001C0
#define BF_DP_CLK_FORCEN_INFO 0x000001C0, 0x00000100
#define BF_RISEDGE_SYSREF_INFO 0x000001C0, 0x00000101
#define BF_SYSREF_RESYNC_MODE_INFO 0x000001C0, 0x00000102
#define BF_NCORESET_ALL_SYSREF_INFO 0x000001C0, 0x00000103

#define REG_TRIG_PROG_DELAY_ADDR 0x000001C1
#define BF_TRIG_PROG_DELAY_INFO 0x000001C1, 0x00000800

#define REG_SYSREF_PROG_DELAY_ADDR 0x000001C2
#define BF_SYSREF_PROG_DELAY_INFO 0x000001C2, 0x00000800

#define REG_TRIG_CTRL_ADDR 0x000001C3
#define BF_TRIG_EDGE_CTRL_INFO 0x000001C3, 0x00000206

#define REG_FINE_DDC_SYNC_CTRL_ADDR 0x000001C4
#define BF_DDC_SYNC_EN_INFO 0x000001C4, 0x00000100
#define BF_DDC_SYNC_NEXT_INFO 0x000001C4, 0x00000101
#define BF_DDC_SOFT_RESET_INFO 0x000001C4, 0x00000104

#define REG_FINE_DDC_SYNC_STATUS_ADDR 0x000001C5
#define BF_DDC_SYNC_EN_CLEAR_INFO 0x000001C5, 0x00000100

#endif /* __ADI_AD9083_BF_DATAPATH_H__ */
       /*! @} */