library ieee;
use ieee.std_logic_1164.all;

entity ALU is 
	port (ALU-A, ALU-B: in std_logic_vector(15 downto 0);
			ALU_SELECT: in std_logic_vector(1 downto 0);
			ALU-C: out std_logic_vector(15 downto 0);
			Z_O, C_O: in std_logic);
end entity ALU;
