<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2961068-A1" country="EP" doc-number="2961068" kind="A1" date="20151230" family-id="51807822" file-reference-id="313851" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451264" ucid="EP-2961068-A1"><document-id><country>EP</country><doc-number>2961068</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-15173768-A" is-representative="YES"><document-id mxw-id="PAPP193865496" load-source="docdb" format="epo"><country>EP</country><doc-number>15173768</doc-number><kind>A</kind><date>20150625</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193865497" load-source="patent-office" format="original"><country>EP</country><doc-number>15173768.1</doc-number><date>20150625</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162033791" ucid="CN-201410292828-A" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>201410292828</doc-number><kind>A</kind><date>20140625</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1988523447" load-source="docdb">H03K  17/10        20060101ALI20151027BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988524569" load-source="docdb">H02M   1/088       20060101ALI20151027BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988525136" load-source="docdb">H03K  17/082       20060101AFI20151027BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988525982" load-source="docdb">H03K  17/691       20060101ALI20151027BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1718544898" load-source="docdb" scheme="CPC">H03K  17/691       20130101 LI20171216BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1718544899" load-source="docdb" scheme="CPC">H03K  17/102       20130101 LI20171216BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1718544900" load-source="docdb" scheme="CPC">H03K  17/0822      20130101 LI20171216BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1718544901" load-source="docdb" scheme="CPC">H02M   1/32        20130101 LI20171216BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1718544902" load-source="docdb" scheme="CPC">H02M   1/088       20130101 LI20171216BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984698002" load-source="docdb" scheme="CPC">H03K   3/021       20130101 LI20151231BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984702025" load-source="docdb" scheme="CPC">H02H   3/05        20130101 FI20151231BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165545258" lang="DE" load-source="patent-office">ANTRIEBSVORRICHTUNG UND ANTRIEBSVERFAHREN</invention-title><invention-title mxw-id="PT165545259" lang="EN" load-source="patent-office">DRIVING DEVICE AND DRIVING METHOD</invention-title><invention-title mxw-id="PT165545260" lang="FR" load-source="patent-office">DISPOSITIF ET PROCÉDÉ DE PILOTAGE</invention-title><citations><patent-citations><patcit mxw-id="PCIT335741036" load-source="docdb" ucid="US-20070218595-A1"><document-id format="epo"><country>US</country><doc-number>20070218595</doc-number><kind>A1</kind><date>20070920</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT335739018" load-source="docdb" ucid="US-20090322380-A1"><document-id format="epo"><country>US</country><doc-number>20090322380</doc-number><kind>A1</kind><date>20091231</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT371137718" load-source="docdb" ucid="US-20140002168-A1"><document-id format="epo"><country>US</country><doc-number>20140002168</doc-number><kind>A1</kind><date>20140102</date></document-id><sources><source name="SEA" category="XI" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT335744051" load-source="docdb" ucid="US-20140049295-A1"><document-id format="epo"><country>US</country><doc-number>20140049295</doc-number><kind>A1</kind><date>20140220</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT335743348" load-source="docdb" ucid="US-5051609-A"><document-id format="epo"><country>US</country><doc-number>5051609</doc-number><kind>A</kind><date>19910924</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL67567693" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR1103318550" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>DELTA ELECTRONICS SHANGHAI CO</last-name><address><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR1103322640" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>DELTA ELECTRONICS (SHANGHAI) CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101645369" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Delta Electronics (Shanghai) Co., Ltd.</last-name><iid>101369514</iid><address><street>1F&amp;7F&amp;8F, Building 1 No.1675 Huadong Road, Pudong</street><city>201209 Shanghai</city><country>CN</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103324790" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>JIANG TAO</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103319326" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>JIANG, TAO</last-name></addressbook></inventor><inventor mxw-id="PPAR1101647479" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>JIANG, TAO</last-name><address><street>Delta Electronics (Shanghai) Co., Ltd. 1F&amp;7F&amp;8F, Building 1 No. 1675 Huadong Road Pudong</street><city>201209 Shanghai</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103305139" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>Qiao li-feng</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103332661" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>QIAO, Li-feng</last-name></addressbook></inventor><inventor mxw-id="PPAR1101644320" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>QIAO, Li-feng</last-name><address><street>Delta Electronics (Shanghai) Co., Ltd. 1F&amp;7F&amp;8F, Building 1 No. 1675 Huadong Road Pudong</street><city>201209 Shanghai</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103325529" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>Huang jian-gang</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103325239" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>HUANG, Jian-gang</last-name></addressbook></inventor><inventor mxw-id="PPAR1101641416" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>HUANG, Jian-gang</last-name><address><street>Delta Electronics (Shanghai) Co., Ltd. 1F&amp;7F&amp;8F, Building 1 No. 1675 Huadong Road Pudong</street><city>201209 Shanghai</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103330650" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>TAO YANG-YANG</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103343289" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>TAO, YANG-YANG</last-name></addressbook></inventor><inventor mxw-id="PPAR1101644654" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>TAO, YANG-YANG</last-name><address><street>Delta Electronics (Shanghai) Co., Ltd. 1F&amp;7F&amp;8F, Building 1 No. 1675 Huadong Road Pudong</street><city>201209 Shanghai</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103340503" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>GAN HONG-JIAN</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103303834" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>GAN, HONG-JIAN</last-name></addressbook></inventor><inventor mxw-id="PPAR1101644479" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>GAN, HONG-JIAN</last-name><address><street>Delta Electronics (Shanghai) Co., Ltd. 1F&amp;7F&amp;8F, Building 1 No. 1675 Huadong Road Pudong</street><city>201209 Shanghai</city><country>CN</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101646503" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Giannesi, Simona</last-name><suffix>et al</suffix><iid>100048400</iid><address><street>Porta, Checcacci &amp; Associati S.p.A. Via Trebbia, 20</street><city>20135 Milano</city><country>IT</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS660607365" load-source="docdb">AL</country><country mxw-id="DS660682088" load-source="docdb">AT</country><country mxw-id="DS660607371" load-source="docdb">BE</country><country mxw-id="DS660782450" load-source="docdb">BG</country><country mxw-id="DS660604697" load-source="docdb">CH</country><country mxw-id="DS660685087" load-source="docdb">CY</country><country mxw-id="DS660682089" load-source="docdb">CZ</country><country mxw-id="DS660607372" load-source="docdb">DE</country><country mxw-id="DS660685088" load-source="docdb">DK</country><country mxw-id="DS660685089" load-source="docdb">EE</country><country mxw-id="DS660682173" load-source="docdb">ES</country><country mxw-id="DS660782451" load-source="docdb">FI</country><country mxw-id="DS660782452" load-source="docdb">FR</country><country mxw-id="DS660607373" load-source="docdb">GB</country><country mxw-id="DS660685090" load-source="docdb">GR</country><country mxw-id="DS660607374" load-source="docdb">HR</country><country mxw-id="DS660682090" load-source="docdb">HU</country><country mxw-id="DS660604698" load-source="docdb">IE</country><country mxw-id="DS660607379" load-source="docdb">IS</country><country mxw-id="DS660782453" load-source="docdb">IT</country><country mxw-id="DS660685111" load-source="docdb">LI</country><country mxw-id="DS660607763" load-source="docdb">LT</country><country mxw-id="DS660682099" load-source="docdb">LU</country><country mxw-id="DS660607764" load-source="docdb">LV</country><country mxw-id="DS660607765" load-source="docdb">MC</country><country mxw-id="DS660682653" load-source="docdb">MK</country><country mxw-id="DS660682654" load-source="docdb">MT</country><country mxw-id="DS660682100" load-source="docdb">NL</country><country mxw-id="DS660607380" load-source="docdb">NO</country><country mxw-id="DS660682101" load-source="docdb">PL</country><country mxw-id="DS660607775" load-source="docdb">PT</country><country mxw-id="DS660682102" load-source="docdb">RO</country><country mxw-id="DS660607776" load-source="docdb">RS</country><country mxw-id="DS660682115" load-source="docdb">SE</country><country mxw-id="DS660607777" load-source="docdb">SI</country><country mxw-id="DS660685112" load-source="docdb">SK</country><country mxw-id="DS660685113" load-source="docdb">SM</country><country mxw-id="DS660682659" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479634" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A driving device is configured to drive a power semiconductor switch module 900 based on a main control signal. The driving device includes a voltage-modulating unit 110 and a driving module 130. When the voltage-modulating unit receives a protection signal, the voltage-modulating unit generates a turn-off pulse signal based on the protection signal. Moreover, the driving module is configured to turn off the power semiconductor switch module based on the turn-off pulse signal. Also disclosed herein is a driving method.
<img id="iaf01" file="imgaf001.tif" wi="132" he="87" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759446" lang="EN" source="EPO" load-source="docdb"><p>A driving device is configured to drive a power semiconductor switch module 900 based on a main control signal. The driving device includes a voltage-modulating unit 110 and a driving module 130. When the voltage-modulating unit receives a protection signal, the voltage-modulating unit generates a turn-off pulse signal based on the protection signal. Moreover, the driving module is configured to turn off the power semiconductor switch module based on the turn-off pulse signal. Also disclosed herein is a driving method.</p></abstract><description mxw-id="PDES98404335" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>BACKGROUND</b></heading><heading id="h0002">Field of Invention</heading><p id="p0001" num="0001">The present invention relates to an electronic device and a method for controlling the same. More particularly, the present invention relates to a driving device and a driving method.</p><heading id="h0003">Description of Related Art</heading><p id="p0002" num="0002">In the driving device of serially-connected insulated gate bipolar transistors (IGBTs), the way of transmitting the driving signal plays a critical role. If an error occurs in the transmission process of the driving signal, the driving device cannot effectively control the serially-connected IGBTs.</p><p id="p0003" num="0003">Generally, the driving device may use a logic level signal with a high-to-low voltage level, e.g. the pulse-width-modulation (PWM) signal, as a control signal for driving the serially-connected IGBTs. Briefly, the transmission process of the PWM signal modulates the PWM signal into a positive-negative pulse signal, which is transmitted using a transformer, and then the positive-negative pulse signal is demodulated by a demodulating circuit to obtain the driving signal. Subsequently, the above-mentioned driving signal is used to drive the serially-connected IGBTs.</p><p id="p0004" num="0004">However, the driving device is in an abnormal status generates severe electromagnetic interruption; in this case, the last negative pulse signal of the modulated PWM signal will be interfered and hence cannot be successfully demodulated by the demodulating circuit. As such, the serially-connected IGBT that should have been turned off will not be turned off.</p><p id="p0005" num="0005">In view of the foregoing, problems and disadvantages associated with existing products still await improvements and solutions that those skilled in the art have been looking for.<!-- EPO <DP n="2"> --></p><heading id="h0004"><b>SUMMARY</b></heading><p id="p0006" num="0006">The following presents a simplified summary of the disclosure in order to provide a basic understanding to the reader. This summary is not an extensive overview of the disclosure and it does not identify key/critical elements of the present disclosure or delineate the scope of the present disclosure.</p><p id="p0007" num="0007">One aspect of the present disclosure is directed to a driving device, which is configured to drive the power semiconductor switch module based on a main control signal. Said driving device comprises a voltage-modulating unit and a driving module. When the voltage-modulating unit receives the protection signal, the voltage-modulating unit generates a turn-off pulse signal based on the protection signal. Moreover, said driving module is configured to turn off the power semiconductor switch module based on the turn-off pulse signal.</p><p id="p0008" num="0008">Another aspect of the present disclosure is directed to a driving method. Said driving method drives a power semiconductor switch module based on a main control signal. Said driving method comprises the following steps: when receiving a protection signal, generating a turn-off pulse signal based on the protection signal; and turning off the power semiconductor switch module based on the turn-off pulse signal.</p><p id="p0009" num="0009">In view of the foregoing, embodiments of the present disclosure provide a driving device and a driving method to improve the problems of failure to drive the power semiconductor switch module correctly caused by the driving signal being interrupted during the transmission process.</p><p id="p0010" num="0010">These and other features, aspects, and advantages of the present disclosure, as well as the technical means and embodiments employed by the present disclosure, will become better understood with reference to the following description in connection with the accompanying drawings and appended claims.<!-- EPO <DP n="3"> --></p><heading id="h0005"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0011" num="0011">The disclosure can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:
<ul><li><figref idrefs="f0001">Figure 1A</figref> is a schematic diagram of a driving device according to one embodiment of the present disclosure;</li><li><figref idrefs="f0002">Figure 1B</figref> is a schematic diagram of a transforming unit of a driving device according to yet another embodiment of the present disclosure;</li><li><figref idrefs="f0002">Figure 1C</figref> is a schematic diagram of a transforming unit of a driving device according to still another embodiment of the present disclosure;</li><li><figref idrefs="f0003">Figure 2</figref> is a schematic diagram of a driving device according to another embodiment of the present disclosure;</li><li><figref idrefs="f0004">Figure 3</figref> is a schematic diagram of a driving device according to yet another embodiment of the present disclosure;</li><li><figref idrefs="f0005">Figure 4</figref> is a schematic diagram of a driving device according to still another embodiment of the present disclosure;</li><li><figref idrefs="f0006">Figure 5A</figref> is a schematic diagram of a driving device according to yet another embodiment of the present disclosure;</li><li><figref idrefs="f0007">Figure 5B</figref> is a schematic diagram of the waveform of a driving device according to another embodiment of the present disclosure;</li><li><figref idrefs="f0007">Figure 5C</figref> is a schematic diagram of the waveform of a driving device according to yet another embodiment of the present disclosure;</li><li><figref idrefs="f0008">Figure 6</figref> is a schematic diagram of a driving device according to still another embodiment of the present disclosure;</li><li><figref idrefs="f0009">Figure 7</figref> is a schematic diagram of a driving device according to another embodiment of the present disclosure;</li><li><figref idrefs="f0010">Figure 8</figref> is a schematic diagram of a driving device according to yet another embodiment of the present disclosure;</li><li><figref idrefs="f0011">Figure 9</figref> is a schematic diagram of a driving device according to still another embodiment of the present disclosure;</li><li><figref idrefs="f0012">Figure 10</figref> is a schematic diagram of a driving device according to another embodiment of the present disclosure;<!-- EPO <DP n="4"> --></li><li><figref idrefs="f0013">Figure 11</figref> is a schematic diagram of a driving device according to still another embodiment of the present disclosure;</li><li><figref idrefs="f0014">Figure 12A</figref> is a schematic diagram of a driving device according to another embodiment of the present disclosure;</li><li><figref idrefs="f0015">Figure 12B</figref> is a schematic diagram of the waveform of a driving device according to yet another embodiment of the present disclosure;</li><li><figref idrefs="f0016">Figure 13</figref> is a schematic diagram of a driving device according to still another embodiment of the present disclosure;</li><li><figref idrefs="f0017">Figure 14</figref> is a schematic diagram of a driving device according to another embodiment of the present disclosure;</li><li><figref idrefs="f0018">Figure 15</figref> is a schematic diagram of a driving device according to yet another embodiment of the present disclosure; and</li><li><figref idrefs="f0019">Figure 16</figref> is a flow diagram illustrating a driving method according to one embodiment of the present disclosure.</li></ul></p><p id="p0012" num="0012">In accordance with common practice, the various described features/elements are not drawn to scale but instead are drawn to best illustrate specific features/elements relevant to the present disclosure. Also, wherever possible, like or the same reference numerals are used in the drawings and the description to refer to the same or like parts.</p><heading id="h0006"><b>DETAILED DESCRIPTION</b></heading><p id="p0013" num="0013">The detailed description provided below in connection with the appended drawings is intended as a description of the present examples and is not intended to represent the only forms in which the present example may be constructed or utilized. The description sets forth the functions of the example and the sequence of steps for constructing and operating the example. However, the same or equivalent functions and sequences may be accomplished by different examples.</p><p id="p0014" num="0014">Unless otherwise defined herein, scientific and technical terminologies employed in the present disclosure shall have the meanings that are commonly understood and used by one of ordinary skill in the art. Unless otherwise required by context, it will be understood that singular<!-- EPO <DP n="5"> --> terms shall include plural forms of the same and plural terms shall include the singular</p><p id="p0015" num="0015">Further, as used herein, the term "couple" refers to the direct or indirect physical or electrical contact between or among two or more components, or the mutual operation or action of two or more components.</p><p id="p0016" num="0016">To address the problems of failure to drive the power semiconductor switch module correctly caused by the driving signal being interrupted during the transmission process, the present disclosure provides a driving device; the driving mechanism of said driving device can normally drive the switch component despite the occurrence of the interruption. Said driving device and driving mechanism thereof are described in detail hereinbelow.</p><p id="p0017" num="0017"><figref idrefs="f0001">Figure 1A</figref> is a schematic diagram of a driving device 100 according to one embodiment of the present disclosure. Generally, the driving device 100 drives the power semiconductor switch module 900 based on the main control signal PWM (a logic level signal with a high-to-low voltage level). As illustrated in <figref idrefs="f0001">Figure 1A</figref>, the driving device 100 comprises a voltage-modulating unit 110, a transforming unit 120 and a driving module 130. Regarding the structural connection, the voltage-modulating unit 110 is coupled with the transforming unit 120, and the transforming unit 120 is coupled with the driving module 130.</p><p id="p0018" num="0018">In operation, when the voltage-modulating unit 110 receives the protection signal S<sub>pro</sub>, the voltage-modulating unit 110 generates a turn-off pulse signal based on the protection signal S<sub>pro</sub>. Subsequently, the transforming unit 120 transmits the turn-off pulse signal from the voltage-modulating unit 110 to the driving module 130. The driving module 130 turns off the power semiconductor switch module 900 based on the turn-off pulse signal.</p><p id="p0019" num="0019">In one embodiment, said turn-off pulse signal can be a negative pulse signal. Said negative pulse signal is not limited to the types of current or voltage. Moreover, the pulse-width of said negative pulse signal is wider than the pulse-width of the negative-narrow pulse signal that is commonly used to turn off the power semiconductor switch module.<!-- EPO <DP n="6"> --> Subsequently, the driving module 130 turns off the power semiconductor switch module 900 based on the wider negative pulse signal.</p><p id="p0020" num="0020">In this way, even when the main control signal is interrupted during the transmission process, once the voltage-modulating unit 110 of the driving device 100 receives the protection signal S<sub>pro</sub>, the voltage-modulating unit 110 generates a turn-off pulse signal, and since the pulse-width of the turn-off pulse signal is wider, it can make sure that the driving module 130 can effectively turn off the power semiconductor switch module 900 based on the turn-off pulse signal.</p><p id="p0021" num="0021">Referring to <figref idrefs="f0001">Figure 1A</figref>, in one embodiment, if the voltage-modulating unit 110 does not receive the protection signal S<sub>pro</sub>, the main control signal PWM would be modulated into the positive-narrow pulse signal and the negative-narrow pulse signal by the voltage-modulating unit 110, wherein the positive-narrow pulse signal is a turn-on pulse signal (for example, the width of the turn-on pulse signal can be any value of 50 ns-10 µs) configured to turn on the power semiconductor power module 900; the negative-narrow pulse signal is a turn-off pulse signal (for example, the width of the turn-off pulse signal can be any value of 50 ns-10 µs) configured to turn off the power semiconductor switch module 900, and the positive-narrow pulse signal and the negative-narrow pulse signal are transmitted to the driving module 130 via the transforming unit 120. Subsequently, the driving module 130 demodulates and amplifies the positive-narrow pulse signal and the negative-narrow pulse signal to generate the driving signal for turning-on and turning-off the power semiconductor switch module 900. In the present embodiment, when the driving module 130 receives the positive-narrow pulse signal, the received positive-narrow pulse signal is latched at a high voltage level, and when the driving module 130 receives the negative-narrow pulse signal, the received negative-narrow pulse signal is latched at a low voltage level. In other words, the driving module 130 restores the received positive-narrow pulse signal and negative-narrow pulse signal into the driving signal having the<!-- EPO <DP n="7"> --> high-to-low voltage level, and amplifies the driving signal, thereby allowing it to drive the power semiconductor switch module 900.</p><p id="p0022" num="0022">In another embodiment, the driving module 130 may comprise a driving unit 132 and a driving unit 134, and the power semiconductor switch module 900 may comprise a power semiconductor switch 910 and a power semiconductor switch 920. Regarding the structural connection, the driving unit 132 is coupled with the power semiconductor switch 910, while the driving unit 134 is coupled with the power semiconductor switch 920. In operation, the driving unit 132 is configured to drive the power semiconductor switch 910, while the driving unit 134 is configured to drive the power semiconductor switch 920. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0001">Figure 1A</figref>, persons having ordinary skill in the art may flexibly arrange the number of the power semiconductor switch in the power semiconductor switch module 900 and arrange the number of the driving unit in the driving module 130 correspondingly depending on the actual needs, so as to allow the driving module 130 may effectively drive the power semiconductor switch module 900.</p><p id="p0023" num="0023">On the other hand, the power semiconductor switch 910 and the power semiconductor switch 920 can be serially-connected, said two serially-connected power semiconductor switches 910, 920 can be a part of an upper-bridge arm/lower-bridge arm, or they can be the whole upper-bridge arm/lower-bridge arm. Further, the power semiconductor switch module 900 may only comprise a single power semiconductor switch, and correspondingly, the driving module 130 may only comprise a single driving unit, depending on the actual needs.</p><p id="p0024" num="0024"><figref idrefs="f0002">Figure 1B</figref> is a schematic diagram of a transforming unit 120 of a driving device 100 according to another embodiment of the present disclosure. It should be noted that, the transforming unit 120 illustrated in <figref idrefs="f0001">Figure 1A</figref> can be implemented by the structure shown in <figref idrefs="f0002">Figure 1B</figref>. As illustrated, the transformer of said transforming unit 120 comprises a primary winding and at least one secondary winding. For example, the<!-- EPO <DP n="8"> --> transformer comprises a primary winding 1 and the secondary winding(s) 1_1∼1_j<sub>1</sub>, where j<sub>1</sub> is a positive integer, and so on. Moreover, the primary winding 1 of said transformer is coupled with the voltage-modulating unit 110, while the secondary winding 1_1∼1_j<sub>1</sub> of the transformer is coupled with the driving unit 132, 134 of the driving module 130. In another embodiment, the transforming unit 120 may also comprise a plurality of transformers, the structure of these transformer is the same as the structure shown in <figref idrefs="f0002">Figure 1B</figref>, and hence will not be described herein in detail; the primary windings of these transformer are serially-connected, and the two terminals of the structure composed of the serially-connected primary windings are electrically coupled with the voltage-modulating unit 110.</p><p id="p0025" num="0025"><figref idrefs="f0002">Figure 1C</figref> is a schematic diagram of a transforming unit 120 of a driving device 100 according to yet another embodiment of the present disclosure. It should be noted that, the transforming unit 120 illustrated in <figref idrefs="f0001">Figure 1A</figref> can be implemented by the structure shown in <figref idrefs="f0002">Figure 1C</figref>. As illustrated, the transforming unit 120 may comprise N transformers; each transformer comprises a primary winding and a secondary winding. Moreover, the primary windings of all the transformers are serially-connected, and the two terminals of the structure composed of the serially-connected primary windings are electrically coupled with the voltage-modulating unit 110. On the other hand, each secondary winding of each transformer is electrically coupled with the driving unit 132, 134 of the driving module 130. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0002">Figure 1B and Figure 1C</figref>, which is only provided to exemplify one embodiment of the present disclosure.</p><p id="p0026" num="0026"><figref idrefs="f0003">Figure 2</figref> is a schematic diagram of a driving device 100A according to another embodiment of the present disclosure. Compared with <figref idrefs="f0001">Figure 1A</figref>, <figref idrefs="f0003">Figure 2</figref> illustrates an implementation of the voltage-modulating unit 110. As illustrated in <figref idrefs="f0003">Figure 2</figref>, the voltage-modulating unit 110 comprises a signal processing unit 112 and a turn-off circuit 114. Regarding the structural connection, the signal processing unit 112 is coupled between<!-- EPO <DP n="9"> --> the turn-off circuit 114 and the transforming unit 120. In operation, the signal processing unit 112 receives the main control signal PWM. Moreover, the turn-off circuit 114 receives the protection signal S<sub>pro</sub> and generates a driving-regulating signal VT based on the protection signal S<sub>pro</sub>. Subsequently, the signal processing unit 112 generates a turn-off pulse signal based on the driving-regulating signal VT. Said turn-off pulse signal is transmitted to the driving module 130 via the transforming unit 120 to turn off the power semiconductor switch module 900. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0003">Figure 2</figref>, which is only provided to exemplify one embodiment of the present disclosure.</p><p id="p0027" num="0027"><figref idrefs="f0004">Figure 3</figref> is a schematic diagram of a driving device 100B according to embodiments of the present disclosure. Compared with the driving device 100A shown in <figref idrefs="f0003">Figure 2</figref>, the driving device 100B of <figref idrefs="f0004">Figure 3</figref> further comprises a control circuit 150. Regarding the structural connection, the control circuit 150 is coupled with the signal processing unit 112. In operation, initially, the control circuit 150 is used to provide the main control signal PWM to the signal processing unit 112. However, once the control circuit 150 receives the protection signal S<sub>pro</sub>, the control circuit 150 stops providing the main control signal PWM to the signal processing unit 112. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0004">Figure 3</figref>, which is only provided to exemplify one embodiment of the present disclosure.</p><p id="p0028" num="0028">It should be noted that the power semiconductor switch module 900 shown in <figref idrefs="f0004">Figure 3</figref> is only one power semiconductor switch module of the inverter. In practice, the inverter may comprise a plurality of power semiconductor switch modules (not shown), and these power semiconductor switch module can be serially-connected, and each power semiconductor switch module may comprise one or more power semiconductor switches, these power semiconductor switches can be connected in series or in parallel, and the control circuit 150, after receiving<!-- EPO <DP n="10"> --> the protection signal S<sub>pro</sub>, can turn off all the power semiconductor switch modules in the whole inverter, so that the whole system stops operating.</p><p id="p0029" num="0029"><figref idrefs="f0005">Figure 4</figref> is a schematic diagram of a driving device 100C according to embodiments of the present disclosure. Compared with <figref idrefs="f0004">Figure 3</figref>, <figref idrefs="f0005">Figure 4</figref> illustrates one implementation of the signal processing unit 112. As illustrated in <figref idrefs="f0005">Figure 4</figref>, the signal processing unit 112 comprises a logic unit 111 and a pulse-width modulating unit 113. Regarding the structural connection, the control circuit 150 is coupled with the logic unit 111, the logic unit 111 is coupled with the pulse-width modulating unit 113, and the pulse-width modulating unit 113 is coupled between the turn-off circuit 114 and the transforming unit 120. In operation, the pulse-width modulating unit 113 receives the driving-regulating signal and generates a turn-off pulse signal based on the driving-regulating signal VT. Said turn-off pulse signal is transmitted to the driving module 130 via the transforming unit 120 to turn off the power semiconductor switch module 900.</p><p id="p0030" num="0030">In one embodiment, referring to <figref idrefs="f0005">Figure 4</figref>, initially, the logic unit 111 is used to receive the main control signal PWM and provide the main control signal PWM to the pulse-width modulating unit 113. However, once the logic circuit 111 receives the protection signal S<sub>pro</sub>, the logic unit 111 performs logic operation to the main control signal PWM and protection signal S<sub>pro</sub> so as to stop providing the main control signal PWM to the pulse-width modulating unit 113. For example, the logic unit 111 can be implemented using the NOR scheme. After the logic unit 111 receives the protection signal S<sub>pro</sub>, the logic unit 111 firstly performs logic operation to the protection signal S<sub>pro</sub> and the main control signal PWM, so as to stop providing the main control signal PWM. In other words, the logic unit 111 outputs a low level signal.</p><p id="p0031" num="0031">In another embodiment, the control circuit 150 and the logic unit 111 may receive the protection signal S<sub>pro</sub> at the same time. Subsequently, the logic unit 111 stops providing the main control signal PWM to the pulse-width modulating unit 113, while the control circuit 150, after receiving the protection signal S<sub>pro</sub>, stops providing the main control signal<!-- EPO <DP n="11"> --> PWM to the logic unit 111, so as to turn off all the power semiconductor switch modules of the whole inverter, so that the whole system stops operating. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0005">Figure 4</figref>, which is only provided to exemplify one embodiment of the present disclosure.</p><p id="p0032" num="0032"><figref idrefs="f0006">Figure 5A</figref> is a schematic diagram of a driving device 100D according to embodiments of the present disclosure. Compared with <figref idrefs="f0005">Figure 4</figref>, <figref idrefs="f0006">Figure 5A</figref> illustrates an implementation of a logic unit 111. As illustrated in <figref idrefs="f0006">Figure 5A</figref>, the logic unit 111 receives the main control signal PWM, so as to output the first control signal P1 and the second control signal P2. The output time of the first control signal P1 and the output time of the second control signal P2 are spaced by a pre-determined delay time. Said pre-determined time can be determined depending on actual conditions. When the logic unit 111 receives the protection signal S<sub>pro</sub>, the logic unit 111 performs logic operation to the main control signal PWM and the protection signal S<sub>pro</sub>, so as to stop outputting the first control signal P1 and the second control signal P2.</p><p id="p0033" num="0033">Still referring to <figref idrefs="f0006">Figure 5A</figref>, the logic unit 111 may comprise a logic gate circuit 111A and a delay circuit 111B. Regarding the structural connection, the logic gate circuit 111A is coupled between the control circuit 150 and the delay circuit 111 B. In operation, the logic gate circuit 111A receives the main control signal PWM to output the first control signal P1. On the other hand, the delay circuit 111 B is configured to receive and perform delay operation to the first control signal P1 to generate a second control signal P2. Therefore, the output time of the first control signal P1 and the output time of the second control signal P2 are spaced by a pre-determined delay time.</p><p id="p0034" num="0034">Further, compared with <figref idrefs="f0005">Figure 4</figref>, <figref idrefs="f0006">Figure 5A</figref> illustrates one implementation of the pulse-width modulating unit 113 and the turn-off circuit 114. As illustrated in <figref idrefs="f0006">Figure 5A</figref>, the pulse-width modulating unit 113 comprises a first input terminal IN1 and a second input terminal IN2. Regarding the structural connection, the first input terminal IN1 of the<!-- EPO <DP n="12"> --> pulse-width modulating unit 113 is coupled with the logic gate circuit 111A, while the second input terminal IN2 is coupled with the delay circuit 111 B. In operation, the turn-off circuit 114 is configured to receive the protection signal and generate a first driving-regulating signal VT1 and a second driving-regulating signal VT2 based on the protection signal S<sub>pro</sub>. Moreover, the first input terminal IN1 can receive the first control signal P1 and the first driving-regulating signal VT1, while the second input terminal IN2 can receive the second control signal P2 and the second driving-regulating signal VT2. When the turn-off circuit 114 receives the protection signal S<sub>pro</sub>, the pulse-width modulating unit 113 generates a turn-off pulse signal based on the first driving-regulating signal VT1 and the second driving-regulating signal VT2.</p><p id="p0035" num="0035">In one embodiment, referring to <figref idrefs="f0006">Figure 5A</figref>, the turn-off circuit 114 comprises an input terminal 114A, a level-lowering unit 114B and a level-elevating unit 114C. Regarding the structural connection, the level-lowering unit 114B is coupled between the input terminal 114A and the first input terminal IN1 of the pulse-width modulating unit 113, and the level-elevating unit 114C is coupled between the input terminal 114A and the second input terminal IN2 of the pulse-width modulating unit 113. In operation, when the level-lowering unit 114B receives the protection signal S<sub>pro</sub>, the level-lowering unit 114B outputs the first driving-regulating signal VT1 to the first input terminal IN1 of the pulse-width modulating unit 113, thereby lowering the first input terminal IN1 to a low level. On the other hand, wherein when level-elevating unit 114C receives the protection signal S<sub>pro</sub>, the level-elevating unit 114C outputs the second driving-regulating signal VT2 to the second input terminal IN2 of the pulse-width modulating unit 113, thereby elevating the second input terminal IN2 to the high level. Then, the pulse-width modulating unit 113 generates a turn-off pulse signal based on the first driving-regulating signal VT1 and the second driving-regulating signal VT2; that is, the pulse-width modulating unit 113 generates a turn-off pulse signal based on the low level of the first input terminal IN1 and the high level of the second input<!-- EPO <DP n="13"> --> terminal IN2. Said turn-off pulse signal is transmitted to the driving module 130 via the transforming unit 120 to turn off the power semiconductor switch module 900.</p><p id="p0036" num="0036">In another embodiment, referring to <figref idrefs="f0006">Figure 5A</figref>, the level-lowering unit 114B comprises a transistor Q2. Said transistor Q2 comprises a first terminal, a control terminal and a second terminal. Regarding the structural connection, the first terminal is coupled with the first input terminal IN1 of the pulse-width modulating unit 113, the control terminal is coupled with the input terminal 114A of the turn-off circuit 114, and the second terminal is coupled with the ground terminal 800. In yet another embodiment, the level-elevating unit 114C comprises a transistor Q1. Said transistor Q1 comprises a first terminal, a control terminal, and a second terminal. Regarding the structural connection, the first terminal is coupled with the second input terminal IN2 of the pulse-width modulating unit 113, and the control terminal is coupled with the input terminal 114A of the turn-off circuit 114. On the other hand, the second terminal can be configured to receive the power supply V<sub>cc</sub>.</p><p id="p0037" num="0037">In still another embodiment, referring to <figref idrefs="f0006">Figure 5A</figref>, the turn-off circuit 114 further comprises a pulse-width modulator 114D. Said pulse-width modulator 114D is coupled between the input terminal 114A of the turn-off circuit 114 and the control terminal of the transistor Q1, and is configured to adjust the pulse-width of turn-off pulse signal. For example, the pulse-width modulator 114D comprises a capacitor C1 and a resistor R1, and the capacitor C1 and resistor R1 respectively comprise a first terminal and a second terminal. Regarding the structural connection, the first terminal of the capacitor C1 is coupled with the input terminal 114A of the turn-off circuit 114, the first terminal of the resistor R1 is coupled with the second terminal of the capacitor C1, while the second terminal of the resistor R1 is coupled with the control terminal of the transistor Q1. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0006">Figure 5A</figref>, which is only provided to exemplify one embodiment of the present disclosure.<!-- EPO <DP n="14"> --></p><p id="p0038" num="0038"><figref idrefs="f0007">Figure 5B</figref> is a schematic diagram of the waveform of the driving device 100D according to embodiments of the present disclosure. As illustrated in <figref idrefs="f0007">Figure 5B</figref>, the schematic waveform of the driving device 100D is measured when the protection signal S<sub>pro</sub> arrives after the main control signal PWM wave (during the turn-off process). More specifically, in <figref idrefs="f0007">Figure 5B</figref>, waveforms Sa∼Se respectively corresponds to the waveforms measured at points A∼E marked in <figref idrefs="f0006">Figure 5A</figref>. Referring to <figref idrefs="f0007">Figure 5B</figref>, at t1, the waveform Sa of the main control signal PWM is at low level, indicating that at time point t1, the main control signal PWM has completed. Moreover, referring to the waveforms Se of the protection signal S<sub>pro</sub>, at time point t1, the protection signal S<sub>pro</sub> is generated. In this case, the voltage-modulating unit 110 generates a positive-narrow pulse signal, a negative-narrow pulse signal and a turn-off pulse signal based on the main control signal PWM and the protection signal S<sub>pro</sub>, which are transmitted to the driving module 130 via the transforming unit 120, and demodulated and amplified by the driving module 130, so as to generate a driving signal for turning on and turning off the power semiconductor switches 910, 920 of the power semiconductor switch module 900.</p><p id="p0039" num="0039"><figref idrefs="f0007">Figure 5C</figref> is a schematic diagram of the waveform of the driving device 100D according to embodiments of the present disclosure. As illustrated in <figref idrefs="f0007">Figure 5C</figref>, the schematic waveform of the driving device 100D is measured when the protection signal S<sub>pro</sub> arrives during the main control signal PWM wave (during the turn-on process). Similarly, waveforms Sa∼Se respectively corresponds to the waveforms measured at points A∼E marked in <figref idrefs="f0006">Figure 5A</figref>. Referring to <figref idrefs="f0007">Figure 5C</figref>, at time point t1, the waveforms Sa of the main control signal PWM is at the high level, indicating that it's during the turn-on process. At the same time, at time point t1, the protection signal S<sub>pro</sub> is generated. In this case, the voltage-modulating unit 110 generates a positive-narrow pulse signal and a turn-off pulse signal based on the main control signal PWM and the protection signal S<sub>pro</sub>, which is transferred to the driving module 130 via the transforming unit 120, and demodulated and amplified by the driving<!-- EPO <DP n="15"> --> module 130 so as to generate a driving signal for turning on and turning off the power semiconductor switch modules 910, 920 of the power semiconductor switch module 900.</p><p id="p0040" num="0040"><figref idrefs="f0008">Figure 6</figref> is a schematic diagram of a driving device 100 100E according to embodiments of the present disclosure. Compared with the driving device 100D of <figref idrefs="f0006">Figure 5A</figref>, the signal processing unit 112 of the <figref idrefs="f0008">Figure 6</figref> may not require the logic unit 111. However, as described in detail hereinbelow, the operation method of the control circuit 150 is slightly different. Said control circuit 150 outputs the first control signal P1 and the second control signal P2. In the embodiment, the main control signal comprises the first control signal P1, the second control signal P2. The output time of the first control signal P1 and the output time of the second control signal P2 are spaced by a pre-determined delay time, said pre-determined delay time may be determined depending on actual needs. It should be noted that if the name of the electronic component in <figref idrefs="f0008">Figure 6</figref> is the same as that in <figref idrefs="f0006">Figure 5A</figref>, it means that the two electronic components have the common electrical operation means, and hence, detailed description thereof is omitted herein for the sake of brevity. In other embodiments, the control circuit 150 outputs the first control signal P1, the signal processing unit 112 further comprises a delay circuit configured to receive and perform delay operation to the first control signal P1 so as to generate a second control signal P2; therefore, the output time of the first control signal P1 and the output time of the second control signal P2 are spaced by said pre-determined delay time.</p><p id="p0041" num="0041"><figref idrefs="f0009">Figure 7</figref> is a schematic diagram of a driving device100F according to another embodiment of the present disclosure. Compared with the driving device 100E illustrated in <figref idrefs="f0008">Figure 6</figref>, the signal processing unit 112 of the driving device 100F of <figref idrefs="f0009">Figure 7</figref> further comprises a logic unit 111, said logic unit 111 is coupled with the control circuit 150 and a pulse-width modulating unit 113, and is configured to receive and provide the first control signal P1 and the second control signal P2. When the logic unit 111 receives the protection signal S<sub>pro</sub>, the logic unit 111 performs logic<!-- EPO <DP n="16"> --> operation to the first and the second control signals P1, P2 and protection signal S<sub>pro</sub>, so as to stop outputting the first control signal P1 and the second control signal P2. It should be noted that if the name of the electronic component in <figref idrefs="f0009">Figure 7</figref> is the same as that in <figref idrefs="f0008">Figure 6</figref>, it means that the two electronic components have the common electrical operation means, and hence, detailed description thereof is omitted herein for the sake of brevity.</p><p id="p0042" num="0042"><figref idrefs="f0010">Figure 8</figref> is a schematic diagram of a driving device 100G according to yet another embodiment of the present disclosure. Compared with the driving device 100C illustrated in <figref idrefs="f0005">Figure 4</figref>, one implementation of the pulse-width modulating unit 113 and turn-off circuit 114 is shown in <figref idrefs="f0010">Figure 8</figref>. As illustrated in <figref idrefs="f0010">Figure 8</figref>, the control circuit 150 can be configured to output the first control signal P1, while the voltage-modulating unit 110 comprises a delay circuit 115 and the delay circuit 115 can be configured to receive and perform delay operation to the first control signal P1, so as to generate a second control signal P2. On the other hand, the pulse-width modulating unit 113 comprises a first processing unit IC1 and a second processing unit IC2. Further, the first processing unit IC1 and the second processing unit IC2 respectively comprise an input terminal IN and an enabling terminal EN. Regarding the structural connection, the input terminal IN of the first processing unit IC1 is coupled with the control circuit 150, the enabling terminal EN of the first processing unit IC1 is coupled with the turn-off circuit 114, while the input terminal IN of the second processing unit IC2 is coupled with the delay circuit 115 and the turn-off circuit 114.</p><p id="p0043" num="0043">In operation, the input terminal IN of the first processing unit IC1 may be configured to receive the first control signal P1, while the enabling terminal EN of the first processing unit IC1 is configured to receive the first driving-regulating signal VT1. On the other hand, the input terminal IN of the second processing unit IC2 may be configured to receive the second control signal P2 and the second driving-regulating signal VT2, while the enabling terminal EN of the second processing unit IC2 is configured to<!-- EPO <DP n="17"> --> receive the voltage V<sub>DD</sub>. When the turn-off circuit 114 receives the protection signal S<sub>pro</sub>, the turn-off circuit 114 generates a first driving-regulating signal VT1, and the enabling terminal EN of the first processing unit IC1 makes the first processing unit IC1 be in a disabled operation mode based on the first driving-regulating signal VT1; meanwhile, the second processing unit IC2 is in an enabled operation mode, and therefore, the output terminal OUT of the first processing unit IC1 and the output terminal OUT of the second processing unit IC2 generate a turn-off pulse signal based on the first driving-regulating signal VT1 and the second driving-regulating signal VT2.</p><p id="p0044" num="0044">In one embodiment, referring to <figref idrefs="f0010">Figure 8</figref>, the turn-off circuit 114 comprises a phase inverter 114E. Regarding the structural connection, the phase inverter 114E is coupled between the enabling terminal EN of the first processing unit IC1 and the input terminal 114A of the turn-off circuit 114. In operation, the phase inverter 114E is configured to invert the phase of the protection signal S<sub>pro</sub> so as to generate a first driving-regulating signal VT1 to the enabling terminal EN of the first processing unit IC1. In another embodiment, the turn-off circuit 114A comprises a level-elevating unit 114C. Regarding the structural connection, the level-elevating unit 114C is coupled between input terminal 114A of the turn-off circuit and the input terminal IN of the second processing unit IC2. In operation, when the level-elevating unit 114C receives the protection signal S<sub>pro</sub>, the level-elevating unit 114C outputs the second driving-regulating signal VT2.</p><p id="p0045" num="0045">In still another embodiment, referring to <figref idrefs="f0010">Figure 8</figref>, the level-elevating unit 114C comprises a transistor Q1. Said transistor Q1 comprises a first terminal, a control terminal, and a second terminal. Regarding the structural connection, the first terminal is coupled with the input terminal IN of the second processing unit IC2, and the control terminal is coupled with the input terminal 114A of the turn-off circuit 114. On the other hand, the second terminal may be configured to receive the power supply V<sub>cc</sub>. In yet another embodiment, the turn-off circuit 114 further comprises a<!-- EPO <DP n="18"> --> pulse-width modulator 114D. The pulse-width modulator 114D is coupled between the input terminal 114A of the turn-off circuit 114 and the control terminal of the transistor Q1, and is configured to adjust the pulse-width of turn-off pulse signal. More specifically, the pulse-width modulator 114D comprises a capacitor C1 and a resistor R1, while the capacitor C1 and the resistor R1 respectively comprise a first terminal and a second terminal. Regarding the structural connection, the first terminal of the capacitor C1 is coupled with the input terminal 114A of the turn-off circuit 114, the first terminal of the resistor R1 is coupled with the second terminal of the capacitor C1, while the second terminal of the resistor R1 is coupled with the control terminal of the transistor Q1. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0010">Figure 8</figref>, which is only provided to exemplify one embodiment of the present disclosure.</p><p id="p0046" num="0046"><figref idrefs="f0011">Figure 9</figref> is a schematic diagram of a driving device 100H according to embodiments of the present disclosure. Compared with the driving device 100G shown in <figref idrefs="f0010">Figure 8</figref>, the driving device 100H illustrated in <figref idrefs="f0011">Figure 9</figref> may not require a delay circuit 115. However, as described in detail hereinbelow, the operation method of the control circuit 150 is slightly different. Said control circuit 150 outputs the first control signal P1 and the second control signal P2. The output time of the first control signal P1 and the output time of the second control signal P2 are spaced by a pre-determined delay time, said pre-determined delay time may be determined depending on actual needs. It should be noted that if the name of the electronic component in <figref idrefs="f0011">Figure 9</figref> is the same as that in <figref idrefs="f0010">Figure 8</figref>, it means that the two electronic components have the common electrical operation means, and hence, detailed description thereof is omitted herein for the sake of brevity.</p><p id="p0047" num="0047"><figref idrefs="f0012">Figure 10</figref> is a schematic diagram of a driving device 100I according to embodiments of the present disclosure. Compared with <figref idrefs="f0010">Figure 8</figref>, in the turn-off circuit 114 of <figref idrefs="f0012">Figure 10</figref>, a level-lowering unit 114B is used to substitute the phase inverter 114E of the turn-off circuit 114 shown in <figref idrefs="f0010">Figure 8</figref>. Said level-lowering unit 114B is coupled between the input<!-- EPO <DP n="19"> --> terminal 114A and the first processing unit IC1, and is configured to receive a voltage. When the level-lowering unit 114B receives the protection signal S<sub>pro</sub>, the level-lowering unit 114B disables the enabling terminal EN of the first processing unit IC1 so as to generate a first driving-regulating signal VT1, that is, the first processing unit IC1 is in a disabled mode.</p><p id="p0048" num="0048">In one embodiment, referring to <figref idrefs="f0012">Figure 10</figref>, the level-lowering unit 114B comprises a transistor Q2. Said transistor Q2 comprises a first terminal, a control terminal and a second terminal. Regarding the structural connection, the first terminal is coupled with the enabling terminal EN of the first processing unit IC1, the control terminal is coupled with the input terminal 114A of the turn-off circuit 114, and the second terminal is coupled with ground terminal 800. However, the present disclosure is not limited to the circuit arrangement shown in <figref idrefs="f0012">Figure 10</figref>, which is only provided to exemplify one embodiment of the present disclosure.</p><p id="p0049" num="0049"><figref idrefs="f0013">Figure 11</figref> is a schematic diagram of a driving device 100J according to embodiments of the present disclosure. Compared with the driving device 100I illustrated in <figref idrefs="f0012">Figure 10</figref>, the driving device 100J shown in <figref idrefs="f0013">Figure 11</figref> may not require a delay circuit 115. However, as described in detail hereinbelow, the operation method of the control circuit 150 is slightly different. Said control circuit 150 outputs the first control signal P1 and the second control signal P2. The output time of the first control signal P1 and the output time of the second control signal P2 are spaced by a pre-determined delay time, said pre-determined delay time may be determined depending on actual needs. It should be noted that if the name of the electronic component in <figref idrefs="f0013">Figure 11</figref> is the same as that in <figref idrefs="f0012">Figure 10</figref>, it means that the two electronic components have the common electrical operation means, and hence, detailed description thereof is omitted herein for the sake of brevity.</p><p id="p0050" num="0050"><figref idrefs="f0014">Figure 12A</figref> is a schematic diagram of a driving device 100K according to embodiments of the present disclosure. As illustrated in <figref idrefs="f0014">Figure 12A</figref>, the driving device 100K comprises a voltage-modulating unit 110, a transforming unit 120, and a driving module 130. Regarding the<!-- EPO <DP n="20"> --> structural connection, the voltage-modulating unit 110 is coupled with the transforming unit 120, and the transforming unit 120 is coupled with the driving module 130.</p><p id="p0051" num="0051">More specifically, the voltage-modulating unit 110 comprises a turn-off circuit 114, a first processing module IC1, a second processing module IC2 and a full-bridge circuit 118. The first processing module IC1 comprises a first input terminal IN1 and a second input terminal IN2; the second processing module IC2 comprises a first input terminal IN1 and a second input terminal IN2. Regarding the structural connection, the first processing module IC1 and the second processing module IC2 are respectively coupled with the turn-off circuit 114, while the full-bridge circuit 118 is coupled between the first processing module IC1 and the second processing module IC2. In operation, the turn-off circuit 114 is configured to receive the protection signal and generates a first driving-regulating signal VT1, a second driving-regulating signal VT2, a third driving-regulating signal VT3 and a fourth driving-regulating signal VT4 based on the protection signal S<sub>pro</sub>. The first input terminal IN1 of the first processing module IC1 is configured to receive he first control signal P1 and first driving-regulating signal VT1, and generate a first output signal O1 based on the first control signal P1 and first driving-regulating signal VT1. The second input terminal IN2 of the first processing module IC1 is configured to receive the second control signal P2 and the second driving-regulating signal VT2, and generate a second output signal 02 based on the second control signal P2 and the second driving-regulating signal VT2. The first input terminal IN1 of the second processing module IC2 is configured to receive on the third control signal P3 and third driving-regulating signal VT3, and generate a third output signal 03 based on the third control signal P3 and third driving-regulating signal VT3. The second input terminal IN2 of the second processing module IC2 is configured to receive the fourth control signal P4 and fourth driving-regulating signal VT4, and generate a fourth output signal 04 based on the fourth control signal P4 and the fourth driving-regulating signal VT4.<!-- EPO <DP n="21"> --> In the embodiment, the main control signal comprises the first control signal P1, the second control signal P2, the third control signal P3 and the fourth control signal P4. When the turn-off circuit 114 receives the protection signal S<sub>pro</sub>, the full-bridge circuit 118 is configured to generate a turn-off pulse signal based on the first output signal O1, the second output signal 02, the third output signal 03 and the fourth output signal 04.</p><p id="p0052" num="0052">In one embodiment, referring to <figref idrefs="f0014">Figure 12A</figref>, the turn-off circuit 114 comprises an input terminal 114A, a first level-lowering unit and a second level-lowering unit. More specifically, the first level-lowering unit comprises a transistor Qa and a resistor Ra, the second level-lowering unit comprises a transistor Qd and a resistor Rd; the transistor Qa and transistor Qd respectively comprise a first terminal, a control terminal and a second terminal. Regarding the structural connection, the first terminal of the transistor Qa is coupled with the first input terminal IN1 of the first processing module IC1, the control terminal of the transistor Qa is coupled with the input terminal 114A of the turn-off circuit 114 via the resistor Ra, the second terminal is configured to be coupled with a ground terminal Gnd. On the other hand, the first terminal of the transistor Qd is coupled with the second input terminal IN2 of the second processing module IC2, the control terminal of the transistor Qd is coupled with the input terminal 114A of the turn-off circuit 114 via the resistor Rd, and the second terminal of the transistor Qd is configured to be coupled with the ground terminal Gnd.</p><p id="p0053" num="0053">In operation, when the first level-lowering unit receives the protection signal S<sub>pro</sub>, the first level-lowering unit outputs a first driving-regulating signal VT1 to the first input terminal IN1 of the first processing module IC1. When the second level-lowering unit receives the protection signal S<sub>pro</sub>, the second level-lowering unit outputs a fourth driving-regulating signal VT4 to the second input terminal IN2 of the second processing module IC2.</p><p id="p0054" num="0054">In another embodiment, referring to <figref idrefs="f0014">Figure 12A</figref>, the turn-off circuit 114 comprises a first level-elevating unit and a second level-elevating unit. More specifically, the first level-elevating unit comprises a transistor Qb,<!-- EPO <DP n="22"> --> and the second level-elevating unit comprises a transistor Qc; the transistor Qb and transistor Qc respectively comprise a first terminal, a control terminal and a second terminal. Regarding the structural connection, the first terminal of the transistor Qb is coupled with the second input terminal IN2 of the first processing module IC1, the control terminal of the transistor Qb is coupled with the input terminal 114A of the turn-off circuit 114, and the second terminal of the transistor Qb is configured to be coupled with the power supply Vcc2. On the other hand, the first terminal of the transistor Qc is coupled with the first input terminal IN1 of the second processing module IC2, the control terminal of the transistor Qc is coupled with the input terminal 114A of the turn-off circuit 114, and the second terminal of the transistor Qc is configured to be coupled with the power supply Vcc2.</p><p id="p0055" num="0055">In operation, when the first level-elevating unit receives the protection signal S<sub>pro</sub>, the first level-elevating unit outputs a second driving-regulating signal VT2 to the second input terminal IN2 of the first processing module IC1. When the second level-elevating unit receives the protection signal S<sub>pro</sub>, the second level-elevating unit outputs a third driving-regulating signal VT3 to the first input terminal IN1 of the second processing module IC2.</p><p id="p0056" num="0056">In still another embodiment, referring to <figref idrefs="f0014">Figure 12A</figref>, the turn-off circuit 114 further comprises a first pulse-width modulator and a second pulse-width modulator. More specifically, the first pulse-width modulator comprises a capacitor Cb and a resistor Rb; the capacitor Cb and the resistor Rb respectively comprise a first terminal and a second terminal. The second pulse-width modulator comprises a capacitor Cc and a resistor Rc; the capacitor Cc and the resistor Rc respectively comprise a first terminal and a second terminal. Regarding the structural connection, the first terminal of the capacitor Cb is coupled with the input terminal 114A of the turn-off circuit 114, the first terminal of the resistor Rb is coupled with the second terminal of the capacitor Cb, and the second terminal of the resistor Rb is coupled with the control terminal of the transistor Qb. On<!-- EPO <DP n="23"> --> the other hand, the first terminal of the capacitor Cc is coupled with the input terminal 114A of the turn-off circuit 114, the first terminal of the resistor Rc is coupled with the second terminal of the capacitor Cc, and the second terminal of the resistor Rc is coupled with the control terminal of the transistor Qc. In operation, the first pulse-width modulator and the second pulse-width modulator are configured to adjust the pulse-width of the turn-off pulse signal.</p><p id="p0057" num="0057"><figref idrefs="f0015">Figure 12B</figref> is a schematic diagram of the waveforms of a driving device according to embodiments of the present disclosure. In another embodiment, referring to both <figref idrefs="f0014">Figure 12A</figref> and <figref idrefs="f0015">Figure 12B</figref>, the driving device 100K further comprises a control circuit 150; the control circuit 150 is configured to generate a first control signal P1, a second control signal P2, a third control signal P3 and a fourth control signal P4. The first control signal P1 and the fourth control signal P4 have the same phase, said second control signal P2 and the third control signal P3 have the same phase, and the output time of the first control signal P1 and the fourth control signal P4 and the output time of the second control signal P2 and the third control signal P3 are spaced by a pre-determined delay time Td. When the control circuit 150 receives the protection signal S<sub>pro</sub>, the control circuit 150 stops generating a first to fourth control signals P1∼P4. However, the present disclosure is not limited to the circuit arrangements shown in <figref idrefs="f0014">Figure 12A</figref> and <figref idrefs="f0015">Figure 12B</figref>, which are only provided to exemplify one embodiment of the present disclosure.</p><p id="p0058" num="0058"><figref idrefs="f0016">Figure 13</figref> is a schematic diagram of a driving device 100L according to embodiments of the present disclosure. Compared with <figref idrefs="f0014">Figure 12A</figref>, the control circuit 150 illustrated in <figref idrefs="f0016">Figure 13</figref> may provide a same main control signal to the first input terminal IN1 of the first processing module IC1 and the second input terminal IN2 of the second processing module IC2, and provide a same control signal to the second input terminal IN2 of the first processing module IC1 and the first input terminal IN1 of the second processing module IC2, wherein the time at which the first input terminal IN1 of the first processing module IC1 and the second input<!-- EPO <DP n="24"> --> terminal IN2 of the second processing module IC2 receive the main control signal and the time at which the second input terminal IN2 of the first processing module IC1 and the first input terminal IN1 of the second processing module IC2 receives the main control signal are spaced by a pre-determined delay time. It should be noted that if the name of the electronic component in <figref idrefs="f0016">Figure 13</figref> is the same as that in <figref idrefs="f0014">Figure 12A</figref>, it means that the two electronic components have the common electrical operation means, and hence, detailed description thereof is omitted herein for the sake of brevity.</p><p id="p0059" num="0059"><figref idrefs="f0017">Figure 14</figref> is a schematic diagram of a driving device 100M according to embodiments of the present disclosure. Compared with the driving device 100K shown in <figref idrefs="f0014">Figure 12A</figref>, the driving device 100M illustrated in <figref idrefs="f0017">Figure 14</figref> further comprises a logic unit 160. Said logic unit 160 is configured to receive a first control signal P1, a second control signal P2, a third control signal P3 and a fourth control signal P4 from the control circuit 150; then, the logic unit 160 respectively provides the first to fourth control signals P1∼P4 to the first input terminal IN1 and the second input terminal IN2 of the first processing module IC1 and the first input terminal IN1 and the second input terminal IN2 of the second processing module IC2. When the logic unit 160 receives the protection signal S<sub>pro</sub>, the logic unit 160 performs logic operation to the first to fourth control signals P1∼P4 and the protection signal S<sub>pro</sub>, so as to stop providing first to fourth control signals P1∼P4. It should be noted that if the name of the electronic component in <figref idrefs="f0017">Figure 14</figref> is the same as that in <figref idrefs="f0014">Figure 12A</figref>, it means that the two electronic components have the common electrical operation means, and hence, detailed description thereof is omitted herein for the sake of brevity.</p><p id="p0060" num="0060"><figref idrefs="f0018">Figure 15</figref> is a schematic diagram of a driving device 100N according to embodiments of the present disclosure. Compared with the 100M illustrated in <figref idrefs="f0017">Figure 14</figref>, the arrangement and operation of 100N shown in <figref idrefs="f0018">Figure 15</figref> are slightly different, as explained below. Referring to <figref idrefs="f0018">Figure 15</figref>, the control circuit 150 is configured to output the main control signal PWM<!-- EPO <DP n="25"> --> to the logic unit 160. Then, the logic unit 160 receives the main control signal PWM and respectively provides the first control signal P1, the second control signal P2, the third control signal P3 and the fourth control signal P4 to the first input terminal IN1 and the second input terminal IN2 of the first processing module IC1 and the first input terminal IN1 and the second input terminal IN2 of the second processing module IC2 based on the main control signal PWM. The first control signal P1 and the fourth control signal P4 have the same phase, the second control signal P2 and the third control signal P3 have the same phase, and the output time of the first control signal P1 and the fourth control signal P4 and the output time of the second control signal P2 and the third control signal P3 are spaced by a pre-determined delay time, said pre-determined time can be determined depending on actual needs. In one embodiment, when the control circuit 150 receives the protection signal S<sub>pro</sub>, the control circuit 150 stops providing the main control signal PWM to the logic unit 160. It should be noted that if the name of the electronic component in <figref idrefs="f0018">Figure 15</figref> is the same as that in <figref idrefs="f0014">Figure 12A</figref>, it means that the two electronic components have the common electrical operation means, and hence, detailed description thereof is omitted herein for the sake of brevity.</p><p id="p0061" num="0061"><figref idrefs="f0019">Figure 16</figref> is a flow diagram illustrating a driving method 1600 according to embodiments of the present disclosure. Generally, the driving method 1600 is used to drive the power semiconductor switch module based on the main control signal. As illustrated in <figref idrefs="f0019">Figure 16</figref>, the driving method 1600 comprises the following steps:
<ul><li>Step 1610: when receiving the protection signal, generating a turn-off pulse signal based on the protection signal; and</li><li>Step 1620: turning off the power semiconductor switch module based on the turn-off pulse signal.</li></ul></p><p id="p0062" num="0062">To facilitate the understanding of the driving method 1600 according to the present disclosure, a reference is made to both <figref idrefs="f0001">Figure 1A</figref> and <figref idrefs="f0019">Figure 16</figref>. Referring to step 1610, when the protection signal S<sub>pro</sub> is received, the voltage-modulating unit 110 is used to generate a turn-off pulse signal<!-- EPO <DP n="26"> --> based on the protection signal S<sub>pro</sub>. Referring to step 1620, the driving module 130 is used to turn off the power semiconductor switch module based on the turn-off pulse signal. In this way, even though the driving signal is interrupted during the transmission process, the driving method 1600 according to the present disclosure can be used to generate a turn-off pulse signal when the protection signal S<sub>pro</sub> is received, so that it may effectively turn off the power semiconductor switch module based on the turn-off pulse signal.</p><p id="p0063" num="0063">In one embodiment, said step 1610 further comprises the steps of: generating a driving-regulating signal based on the protection signal; and generating a turn-off pulse signal based on the driving-regulating signal. To facilitate the understanding of the step 1610, a reference is made to both <figref idrefs="f0004">Figure 3</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the turn-off circuit 114 is used to generate a driving-regulating signal VT based on the protection signal S<sub>pro</sub>, and then, the turn-off circuit 114 is used to generate a turn-off pulse signal based on the driving-regulating signal VT.</p><p id="p0064" num="0064">In another embodiment, the driving method 1600 further comprises the step of: when receiving the protection signal, performing logic operation to the main control signal and the protection signal so as to stop providing the main control signal. To facilitate the understanding of the present driving method 1600, a reference is made to both <figref idrefs="f0005">Figure 4</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, when the logic unit 111 receives the protection signal S<sub>pro</sub>, performing logic operation to the main control signal PWM and the protection signal S<sub>pro</sub> so as to stop providing the main control signal PWM.</p><p id="p0065" num="0065">In still another embodiment, the driving method 1600 further comprises the steps of: receiving the main control signal so as to output a first control signal; and performing delay operation to the first control signal so as to generate a second control signal. To facilitate the understanding of the present driving method 1600, a reference is made to both <figref idrefs="f0006">Figure 5A</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the logic gate circuit 111A is used to receive the main control signal PWM so as to output the first control signal P1.<!-- EPO <DP n="27"> --> Then, the delay circuit 111 B is used to perform delay operation to the first output signal P1 so as to generate a second control signal P2.</p><p id="p0066" num="0066">In another embodiment, said step 1610 further comprises the steps of: generating a first driving-regulating signal and a second driving-regulating signal based on the protection signal; and generating a turn-off pulse signal based on the first driving-regulating signal and the second driving-regulating signal. To facilitate the understanding of the step 1610, a reference is made to both <figref idrefs="f0006">Figure 5A</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the turn-off circuit 114 is used to generate a first driving-regulating signal VT1 and a second driving-regulating signal VT2 based on the protection signal S<sub>pro</sub>. Then, the pulse-width modulating unit 113 is used to generate a turn-off pulse signal based on the first driving-regulating signal VT1 and the second driving-regulating signal VT2.</p><p id="p0067" num="0067">In yet another embodiment, the driving method 1600 further comprises the step of: adjusting the pulse-width of turn-off pulse signal. To facilitate the understanding of the present driving method 1600, a reference is made to both <figref idrefs="f0006">Figure 5A</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the pulse-width modulator 114D is used to adjust the pulse-width of turn-off pulse signal.</p><p id="p0068" num="0068">In another embodiment, the driving method 1600 further comprises the steps of: providing the first control signal and the second control signal, wherein the output time of the first control signal and the output time of the second control signal are spaced by a pre-determined delay time. To facilitate the understanding of the present driving method 1600, a reference is made to both <figref idrefs="f0008">Figure 6</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the control circuit 150 is used to output the first control signal P1 and the second control signal P2. The output time of the first control signal P1 and the output time of the second control signal P2 are spaced by a pre-determined delay time, said pre-determined delay time may be determined depending on actual needs.</p><p id="p0069" num="0069">In yet another embodiment, the driving method 1600 further comprises the step of: when receiving the protection signal, performing<!-- EPO <DP n="28"> --> logic operation to the first control signal, the second control signal, and the protection signal so as to stop outputting the first control signal and the second control signal. To facilitate the understanding of the present driving method 1600, a reference is made to both <figref idrefs="f0009">Figure 7</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, when the logic unit 111 receives the protection signal S<sub>pro</sub>, the logic unit 111 performs logic operation to the first and the second control signals P1, P2 and the protection signal S<sub>pro</sub> so as to stop outputting the first control signal P1 and the second control signal P2.</p><p id="p0070" num="0070">In still another embodiment, said step 1610 further comprises the steps of: providing the first control signal; and performing delay operation to the first control signal so as to generate a second control signal. To facilitate the understanding of the step 1610, a reference is made to both <figref idrefs="f0010">Figure 8</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the control circuit 150 is used to output the first control signal P1. Then, the delay circuit 115 is used to perform delay operation to the first control signal P1 so as to generate a second control signal P2.</p><p id="p0071" num="0071">In another embodiment, said step 1610 further comprises the steps of: receiving the protection signal, and generating a first driving-regulating signal, a second driving-regulating signal, a third driving-regulating signal, and a fourth driving-regulating signal based on the protection signal; receiving the first control signal and the first driving-regulating signal, and generating a first output signal based on the first control signal and the first driving-regulating signal; receiving the second control signal and the second driving-regulating signal, and generating a second output signal based on the second control signal and the second driving-regulating signal; receiving the third control signal and the third driving-regulating signal, and generating a third output signal based on the third control signal and the third driving-regulating signal; receiving the fourth control signal and the fourth driving-regulating signal, and generating a fourth output signal based on the fourth control signal and the fourth driving-regulating signal; and when receiving the protection signal, generating a turn-off pulse signal based on the first output signal, the second output signal, the third<!-- EPO <DP n="29"> --> output signal and the fourth output signal. To facilitate the understanding of the step 1610, a reference is made to both <figref idrefs="f0014">Figure 12A</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the turn-off circuit 114 is used to receive the protection signal S<sub>pro</sub>, and generate a first driving-regulating signal VT1, a second driving-regulating signal VT2, a third driving-regulating signal VT3, and a fourth driving-regulating signal VT4 based on the protection signal S<sub>pro</sub>.</p><p id="p0072" num="0072">Then, the first processing module IC1 is used to receive the first control signal P1 and the first driving-regulating signal VT1, and generate a first output signal O1 based on the first control signal P1 and the first driving-regulating signal VT1. The first processing module IC1 is used to receive the second control signal P2 and the second driving-regulating signal VT2, and generate a second output signal 02 based on the second control signal P2 and the second driving-regulating signal VT2. The second processing module IC2 is used to receive the third control signal P3 and the third driving-regulating signal VT3, and generate a third output signal 03 based on the third control signal P3 and the third driving-regulating signal VT3. The second processing module IC2 is used to receive the fourth control signal P4 and the fourth driving-regulating signal VT4, and generate a fourth output signal 04 based on the fourth control signal P4 and the fourth driving-regulating signal VT4. Next, when the turn-off circuit 114 receives the protection signal S<sub>pro</sub>, the full-bridge circuit 118 is configured to generate a turn-off pulse signal based on the first output signal O1, the second output signal 02, the third output signal 03, and the fourth output signal 04.</p><p id="p0073" num="0073">In yet another embodiment, the driving method 1600 further comprises the step of: providing the first control signal, the second control signal, the third control signal, and the fourth control signal, wherein the first control signal and the fourth control signal have the same phase, the second control signal and the third control signal have the same phase, and the output time of the first control signal and the fourth control signal and the output time of the second control signal and the third control signal are spaced by a pre-determined delay time. To facilitate the<!-- EPO <DP n="30"> --> understanding of the present driving method 1600, a reference is made to both <figref idrefs="f0014">Figure 12A</figref> and <figref idrefs="f0019">Figure 16</figref>. In said step, the control circuit 150 is used to generate a first control signal P1, a second control signal P2, a third control signal P3 and a fourth control signal P4. The first control signal P1 and the fourth control signal P4 have the same phase, the second control signal P2 and the third control signal P3 have the same phase, and the output time of the first control signal P1 and the fourth control signal P4 and the output time of the second control signal P2 and the third control signal P3 are spaced by a pre-determined delay time, said pre-determined delay time may be determined depending on actual needs.</p><p id="p0074" num="0074">The above-described driving method 1600 can be implemented by software, hardware and/or firmware. For example, if an implementer determines that speed and accuracy are paramount, the implementer may opt for a mainly hardware and/or firmware implementation; if flexibility is paramount, the implementer may opt for a mainly software implementation; alternatively, the collaboration of software, hardware and firmware may be adopted. It should be noted that none of the above-mentioned examples is inherently superior to the other and shall be considered limiting to the scope of the in present disclosure; rather, these examples can be utilized depending upon the context in which the unit/component will be deployed and the specific concerns of the implementer.</p><p id="p0075" num="0075">Further, as may be appreciated by persons having ordinary skill in the art, the steps of the driving method 1600 are named according to the function they perform, and such naming is provided to facilitate the understanding of the present disclosure but not to limit the steps. Combining the step into a single step or dividing any one of the steps into multiple steps, or switching any step so as to be a part of another step falls within the scope of the embodiments of the present disclosure.</p><p id="p0076" num="0076">In view of the above embodiments of the present disclosure, it is apparent that the application of the present disclosure has a number of advantages. The present embodiments provides a driving device and a driving method, in which the driving mechanism of the driving device can<!-- EPO <DP n="31"> --> normally drive the power semiconductor switch module despite of the occurrence of the interruption; in this way, the present embodiments address the problems of failure to drive the power semiconductor switch module correctly caused by the driving signal being interrupted during the transmission process.</p></description><claims mxw-id="PCLM90459267" lang="EN" load-source="patent-office"><!-- EPO <DP n="32"> --><claim id="c-en-0001" num="0001"><claim-text>A driving device configured to drive a power semiconductor switch module (900) based on a main control signal, the driving device comprising:
<claim-text>a voltage-modulating unit (110), wherein when the voltage-modulating unit (110) receives a protection signal, the voltage-modulating unit (110) generates a turn-off pulse signal based on the protection signal; and</claim-text>
<claim-text>a driving module (130) configured to turn off the power semiconductor switch module (900) based on the turn-off pulse signal.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The driving device of claim 1, further comprising:
<claim-text>a transforming unit (120) coupled between the voltage-modulating unit (110) and the driving module (130), and configured to transfer the turn-off pulse signal from the voltage-modulating unit (110) to the driving module (130).</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The driving device of claim 1, wherein the voltage-modulating unit (110) comprises:
<claim-text>a signal processing unit (112) configured to receive the main control signal; and</claim-text>
<claim-text>a turn-off circuit (114) configured to receive the protection signal and generate a driving-regulating signal based on the protection signal, so that the signal processing unit (112) generates the turn-off pulse signal based on the driving-regulating signal.</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The driving device of claim 3, further comprising:
<claim-text>a control circuit (150) configured to provide the main control signal to the signal processing unit (112), wherein when the control circuit (150) receives the protection signal, the control circuit (150) stops providing the main control signal to the signal processing unit.</claim-text></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The driving device of claim 3, wherein the signal processing unit (112) further comprises:<!-- EPO <DP n="33"> -->
<claim-text>a pulse-width modulating unit (113) coupled with the turn-off circuit (114), and configured to receive the driving-regulating signal and generate the turn-off pulse signal based on the driving-regulating signal.</claim-text></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The driving device of claim 5, wherein the signal processing unit (112) further comprises:
<claim-text>a logic unit (111) coupled with the pulse-width modulating unit (113), and configured to receive and provide the main control signal to the pulse-width modulating unit (113), wherein when the logic circuit (111) receives the protection signal, the logic unit (111) performs logical operation to the main control signal and the protection signal so as to stop providing the main control signal to the pulse-width modulating unit (113).</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The driving device of claim 6, further comprising:
<claim-text>a control circuit (150) configured to provide the main control signal to the logic unit (111), wherein when the control circuit (150) receives the protection signal, the control circuit (150) stops providing the main control signal to the logic unit (111).</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The driving device of claim 1, wherein the voltage-modulating unit (110) comprises:
<claim-text>a logic unit (111) configured to receive the main control signal and output a first control signal and a second control signal, wherein the output time of the first control signal and the output time of the second control signal are spaced by a pre-determined delay time, wherein when the logic unit (111) receives the protection signal, the logic unit (111) performs logical operation to the main control signal and the protection signal so as to stop outputting the first control signal and the second control signal.</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The driving device of claim 8, wherein the logic unit (111) comprises:
<claim-text>a logic gate circuit (111A) configured to receive the main control signal and output the first control signal; and</claim-text>
<claim-text>a delay circuit (111 B) configured to receive the first control signal and performs a delay operation to the first control signal to generate the second control signal.</claim-text><!-- EPO <DP n="34"> --></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The driving device of claim 1, further comprising:
<claim-text>a control circuit (150) configured to output a first control signal and a second control signal, wherein the main control signal comprises the first control signal and the second control signal, wherein the output time of the first control signal and the output time of the second control signal are spaced by a pre-determined delay time.</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The driving device of claim 10, wherein the voltage-modulating unit (110) comprises:
<claim-text>a logic unit (111) configured to receive and provide the first control signal and the second control signal, wherein when the logic unit (111) receives the protection signal, the logic unit (111) performs logic operation to the first and the second control signal and the protection signal so as to stop outputting the first control signal and the second control signal.</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The driving device of claim 8, wherein the voltage-modulating unit (110) comprises:
<claim-text>a turn-off circuit (114) configured to receive the protection signal and generate a first driving-regulating signal and a second driving-regulating signal based on the protection signal; and</claim-text>
<claim-text>a pulse-width modulating unit (113), comprising:
<claim-text>a first input terminal (IN1) configured to receive the first control signal and the first driving-regulating signal; and</claim-text>
<claim-text>a second input terminal (IN2) configured to receive the second control signal and the second driving-regulating signal, wherein when the turn-off circuit (114) receives the protection signal, the pulse-width modulating unit generates the turn-off pulse signal based on the first driving-regulating signal and the second driving-regulating signal.</claim-text></claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The driving device of claim 12, wherein the turn-off circuit (114) comprises:
<claim-text>an input terminal (114A) configured to receive the protection signal;</claim-text>
<claim-text>a level-lowering unit (114B) coupled between the input terminal (114A) and the first input terminal (IN1) of the pulse-width modulating unit (113), wherein when the level-lowering unit (114B) receives the protection<!-- EPO <DP n="35"> --> signal, the level-lowering unit (114B) outputs the first driving-regulating signal to the first input terminal (IN1) of the pulse-width modulating unit (113); and</claim-text>
<claim-text>a level-elevating unit (114C) coupled between the input terminal and the second input terminal (IN2) of the pulse-width modulating unit (113), wherein when the level-elevating unit (114C) receives the protection signal, the level-elevating unit (114C) outputs the second driving-regulating signal to the second input terminal (IN2) of the pulse-width modulating unit (113).</claim-text></claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The driving device of claim 1, further comprising:
<claim-text>a control circuit (150) configured to output a first control signal,</claim-text>
<claim-text>wherein the voltage-modulating unit (110) comprises:
<claim-text>a delay circuit (111 B) configured to receive the first control signal and perform a delay operation to the first control signal so as to generate a second control signal, wherein the main control signal comprises the first control signal and the second control signal.</claim-text></claim-text></claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The driving device of claim 14, wherein the voltage-modulating unit (110) comprises:
<claim-text>a turn-off circuit (114) configured to receive the protection signal and generate a first driving-regulating signal and a second driving-regulating signal based on the protection signal; and</claim-text>
<claim-text>a pulse-width modulating unit (113), comprising:
<claim-text>a first processing unit (IC1), comprising:
<claim-text>an input terminal (IN) configured to receive the first control signal; and</claim-text>
<claim-text>an enabling terminal (EN) configured to receive the first driving-regulating signal; and</claim-text></claim-text>
<claim-text>a second processing unit (IC2), comprising:
<claim-text>an input terminal (IN) configured to receive the second control signal and the second driving-regulating signal; and</claim-text>
<claim-text>an enabling terminal (EN) configured to receive a voltage,</claim-text>
<claim-text>wherein when the turn-off circuit (114) receives the protection signal, the enabling terminal (EN) of the first processing unit (IC1) puts the first<!-- EPO <DP n="36"> --> processing unit (IC1) in a disabled operation mode based on the first driving-regulating signal, and between an output terminal of the first processing unit (IC1) and an output terminal (OUT) of the second processing unit (IC2) generates the turn-off pulse signal based on the first driving-regulating signal and the second driving-regulating signal.</claim-text></claim-text></claim-text></claim-text></claim><claim id="c-en-0016" num="0016"><claim-text>The driving device of claim 15, wherein the turn-off circuit (114) comprises:
<claim-text>a phase inverter (114E) configured to perform a phase-inversion operation to the protection signal so as to generate the first driving-regulating signal to the enabling terminal (EN) of the first processing unit (IC1).</claim-text></claim-text></claim><claim id="c-en-0017" num="0017"><claim-text>The driving device of claim 16, wherein the turn-off circuit (114) comprises:
<claim-text>an input terminal (114A) configured to receive the protection signal; and</claim-text>
<claim-text>a level-elevating unit (114C) coupled between the input terminal and the input terminal of the second processing unit (IC2), wherein when the level-elevating unit (114C) receives the protection signal, the level-elevating unit (114C) outputs the second driving-regulating signal.</claim-text></claim-text></claim><claim id="c-en-0018" num="0018"><claim-text>The driving device of claim 15, wherein the turn-off circuit (114) comprises:
<claim-text>an input terminal (114A) configured to receive the protection signal; and</claim-text>
<claim-text>a level-lowering unit (114B) coupled between the input terminal (IN) and the first processing unit (IC1), and configured to receive a voltage, wherein when the level-lowering unit (114B) receives the protection signal, the level-lowering unit (114B) is configured to generate the first driving-regulating signal so as to disable the first processing unit (IC1).</claim-text></claim-text></claim><claim id="c-en-0019" num="0019"><claim-text>The driving device of claim 1, wherein the voltage-modulating unit (110) comprises:
<claim-text>a turn-off circuit (114) configured to receive the protection signal and generate a first driving-regulating signal, a second driving-regulating signal,<!-- EPO <DP n="37"> --> a third driving-regulating signal and a fourth driving-regulating signal, based on the protection signal;</claim-text>
<claim-text>a first processing module (IC1) coupled with the turn-off circuit (114), and comprising:
<claim-text>a first input terminal (IN1) configured to receive a first control signal and the first driving-regulating signal, and generate a first output signal based on the first control signal and the first driving-regulating signal; and</claim-text>
<claim-text>a second input terminal (IN2) configured to receive second control signal and the second driving-regulating signal, and generate a second output signal based on the second control signal and the second driving-regulating signal, wherein the main control signal comprises the first control signal and the second control signal;</claim-text></claim-text>
<claim-text>a second processing module (IC2) coupled with the turn-off circuit (114), and comprising:
<claim-text>a first input terminal (IN1) configured to receive a third control signal and the third driving-regulating signal, and generate a third output signal based on the third control signal and the third driving-regulating signal; and</claim-text>
<claim-text>a second input terminal (IN2) configured to receive a fourth control signal and the fourth driving-regulating signal, and generate a fourth output signal based on the fourth control signal and the fourth driving-regulating signal, wherein the main control signal comprises the third control signal and the fourth control signal; and</claim-text>
<claim-text>a full-bridge circuit (118), coupled between the first processing module (IC1) and the second processing module (IC2), wherein when the turn-off circuit (114) receives the protection signal, the full-bridge circuit (118) is configured to generate the turn-off pulse signal based on the first output signal, the second output signal, the third output signal and the fourth output signal.</claim-text></claim-text></claim-text></claim><claim id="c-en-0020" num="0020"><claim-text>The driving device of claim 19, wherein the turn-off circuit (114) comprises:
<claim-text>an input terminal (114A) configured to receive the protection signal;<!-- EPO <DP n="38"> --></claim-text>
<claim-text>a first level-lowering unit coupled between the input terminal (114A) and the first input terminal (IN1) of the first processing module (IC1), wherein when the first level-lowering unit receives the protection signal, the first level-lowering unit outputs the first driving-regulating signal to the first input terminal (IN1) of the first processing module (IC1); and</claim-text>
<claim-text>a second level-lowering unit coupled between the input terminal (114A) and the second input terminal (IN2) of the second processing module (IC2), wherein when the second level-lowering unit receives the protection signal, the second level-lowering unit outputs the fourth driving-regulating signal to the second input terminal (IN2) of the second processing module (IC2).</claim-text></claim-text></claim><claim id="c-en-0021" num="0021"><claim-text>The driving device of claim 20, wherein the turn-off circuit (114) comprises:
<claim-text>a first level-elevating unit coupled between the input terminal (114A) and the second input terminal (IN2) of the first processing module (IC1), wherein when the first level-elevating unit receives the protection signal, the first level-elevating unit outputs the second driving-regulating signal to the second input terminal (IN2) of the first processing module (IC1); and</claim-text>
<claim-text>a second level-elevating unit coupled between the input terminal (114A) and the first input terminal (IN1) of the second processing module (IC2), wherein when the second level-elevating unit receives the protection signal, the second level-elevating unit outputs the third driving-regulating signal to the first input terminal (IN1) of the second processing module (IC2).</claim-text></claim-text></claim><claim id="c-en-0022" num="0022"><claim-text>The driving device of claim 19, further comprising:
<claim-text>a control circuit (150) configured to generate the first control signal, the second control signal, the third control signal and the fourth control signal, wherein the first control signal and the fourth control signal have the same phase, the second control signal and the third control signal have the same phase, and the output time of the first control signal and the fourth control signal and the output time of the second control signal and the third control signal are spaced by a pre-determined delay time,<!-- EPO <DP n="39"> --></claim-text>
<claim-text>wherein when the control circuit (150) receives the protection signal, the control circuit (150) stops generating the first to fourth control signals.</claim-text></claim-text></claim><claim id="c-en-0023" num="0023"><claim-text>The driving device of claim 22, further comprising:
<claim-text>a logic unit (111) configured to receive and respectively provide the first control signal, the second control signal, the third control signal and the fourth control signal to the first input terminal (IN1) and the second input terminal (IN2) of the first processing module (IC1) and the first input terminal (IN1) and the second input terminal (IN2) of the second processing module (IC2), wherein when the logic unit (111) receives the protection signal, the logic unit (111) performs logic operation to the first control signal to the fourth control signal and the protection signal, so as to stop providing the first control signal to the fourth control signal.</claim-text></claim-text></claim><claim id="c-en-0024" num="0024"><claim-text>The driving device of claim 19, further comprising:
<claim-text>a logic unit (111) configured to receive the main control signal and respectively provide the first control signal, the second control signal, the third control signal and the fourth control signal to the first input terminal (IN1) and the second input terminal (IN2) of the first processing module (IC1) and the first input terminal (IN1) and the second input terminal (IN2) of the second processing module (IC2) based on the main control signal, wherein the first control signal and the fourth control signal have the same phase, the second control signal and the third control signal have the same phase, and the output time of the first control signal and the fourth control signal and the output time of the second control signal and the third control signal are spaced by a pre-determined delay time,</claim-text>
<claim-text>wherein when the logic unit (111) receives the protection signal, the logic unit (111) performs logic operation to the first control signal to the fourth control signals and the protection signal, so as to stop providing the first control signal to the fourth control signal.</claim-text></claim-text></claim><claim id="c-en-0025" num="0025"><claim-text>The driving device of claim 24, further comprising:
<claim-text>a control circuit (150) configured to output the main control signal to the logic unit (111), wherein when the control circuit (150) receives the<!-- EPO <DP n="40"> --> protection signal, the control circuit (150) stops providing the main control signal to the logic unit (111).</claim-text></claim-text></claim><claim id="c-en-0026" num="0026"><claim-text>The driving device of claim 1, wherein the power semiconductor switch module (900) comprises:
<claim-text>at least one power semiconductor switch module; and</claim-text>
<claim-text>wherein the driving module (130) comprises:
<claim-text>at least one driving unit, the driving unit being configured to receive the turn-off pulse signal, and turn off the corresponding power semiconductor switch module based on the turn-off pulse signal.</claim-text></claim-text></claim-text></claim></claims><drawings mxw-id="PDW20422001" load-source="patent-office"><!-- EPO <DP n="41"> --><figure id="f0001" num="1A"><img id="if0001" file="imgf0001.tif" wi="153" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="42"> --><figure id="f0002" num="1B,1C"><img id="if0002" file="imgf0002.tif" wi="123" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="43"> --><figure id="f0003" num="2"><img id="if0003" file="imgf0003.tif" wi="155" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="44"> --><figure id="f0004" num="3"><img id="if0004" file="imgf0004.tif" wi="150" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="45"> --><figure id="f0005" num="4"><img id="if0005" file="imgf0005.tif" wi="143" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="46"> --><figure id="f0006" num="5A"><img id="if0006" file="imgf0006.tif" wi="161" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="47"> --><figure id="f0007" num="5B,5C"><img id="if0007" file="imgf0007.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="48"> --><figure id="f0008" num="6"><img id="if0008" file="imgf0008.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="49"> --><figure id="f0009" num="7"><img id="if0009" file="imgf0009.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="50"> --><figure id="f0010" num="8"><img id="if0010" file="imgf0010.tif" wi="158" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="51"> --><figure id="f0011" num="9"><img id="if0011" file="imgf0011.tif" wi="156" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="52"> --><figure id="f0012" num="10"><img id="if0012" file="imgf0012.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="53"> --><figure id="f0013" num="11"><img id="if0013" file="imgf0013.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="54"> --><figure id="f0014" num="12A"><img id="if0014" file="imgf0014.tif" wi="157" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="55"> --><figure id="f0015" num="12B"><img id="if0015" file="imgf0015.tif" wi="165" he="163" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="56"> --><figure id="f0016" num="13"><img id="if0016" file="imgf0016.tif" wi="161" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="57"> --><figure id="f0017" num="14"><img id="if0017" file="imgf0017.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="58"> --><figure id="f0018" num="15"><img id="if0018" file="imgf0018.tif" wi="157" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="59"> --><figure id="f0019" num="16"><img id="if0019" file="imgf0019.tif" wi="98" he="178" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="162" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="162" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
