#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19fed90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19fef20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1a0b220 .functor NOT 1, L_0x1a36590, C4<0>, C4<0>, C4<0>;
L_0x1a362f0 .functor XOR 1, L_0x1a36190, L_0x1a36250, C4<0>, C4<0>;
L_0x1a36480 .functor XOR 1, L_0x1a362f0, L_0x1a363b0, C4<0>, C4<0>;
v0x1a31ff0_0 .net *"_ivl_10", 0 0, L_0x1a363b0;  1 drivers
v0x1a320f0_0 .net *"_ivl_12", 0 0, L_0x1a36480;  1 drivers
v0x1a321d0_0 .net *"_ivl_2", 0 0, L_0x1a34300;  1 drivers
v0x1a32290_0 .net *"_ivl_4", 0 0, L_0x1a36190;  1 drivers
v0x1a32370_0 .net *"_ivl_6", 0 0, L_0x1a36250;  1 drivers
v0x1a324a0_0 .net *"_ivl_8", 0 0, L_0x1a362f0;  1 drivers
v0x1a32580_0 .net "a", 0 0, v0x1a2eb30_0;  1 drivers
v0x1a32620_0 .net "b", 0 0, v0x1a2ebd0_0;  1 drivers
v0x1a326c0_0 .net "c", 0 0, v0x1a2ec70_0;  1 drivers
v0x1a32760_0 .var "clk", 0 0;
v0x1a32800_0 .net "d", 0 0, v0x1a2edb0_0;  1 drivers
v0x1a328a0_0 .net "q_dut", 0 0, L_0x1a36030;  1 drivers
v0x1a32940_0 .net "q_ref", 0 0, L_0x1a32fe0;  1 drivers
v0x1a329e0_0 .var/2u "stats1", 159 0;
v0x1a32a80_0 .var/2u "strobe", 0 0;
v0x1a32b20_0 .net "tb_match", 0 0, L_0x1a36590;  1 drivers
v0x1a32be0_0 .net "tb_mismatch", 0 0, L_0x1a0b220;  1 drivers
v0x1a32ca0_0 .net "wavedrom_enable", 0 0, v0x1a2eea0_0;  1 drivers
v0x1a32d40_0 .net "wavedrom_title", 511 0, v0x1a2ef40_0;  1 drivers
L_0x1a34300 .concat [ 1 0 0 0], L_0x1a32fe0;
L_0x1a36190 .concat [ 1 0 0 0], L_0x1a32fe0;
L_0x1a36250 .concat [ 1 0 0 0], L_0x1a36030;
L_0x1a363b0 .concat [ 1 0 0 0], L_0x1a32fe0;
L_0x1a36590 .cmp/eeq 1, L_0x1a34300, L_0x1a36480;
S_0x19ff0b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19fef20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19eaea0 .functor NOT 1, v0x1a2eb30_0, C4<0>, C4<0>, C4<0>;
L_0x19ff810 .functor XOR 1, L_0x19eaea0, v0x1a2ebd0_0, C4<0>, C4<0>;
L_0x1a0b290 .functor XOR 1, L_0x19ff810, v0x1a2ec70_0, C4<0>, C4<0>;
L_0x1a32fe0 .functor XOR 1, L_0x1a0b290, v0x1a2edb0_0, C4<0>, C4<0>;
v0x1a0b490_0 .net *"_ivl_0", 0 0, L_0x19eaea0;  1 drivers
v0x1a0b530_0 .net *"_ivl_2", 0 0, L_0x19ff810;  1 drivers
v0x19eaff0_0 .net *"_ivl_4", 0 0, L_0x1a0b290;  1 drivers
v0x19eb090_0 .net "a", 0 0, v0x1a2eb30_0;  alias, 1 drivers
v0x1a2def0_0 .net "b", 0 0, v0x1a2ebd0_0;  alias, 1 drivers
v0x1a2e000_0 .net "c", 0 0, v0x1a2ec70_0;  alias, 1 drivers
v0x1a2e0c0_0 .net "d", 0 0, v0x1a2edb0_0;  alias, 1 drivers
v0x1a2e180_0 .net "q", 0 0, L_0x1a32fe0;  alias, 1 drivers
S_0x1a2e2e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19fef20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a2eb30_0 .var "a", 0 0;
v0x1a2ebd0_0 .var "b", 0 0;
v0x1a2ec70_0 .var "c", 0 0;
v0x1a2ed10_0 .net "clk", 0 0, v0x1a32760_0;  1 drivers
v0x1a2edb0_0 .var "d", 0 0;
v0x1a2eea0_0 .var "wavedrom_enable", 0 0;
v0x1a2ef40_0 .var "wavedrom_title", 511 0;
E_0x19f9cf0/0 .event negedge, v0x1a2ed10_0;
E_0x19f9cf0/1 .event posedge, v0x1a2ed10_0;
E_0x19f9cf0 .event/or E_0x19f9cf0/0, E_0x19f9cf0/1;
E_0x19f9f40 .event posedge, v0x1a2ed10_0;
E_0x19e39f0 .event negedge, v0x1a2ed10_0;
S_0x1a2e630 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a2e2e0;
 .timescale -12 -12;
v0x1a2e830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a2e930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a2e2e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a2f0a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19fef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1a33110 .functor AND 1, v0x1a2eb30_0, v0x1a2ebd0_0, C4<1>, C4<1>;
L_0x1a33180 .functor AND 1, L_0x1a33110, v0x1a2ec70_0, C4<1>, C4<1>;
L_0x1a33210 .functor AND 1, L_0x1a33180, v0x1a2edb0_0, C4<1>, C4<1>;
L_0x1a332d0 .functor AND 1, v0x1a2eb30_0, v0x1a2ebd0_0, C4<1>, C4<1>;
L_0x1a33370 .functor NOT 1, v0x1a2ec70_0, C4<0>, C4<0>, C4<0>;
L_0x1a333e0 .functor AND 1, L_0x1a332d0, L_0x1a33370, C4<1>, C4<1>;
L_0x1a33560 .functor NOT 1, v0x1a2edb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a335d0 .functor AND 1, L_0x1a333e0, L_0x1a33560, C4<1>, C4<1>;
L_0x1a33730 .functor OR 1, L_0x1a33210, L_0x1a335d0, C4<0>, C4<0>;
L_0x1a33840 .functor NOT 1, v0x1a2ebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1a33910 .functor AND 1, v0x1a2eb30_0, L_0x1a33840, C4<1>, C4<1>;
L_0x1a33980 .functor AND 1, L_0x1a33910, v0x1a2ec70_0, C4<1>, C4<1>;
L_0x1a33ab0 .functor NOT 1, v0x1a2edb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a33b20 .functor AND 1, L_0x1a33980, L_0x1a33ab0, C4<1>, C4<1>;
L_0x1a33a40 .functor OR 1, L_0x1a33730, L_0x1a33b20, C4<0>, C4<0>;
L_0x1a33d50 .functor NOT 1, v0x1a2eb30_0, C4<0>, C4<0>, C4<0>;
L_0x1a33f60 .functor AND 1, L_0x1a33d50, v0x1a2ebd0_0, C4<1>, C4<1>;
L_0x1a34130 .functor AND 1, L_0x1a33f60, v0x1a2ec70_0, C4<1>, C4<1>;
L_0x1a343a0 .functor NOT 1, v0x1a2edb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a34520 .functor AND 1, L_0x1a34130, L_0x1a343a0, C4<1>, C4<1>;
L_0x1a346e0 .functor OR 1, L_0x1a33a40, L_0x1a34520, C4<0>, C4<0>;
L_0x1a347f0 .functor NOT 1, v0x1a2eb30_0, C4<0>, C4<0>, C4<0>;
L_0x1a34920 .functor AND 1, L_0x1a347f0, v0x1a2ebd0_0, C4<1>, C4<1>;
L_0x1a349e0 .functor NOT 1, v0x1a2ec70_0, C4<0>, C4<0>, C4<0>;
L_0x1a34b20 .functor AND 1, L_0x1a34920, L_0x1a349e0, C4<1>, C4<1>;
L_0x1a34c30 .functor AND 1, L_0x1a34b20, v0x1a2edb0_0, C4<1>, C4<1>;
L_0x1a34dd0 .functor OR 1, L_0x1a346e0, L_0x1a34c30, C4<0>, C4<0>;
L_0x1a34ee0 .functor NOT 1, v0x1a2eb30_0, C4<0>, C4<0>, C4<0>;
L_0x1a35040 .functor NOT 1, v0x1a2ebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1a350b0 .functor AND 1, L_0x1a34ee0, L_0x1a35040, C4<1>, C4<1>;
L_0x1a352c0 .functor AND 1, L_0x1a350b0, v0x1a2ec70_0, C4<1>, C4<1>;
L_0x1a35380 .functor AND 1, L_0x1a352c0, v0x1a2edb0_0, C4<1>, C4<1>;
L_0x1a35550 .functor OR 1, L_0x1a34dd0, L_0x1a35380, C4<0>, C4<0>;
L_0x1a35660 .functor NOT 1, v0x1a2eb30_0, C4<0>, C4<0>, C4<0>;
L_0x1a357f0 .functor NOT 1, v0x1a2ebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1a35860 .functor AND 1, L_0x1a35660, L_0x1a357f0, C4<1>, C4<1>;
L_0x1a35aa0 .functor NOT 1, v0x1a2ec70_0, C4<0>, C4<0>, C4<0>;
L_0x1a35b10 .functor AND 1, L_0x1a35860, L_0x1a35aa0, C4<1>, C4<1>;
L_0x1a35d60 .functor NOT 1, v0x1a2edb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a35dd0 .functor AND 1, L_0x1a35b10, L_0x1a35d60, C4<1>, C4<1>;
L_0x1a36030 .functor OR 1, L_0x1a35550, L_0x1a35dd0, C4<0>, C4<0>;
v0x1a2f390_0 .net *"_ivl_0", 0 0, L_0x1a33110;  1 drivers
v0x1a2f470_0 .net *"_ivl_10", 0 0, L_0x1a333e0;  1 drivers
v0x1a2f550_0 .net *"_ivl_12", 0 0, L_0x1a33560;  1 drivers
v0x1a2f640_0 .net *"_ivl_14", 0 0, L_0x1a335d0;  1 drivers
v0x1a2f720_0 .net *"_ivl_16", 0 0, L_0x1a33730;  1 drivers
v0x1a2f850_0 .net *"_ivl_18", 0 0, L_0x1a33840;  1 drivers
v0x1a2f930_0 .net *"_ivl_2", 0 0, L_0x1a33180;  1 drivers
v0x1a2fa10_0 .net *"_ivl_20", 0 0, L_0x1a33910;  1 drivers
v0x1a2faf0_0 .net *"_ivl_22", 0 0, L_0x1a33980;  1 drivers
v0x1a2fbd0_0 .net *"_ivl_24", 0 0, L_0x1a33ab0;  1 drivers
v0x1a2fcb0_0 .net *"_ivl_26", 0 0, L_0x1a33b20;  1 drivers
v0x1a2fd90_0 .net *"_ivl_28", 0 0, L_0x1a33a40;  1 drivers
v0x1a2fe70_0 .net *"_ivl_30", 0 0, L_0x1a33d50;  1 drivers
v0x1a2ff50_0 .net *"_ivl_32", 0 0, L_0x1a33f60;  1 drivers
v0x1a30030_0 .net *"_ivl_34", 0 0, L_0x1a34130;  1 drivers
v0x1a30110_0 .net *"_ivl_36", 0 0, L_0x1a343a0;  1 drivers
v0x1a301f0_0 .net *"_ivl_38", 0 0, L_0x1a34520;  1 drivers
v0x1a302d0_0 .net *"_ivl_4", 0 0, L_0x1a33210;  1 drivers
v0x1a303b0_0 .net *"_ivl_40", 0 0, L_0x1a346e0;  1 drivers
v0x1a30490_0 .net *"_ivl_42", 0 0, L_0x1a347f0;  1 drivers
v0x1a30570_0 .net *"_ivl_44", 0 0, L_0x1a34920;  1 drivers
v0x1a30650_0 .net *"_ivl_46", 0 0, L_0x1a349e0;  1 drivers
v0x1a30730_0 .net *"_ivl_48", 0 0, L_0x1a34b20;  1 drivers
v0x1a30810_0 .net *"_ivl_50", 0 0, L_0x1a34c30;  1 drivers
v0x1a308f0_0 .net *"_ivl_52", 0 0, L_0x1a34dd0;  1 drivers
v0x1a309d0_0 .net *"_ivl_54", 0 0, L_0x1a34ee0;  1 drivers
v0x1a30ab0_0 .net *"_ivl_56", 0 0, L_0x1a35040;  1 drivers
v0x1a30b90_0 .net *"_ivl_58", 0 0, L_0x1a350b0;  1 drivers
v0x1a30c70_0 .net *"_ivl_6", 0 0, L_0x1a332d0;  1 drivers
v0x1a30d50_0 .net *"_ivl_60", 0 0, L_0x1a352c0;  1 drivers
v0x1a30e30_0 .net *"_ivl_62", 0 0, L_0x1a35380;  1 drivers
v0x1a30f10_0 .net *"_ivl_64", 0 0, L_0x1a35550;  1 drivers
v0x1a30ff0_0 .net *"_ivl_66", 0 0, L_0x1a35660;  1 drivers
v0x1a312e0_0 .net *"_ivl_68", 0 0, L_0x1a357f0;  1 drivers
v0x1a313c0_0 .net *"_ivl_70", 0 0, L_0x1a35860;  1 drivers
v0x1a314a0_0 .net *"_ivl_72", 0 0, L_0x1a35aa0;  1 drivers
v0x1a31580_0 .net *"_ivl_74", 0 0, L_0x1a35b10;  1 drivers
v0x1a31660_0 .net *"_ivl_76", 0 0, L_0x1a35d60;  1 drivers
v0x1a31740_0 .net *"_ivl_78", 0 0, L_0x1a35dd0;  1 drivers
v0x1a31820_0 .net *"_ivl_8", 0 0, L_0x1a33370;  1 drivers
v0x1a31900_0 .net "a", 0 0, v0x1a2eb30_0;  alias, 1 drivers
v0x1a319a0_0 .net "b", 0 0, v0x1a2ebd0_0;  alias, 1 drivers
v0x1a31a90_0 .net "c", 0 0, v0x1a2ec70_0;  alias, 1 drivers
v0x1a31b80_0 .net "d", 0 0, v0x1a2edb0_0;  alias, 1 drivers
v0x1a31c70_0 .net "q", 0 0, L_0x1a36030;  alias, 1 drivers
S_0x1a31dd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19fef20;
 .timescale -12 -12;
E_0x19f9a90 .event anyedge, v0x1a32a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a32a80_0;
    %nor/r;
    %assign/vec4 v0x1a32a80_0, 0;
    %wait E_0x19f9a90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a2e2e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2edb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ebd0_0, 0;
    %assign/vec4 v0x1a2eb30_0, 0;
    %wait E_0x19e39f0;
    %wait E_0x19f9f40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2edb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ebd0_0, 0;
    %assign/vec4 v0x1a2eb30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19f9cf0;
    %load/vec4 v0x1a2eb30_0;
    %load/vec4 v0x1a2ebd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a2ec70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a2edb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2edb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ebd0_0, 0;
    %assign/vec4 v0x1a2eb30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a2e930;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19f9cf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2edb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ebd0_0, 0;
    %assign/vec4 v0x1a2eb30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19fef20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a32760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a32a80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19fef20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a32760_0;
    %inv;
    %store/vec4 v0x1a32760_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19fef20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a2ed10_0, v0x1a32be0_0, v0x1a32580_0, v0x1a32620_0, v0x1a326c0_0, v0x1a32800_0, v0x1a32940_0, v0x1a328a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19fef20;
T_7 ;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19fef20;
T_8 ;
    %wait E_0x19f9cf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a329e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a329e0_0, 4, 32;
    %load/vec4 v0x1a32b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a329e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a329e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a329e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a32940_0;
    %load/vec4 v0x1a32940_0;
    %load/vec4 v0x1a328a0_0;
    %xor;
    %load/vec4 v0x1a32940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a329e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a329e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a329e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/circuit2/iter0/response4/top_module.sv";
