|mp2
clk => cpu:cpu_inst.clk
clk => cache:cache_inst.clk
pmem_resp => cache:cache_inst.pmem_resp
pmem_rdata[0] => cache:cache_inst.pmem_rdata[0]
pmem_rdata[1] => cache:cache_inst.pmem_rdata[1]
pmem_rdata[2] => cache:cache_inst.pmem_rdata[2]
pmem_rdata[3] => cache:cache_inst.pmem_rdata[3]
pmem_rdata[4] => cache:cache_inst.pmem_rdata[4]
pmem_rdata[5] => cache:cache_inst.pmem_rdata[5]
pmem_rdata[6] => cache:cache_inst.pmem_rdata[6]
pmem_rdata[7] => cache:cache_inst.pmem_rdata[7]
pmem_rdata[8] => cache:cache_inst.pmem_rdata[8]
pmem_rdata[9] => cache:cache_inst.pmem_rdata[9]
pmem_rdata[10] => cache:cache_inst.pmem_rdata[10]
pmem_rdata[11] => cache:cache_inst.pmem_rdata[11]
pmem_rdata[12] => cache:cache_inst.pmem_rdata[12]
pmem_rdata[13] => cache:cache_inst.pmem_rdata[13]
pmem_rdata[14] => cache:cache_inst.pmem_rdata[14]
pmem_rdata[15] => cache:cache_inst.pmem_rdata[15]
pmem_rdata[16] => cache:cache_inst.pmem_rdata[16]
pmem_rdata[17] => cache:cache_inst.pmem_rdata[17]
pmem_rdata[18] => cache:cache_inst.pmem_rdata[18]
pmem_rdata[19] => cache:cache_inst.pmem_rdata[19]
pmem_rdata[20] => cache:cache_inst.pmem_rdata[20]
pmem_rdata[21] => cache:cache_inst.pmem_rdata[21]
pmem_rdata[22] => cache:cache_inst.pmem_rdata[22]
pmem_rdata[23] => cache:cache_inst.pmem_rdata[23]
pmem_rdata[24] => cache:cache_inst.pmem_rdata[24]
pmem_rdata[25] => cache:cache_inst.pmem_rdata[25]
pmem_rdata[26] => cache:cache_inst.pmem_rdata[26]
pmem_rdata[27] => cache:cache_inst.pmem_rdata[27]
pmem_rdata[28] => cache:cache_inst.pmem_rdata[28]
pmem_rdata[29] => cache:cache_inst.pmem_rdata[29]
pmem_rdata[30] => cache:cache_inst.pmem_rdata[30]
pmem_rdata[31] => cache:cache_inst.pmem_rdata[31]
pmem_rdata[32] => cache:cache_inst.pmem_rdata[32]
pmem_rdata[33] => cache:cache_inst.pmem_rdata[33]
pmem_rdata[34] => cache:cache_inst.pmem_rdata[34]
pmem_rdata[35] => cache:cache_inst.pmem_rdata[35]
pmem_rdata[36] => cache:cache_inst.pmem_rdata[36]
pmem_rdata[37] => cache:cache_inst.pmem_rdata[37]
pmem_rdata[38] => cache:cache_inst.pmem_rdata[38]
pmem_rdata[39] => cache:cache_inst.pmem_rdata[39]
pmem_rdata[40] => cache:cache_inst.pmem_rdata[40]
pmem_rdata[41] => cache:cache_inst.pmem_rdata[41]
pmem_rdata[42] => cache:cache_inst.pmem_rdata[42]
pmem_rdata[43] => cache:cache_inst.pmem_rdata[43]
pmem_rdata[44] => cache:cache_inst.pmem_rdata[44]
pmem_rdata[45] => cache:cache_inst.pmem_rdata[45]
pmem_rdata[46] => cache:cache_inst.pmem_rdata[46]
pmem_rdata[47] => cache:cache_inst.pmem_rdata[47]
pmem_rdata[48] => cache:cache_inst.pmem_rdata[48]
pmem_rdata[49] => cache:cache_inst.pmem_rdata[49]
pmem_rdata[50] => cache:cache_inst.pmem_rdata[50]
pmem_rdata[51] => cache:cache_inst.pmem_rdata[51]
pmem_rdata[52] => cache:cache_inst.pmem_rdata[52]
pmem_rdata[53] => cache:cache_inst.pmem_rdata[53]
pmem_rdata[54] => cache:cache_inst.pmem_rdata[54]
pmem_rdata[55] => cache:cache_inst.pmem_rdata[55]
pmem_rdata[56] => cache:cache_inst.pmem_rdata[56]
pmem_rdata[57] => cache:cache_inst.pmem_rdata[57]
pmem_rdata[58] => cache:cache_inst.pmem_rdata[58]
pmem_rdata[59] => cache:cache_inst.pmem_rdata[59]
pmem_rdata[60] => cache:cache_inst.pmem_rdata[60]
pmem_rdata[61] => cache:cache_inst.pmem_rdata[61]
pmem_rdata[62] => cache:cache_inst.pmem_rdata[62]
pmem_rdata[63] => cache:cache_inst.pmem_rdata[63]
pmem_rdata[64] => cache:cache_inst.pmem_rdata[64]
pmem_rdata[65] => cache:cache_inst.pmem_rdata[65]
pmem_rdata[66] => cache:cache_inst.pmem_rdata[66]
pmem_rdata[67] => cache:cache_inst.pmem_rdata[67]
pmem_rdata[68] => cache:cache_inst.pmem_rdata[68]
pmem_rdata[69] => cache:cache_inst.pmem_rdata[69]
pmem_rdata[70] => cache:cache_inst.pmem_rdata[70]
pmem_rdata[71] => cache:cache_inst.pmem_rdata[71]
pmem_rdata[72] => cache:cache_inst.pmem_rdata[72]
pmem_rdata[73] => cache:cache_inst.pmem_rdata[73]
pmem_rdata[74] => cache:cache_inst.pmem_rdata[74]
pmem_rdata[75] => cache:cache_inst.pmem_rdata[75]
pmem_rdata[76] => cache:cache_inst.pmem_rdata[76]
pmem_rdata[77] => cache:cache_inst.pmem_rdata[77]
pmem_rdata[78] => cache:cache_inst.pmem_rdata[78]
pmem_rdata[79] => cache:cache_inst.pmem_rdata[79]
pmem_rdata[80] => cache:cache_inst.pmem_rdata[80]
pmem_rdata[81] => cache:cache_inst.pmem_rdata[81]
pmem_rdata[82] => cache:cache_inst.pmem_rdata[82]
pmem_rdata[83] => cache:cache_inst.pmem_rdata[83]
pmem_rdata[84] => cache:cache_inst.pmem_rdata[84]
pmem_rdata[85] => cache:cache_inst.pmem_rdata[85]
pmem_rdata[86] => cache:cache_inst.pmem_rdata[86]
pmem_rdata[87] => cache:cache_inst.pmem_rdata[87]
pmem_rdata[88] => cache:cache_inst.pmem_rdata[88]
pmem_rdata[89] => cache:cache_inst.pmem_rdata[89]
pmem_rdata[90] => cache:cache_inst.pmem_rdata[90]
pmem_rdata[91] => cache:cache_inst.pmem_rdata[91]
pmem_rdata[92] => cache:cache_inst.pmem_rdata[92]
pmem_rdata[93] => cache:cache_inst.pmem_rdata[93]
pmem_rdata[94] => cache:cache_inst.pmem_rdata[94]
pmem_rdata[95] => cache:cache_inst.pmem_rdata[95]
pmem_rdata[96] => cache:cache_inst.pmem_rdata[96]
pmem_rdata[97] => cache:cache_inst.pmem_rdata[97]
pmem_rdata[98] => cache:cache_inst.pmem_rdata[98]
pmem_rdata[99] => cache:cache_inst.pmem_rdata[99]
pmem_rdata[100] => cache:cache_inst.pmem_rdata[100]
pmem_rdata[101] => cache:cache_inst.pmem_rdata[101]
pmem_rdata[102] => cache:cache_inst.pmem_rdata[102]
pmem_rdata[103] => cache:cache_inst.pmem_rdata[103]
pmem_rdata[104] => cache:cache_inst.pmem_rdata[104]
pmem_rdata[105] => cache:cache_inst.pmem_rdata[105]
pmem_rdata[106] => cache:cache_inst.pmem_rdata[106]
pmem_rdata[107] => cache:cache_inst.pmem_rdata[107]
pmem_rdata[108] => cache:cache_inst.pmem_rdata[108]
pmem_rdata[109] => cache:cache_inst.pmem_rdata[109]
pmem_rdata[110] => cache:cache_inst.pmem_rdata[110]
pmem_rdata[111] => cache:cache_inst.pmem_rdata[111]
pmem_rdata[112] => cache:cache_inst.pmem_rdata[112]
pmem_rdata[113] => cache:cache_inst.pmem_rdata[113]
pmem_rdata[114] => cache:cache_inst.pmem_rdata[114]
pmem_rdata[115] => cache:cache_inst.pmem_rdata[115]
pmem_rdata[116] => cache:cache_inst.pmem_rdata[116]
pmem_rdata[117] => cache:cache_inst.pmem_rdata[117]
pmem_rdata[118] => cache:cache_inst.pmem_rdata[118]
pmem_rdata[119] => cache:cache_inst.pmem_rdata[119]
pmem_rdata[120] => cache:cache_inst.pmem_rdata[120]
pmem_rdata[121] => cache:cache_inst.pmem_rdata[121]
pmem_rdata[122] => cache:cache_inst.pmem_rdata[122]
pmem_rdata[123] => cache:cache_inst.pmem_rdata[123]
pmem_rdata[124] => cache:cache_inst.pmem_rdata[124]
pmem_rdata[125] => cache:cache_inst.pmem_rdata[125]
pmem_rdata[126] => cache:cache_inst.pmem_rdata[126]
pmem_rdata[127] => cache:cache_inst.pmem_rdata[127]
pmem_read <= cache:cache_inst.pmem_read
pmem_write <= cache:cache_inst.pmem_write
pmem_address[0] <= cache:cache_inst.pmem_address[0]
pmem_address[1] <= cache:cache_inst.pmem_address[1]
pmem_address[2] <= cache:cache_inst.pmem_address[2]
pmem_address[3] <= cache:cache_inst.pmem_address[3]
pmem_address[4] <= cache:cache_inst.pmem_address[4]
pmem_address[5] <= cache:cache_inst.pmem_address[5]
pmem_address[6] <= cache:cache_inst.pmem_address[6]
pmem_address[7] <= cache:cache_inst.pmem_address[7]
pmem_address[8] <= cache:cache_inst.pmem_address[8]
pmem_address[9] <= cache:cache_inst.pmem_address[9]
pmem_address[10] <= cache:cache_inst.pmem_address[10]
pmem_address[11] <= cache:cache_inst.pmem_address[11]
pmem_address[12] <= cache:cache_inst.pmem_address[12]
pmem_address[13] <= cache:cache_inst.pmem_address[13]
pmem_address[14] <= cache:cache_inst.pmem_address[14]
pmem_address[15] <= cache:cache_inst.pmem_address[15]
pmem_wdata[0] <= cache:cache_inst.pmem_wdata[0]
pmem_wdata[1] <= cache:cache_inst.pmem_wdata[1]
pmem_wdata[2] <= cache:cache_inst.pmem_wdata[2]
pmem_wdata[3] <= cache:cache_inst.pmem_wdata[3]
pmem_wdata[4] <= cache:cache_inst.pmem_wdata[4]
pmem_wdata[5] <= cache:cache_inst.pmem_wdata[5]
pmem_wdata[6] <= cache:cache_inst.pmem_wdata[6]
pmem_wdata[7] <= cache:cache_inst.pmem_wdata[7]
pmem_wdata[8] <= cache:cache_inst.pmem_wdata[8]
pmem_wdata[9] <= cache:cache_inst.pmem_wdata[9]
pmem_wdata[10] <= cache:cache_inst.pmem_wdata[10]
pmem_wdata[11] <= cache:cache_inst.pmem_wdata[11]
pmem_wdata[12] <= cache:cache_inst.pmem_wdata[12]
pmem_wdata[13] <= cache:cache_inst.pmem_wdata[13]
pmem_wdata[14] <= cache:cache_inst.pmem_wdata[14]
pmem_wdata[15] <= cache:cache_inst.pmem_wdata[15]
pmem_wdata[16] <= cache:cache_inst.pmem_wdata[16]
pmem_wdata[17] <= cache:cache_inst.pmem_wdata[17]
pmem_wdata[18] <= cache:cache_inst.pmem_wdata[18]
pmem_wdata[19] <= cache:cache_inst.pmem_wdata[19]
pmem_wdata[20] <= cache:cache_inst.pmem_wdata[20]
pmem_wdata[21] <= cache:cache_inst.pmem_wdata[21]
pmem_wdata[22] <= cache:cache_inst.pmem_wdata[22]
pmem_wdata[23] <= cache:cache_inst.pmem_wdata[23]
pmem_wdata[24] <= cache:cache_inst.pmem_wdata[24]
pmem_wdata[25] <= cache:cache_inst.pmem_wdata[25]
pmem_wdata[26] <= cache:cache_inst.pmem_wdata[26]
pmem_wdata[27] <= cache:cache_inst.pmem_wdata[27]
pmem_wdata[28] <= cache:cache_inst.pmem_wdata[28]
pmem_wdata[29] <= cache:cache_inst.pmem_wdata[29]
pmem_wdata[30] <= cache:cache_inst.pmem_wdata[30]
pmem_wdata[31] <= cache:cache_inst.pmem_wdata[31]
pmem_wdata[32] <= cache:cache_inst.pmem_wdata[32]
pmem_wdata[33] <= cache:cache_inst.pmem_wdata[33]
pmem_wdata[34] <= cache:cache_inst.pmem_wdata[34]
pmem_wdata[35] <= cache:cache_inst.pmem_wdata[35]
pmem_wdata[36] <= cache:cache_inst.pmem_wdata[36]
pmem_wdata[37] <= cache:cache_inst.pmem_wdata[37]
pmem_wdata[38] <= cache:cache_inst.pmem_wdata[38]
pmem_wdata[39] <= cache:cache_inst.pmem_wdata[39]
pmem_wdata[40] <= cache:cache_inst.pmem_wdata[40]
pmem_wdata[41] <= cache:cache_inst.pmem_wdata[41]
pmem_wdata[42] <= cache:cache_inst.pmem_wdata[42]
pmem_wdata[43] <= cache:cache_inst.pmem_wdata[43]
pmem_wdata[44] <= cache:cache_inst.pmem_wdata[44]
pmem_wdata[45] <= cache:cache_inst.pmem_wdata[45]
pmem_wdata[46] <= cache:cache_inst.pmem_wdata[46]
pmem_wdata[47] <= cache:cache_inst.pmem_wdata[47]
pmem_wdata[48] <= cache:cache_inst.pmem_wdata[48]
pmem_wdata[49] <= cache:cache_inst.pmem_wdata[49]
pmem_wdata[50] <= cache:cache_inst.pmem_wdata[50]
pmem_wdata[51] <= cache:cache_inst.pmem_wdata[51]
pmem_wdata[52] <= cache:cache_inst.pmem_wdata[52]
pmem_wdata[53] <= cache:cache_inst.pmem_wdata[53]
pmem_wdata[54] <= cache:cache_inst.pmem_wdata[54]
pmem_wdata[55] <= cache:cache_inst.pmem_wdata[55]
pmem_wdata[56] <= cache:cache_inst.pmem_wdata[56]
pmem_wdata[57] <= cache:cache_inst.pmem_wdata[57]
pmem_wdata[58] <= cache:cache_inst.pmem_wdata[58]
pmem_wdata[59] <= cache:cache_inst.pmem_wdata[59]
pmem_wdata[60] <= cache:cache_inst.pmem_wdata[60]
pmem_wdata[61] <= cache:cache_inst.pmem_wdata[61]
pmem_wdata[62] <= cache:cache_inst.pmem_wdata[62]
pmem_wdata[63] <= cache:cache_inst.pmem_wdata[63]
pmem_wdata[64] <= cache:cache_inst.pmem_wdata[64]
pmem_wdata[65] <= cache:cache_inst.pmem_wdata[65]
pmem_wdata[66] <= cache:cache_inst.pmem_wdata[66]
pmem_wdata[67] <= cache:cache_inst.pmem_wdata[67]
pmem_wdata[68] <= cache:cache_inst.pmem_wdata[68]
pmem_wdata[69] <= cache:cache_inst.pmem_wdata[69]
pmem_wdata[70] <= cache:cache_inst.pmem_wdata[70]
pmem_wdata[71] <= cache:cache_inst.pmem_wdata[71]
pmem_wdata[72] <= cache:cache_inst.pmem_wdata[72]
pmem_wdata[73] <= cache:cache_inst.pmem_wdata[73]
pmem_wdata[74] <= cache:cache_inst.pmem_wdata[74]
pmem_wdata[75] <= cache:cache_inst.pmem_wdata[75]
pmem_wdata[76] <= cache:cache_inst.pmem_wdata[76]
pmem_wdata[77] <= cache:cache_inst.pmem_wdata[77]
pmem_wdata[78] <= cache:cache_inst.pmem_wdata[78]
pmem_wdata[79] <= cache:cache_inst.pmem_wdata[79]
pmem_wdata[80] <= cache:cache_inst.pmem_wdata[80]
pmem_wdata[81] <= cache:cache_inst.pmem_wdata[81]
pmem_wdata[82] <= cache:cache_inst.pmem_wdata[82]
pmem_wdata[83] <= cache:cache_inst.pmem_wdata[83]
pmem_wdata[84] <= cache:cache_inst.pmem_wdata[84]
pmem_wdata[85] <= cache:cache_inst.pmem_wdata[85]
pmem_wdata[86] <= cache:cache_inst.pmem_wdata[86]
pmem_wdata[87] <= cache:cache_inst.pmem_wdata[87]
pmem_wdata[88] <= cache:cache_inst.pmem_wdata[88]
pmem_wdata[89] <= cache:cache_inst.pmem_wdata[89]
pmem_wdata[90] <= cache:cache_inst.pmem_wdata[90]
pmem_wdata[91] <= cache:cache_inst.pmem_wdata[91]
pmem_wdata[92] <= cache:cache_inst.pmem_wdata[92]
pmem_wdata[93] <= cache:cache_inst.pmem_wdata[93]
pmem_wdata[94] <= cache:cache_inst.pmem_wdata[94]
pmem_wdata[95] <= cache:cache_inst.pmem_wdata[95]
pmem_wdata[96] <= cache:cache_inst.pmem_wdata[96]
pmem_wdata[97] <= cache:cache_inst.pmem_wdata[97]
pmem_wdata[98] <= cache:cache_inst.pmem_wdata[98]
pmem_wdata[99] <= cache:cache_inst.pmem_wdata[99]
pmem_wdata[100] <= cache:cache_inst.pmem_wdata[100]
pmem_wdata[101] <= cache:cache_inst.pmem_wdata[101]
pmem_wdata[102] <= cache:cache_inst.pmem_wdata[102]
pmem_wdata[103] <= cache:cache_inst.pmem_wdata[103]
pmem_wdata[104] <= cache:cache_inst.pmem_wdata[104]
pmem_wdata[105] <= cache:cache_inst.pmem_wdata[105]
pmem_wdata[106] <= cache:cache_inst.pmem_wdata[106]
pmem_wdata[107] <= cache:cache_inst.pmem_wdata[107]
pmem_wdata[108] <= cache:cache_inst.pmem_wdata[108]
pmem_wdata[109] <= cache:cache_inst.pmem_wdata[109]
pmem_wdata[110] <= cache:cache_inst.pmem_wdata[110]
pmem_wdata[111] <= cache:cache_inst.pmem_wdata[111]
pmem_wdata[112] <= cache:cache_inst.pmem_wdata[112]
pmem_wdata[113] <= cache:cache_inst.pmem_wdata[113]
pmem_wdata[114] <= cache:cache_inst.pmem_wdata[114]
pmem_wdata[115] <= cache:cache_inst.pmem_wdata[115]
pmem_wdata[116] <= cache:cache_inst.pmem_wdata[116]
pmem_wdata[117] <= cache:cache_inst.pmem_wdata[117]
pmem_wdata[118] <= cache:cache_inst.pmem_wdata[118]
pmem_wdata[119] <= cache:cache_inst.pmem_wdata[119]
pmem_wdata[120] <= cache:cache_inst.pmem_wdata[120]
pmem_wdata[121] <= cache:cache_inst.pmem_wdata[121]
pmem_wdata[122] <= cache:cache_inst.pmem_wdata[122]
pmem_wdata[123] <= cache:cache_inst.pmem_wdata[123]
pmem_wdata[124] <= cache:cache_inst.pmem_wdata[124]
pmem_wdata[125] <= cache:cache_inst.pmem_wdata[125]
pmem_wdata[126] <= cache:cache_inst.pmem_wdata[126]
pmem_wdata[127] <= cache:cache_inst.pmem_wdata[127]


|mp2|cpu:cpu_inst
clk => cpu_control:control.clk
clk => cpu_datapath:datapath.clk
mem_resp => cpu_control:control.mem_resp
mem_rdata[0] => cpu_datapath:datapath.mem_rdata[0]
mem_rdata[1] => cpu_datapath:datapath.mem_rdata[1]
mem_rdata[2] => cpu_datapath:datapath.mem_rdata[2]
mem_rdata[3] => cpu_datapath:datapath.mem_rdata[3]
mem_rdata[4] => cpu_datapath:datapath.mem_rdata[4]
mem_rdata[5] => cpu_datapath:datapath.mem_rdata[5]
mem_rdata[6] => cpu_datapath:datapath.mem_rdata[6]
mem_rdata[7] => cpu_datapath:datapath.mem_rdata[7]
mem_rdata[8] => cpu_datapath:datapath.mem_rdata[8]
mem_rdata[9] => cpu_datapath:datapath.mem_rdata[9]
mem_rdata[10] => cpu_datapath:datapath.mem_rdata[10]
mem_rdata[11] => cpu_datapath:datapath.mem_rdata[11]
mem_rdata[12] => cpu_datapath:datapath.mem_rdata[12]
mem_rdata[13] => cpu_datapath:datapath.mem_rdata[13]
mem_rdata[14] => cpu_datapath:datapath.mem_rdata[14]
mem_rdata[15] => cpu_datapath:datapath.mem_rdata[15]
mem_read <= cpu_control:control.mem_read
mem_write <= cpu_control:control.mem_write
mem_byte_enable[0] <= cpu_control:control.mem_byte_enable[0]
mem_byte_enable[1] <= cpu_control:control.mem_byte_enable[1]
mem_address[0] <= cpu_datapath:datapath.mem_address[0]
mem_address[1] <= cpu_datapath:datapath.mem_address[1]
mem_address[2] <= cpu_datapath:datapath.mem_address[2]
mem_address[3] <= cpu_datapath:datapath.mem_address[3]
mem_address[4] <= cpu_datapath:datapath.mem_address[4]
mem_address[5] <= cpu_datapath:datapath.mem_address[5]
mem_address[6] <= cpu_datapath:datapath.mem_address[6]
mem_address[7] <= cpu_datapath:datapath.mem_address[7]
mem_address[8] <= cpu_datapath:datapath.mem_address[8]
mem_address[9] <= cpu_datapath:datapath.mem_address[9]
mem_address[10] <= cpu_datapath:datapath.mem_address[10]
mem_address[11] <= cpu_datapath:datapath.mem_address[11]
mem_address[12] <= cpu_datapath:datapath.mem_address[12]
mem_address[13] <= cpu_datapath:datapath.mem_address[13]
mem_address[14] <= cpu_datapath:datapath.mem_address[14]
mem_address[15] <= cpu_datapath:datapath.mem_address[15]
mem_wdata[0] <= cpu_datapath:datapath.mem_wdata[0]
mem_wdata[1] <= cpu_datapath:datapath.mem_wdata[1]
mem_wdata[2] <= cpu_datapath:datapath.mem_wdata[2]
mem_wdata[3] <= cpu_datapath:datapath.mem_wdata[3]
mem_wdata[4] <= cpu_datapath:datapath.mem_wdata[4]
mem_wdata[5] <= cpu_datapath:datapath.mem_wdata[5]
mem_wdata[6] <= cpu_datapath:datapath.mem_wdata[6]
mem_wdata[7] <= cpu_datapath:datapath.mem_wdata[7]
mem_wdata[8] <= cpu_datapath:datapath.mem_wdata[8]
mem_wdata[9] <= cpu_datapath:datapath.mem_wdata[9]
mem_wdata[10] <= cpu_datapath:datapath.mem_wdata[10]
mem_wdata[11] <= cpu_datapath:datapath.mem_wdata[11]
mem_wdata[12] <= cpu_datapath:datapath.mem_wdata[12]
mem_wdata[13] <= cpu_datapath:datapath.mem_wdata[13]
mem_wdata[14] <= cpu_datapath:datapath.mem_wdata[14]
mem_wdata[15] <= cpu_datapath:datapath.mem_wdata[15]


|mp2|cpu:cpu_inst|cpu_control:control
clk => state~1.DATAIN
opcode[0] => Equal0.IN7
opcode[0] => Equal1.IN7
opcode[0] => Equal2.IN7
opcode[0] => Equal3.IN7
opcode[0] => Equal4.IN7
opcode[0] => Equal5.IN7
opcode[0] => Equal6.IN7
opcode[0] => Equal7.IN7
opcode[0] => Equal8.IN7
opcode[0] => Equal9.IN7
opcode[0] => Equal10.IN7
opcode[0] => Equal11.IN7
opcode[0] => Equal12.IN7
opcode[0] => Equal13.IN7
opcode[0] => Equal14.IN7
opcode[1] => Equal0.IN6
opcode[1] => Equal1.IN6
opcode[1] => Equal2.IN6
opcode[1] => Equal3.IN6
opcode[1] => Equal4.IN6
opcode[1] => Equal5.IN6
opcode[1] => Equal6.IN6
opcode[1] => Equal7.IN6
opcode[1] => Equal8.IN6
opcode[1] => Equal9.IN6
opcode[1] => Equal10.IN6
opcode[1] => Equal11.IN6
opcode[1] => Equal12.IN6
opcode[1] => Equal13.IN6
opcode[1] => Equal14.IN6
opcode[2] => Equal0.IN5
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN5
opcode[2] => Equal3.IN5
opcode[2] => Equal4.IN5
opcode[2] => Equal5.IN5
opcode[2] => Equal6.IN5
opcode[2] => Equal7.IN5
opcode[2] => Equal8.IN5
opcode[2] => Equal9.IN5
opcode[2] => Equal10.IN5
opcode[2] => Equal11.IN5
opcode[2] => Equal12.IN5
opcode[2] => Equal13.IN5
opcode[2] => Equal14.IN5
opcode[3] => Equal0.IN4
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN4
opcode[3] => Equal4.IN4
opcode[3] => Equal5.IN4
opcode[3] => Equal6.IN4
opcode[3] => Equal7.IN4
opcode[3] => Equal8.IN4
opcode[3] => Equal9.IN4
opcode[3] => Equal10.IN4
opcode[3] => Equal11.IN4
opcode[3] => Equal12.IN4
opcode[3] => Equal13.IN4
opcode[3] => Equal14.IN4
ir_4 => Decoder0.IN0
ir_5 => Decoder0.IN1
ir_5 => Selector2.IN3
ir_5 => Selector2.IN4
ir_11 => Selector1.IN4
ir_11 => addrmux_sel.DATAB
ir_11 => Selector3.IN2
ir_11 => Selector4.IN2
ir_11 => Selector0.IN2
br_enable => Selector14.IN12
br_enable => Selector5.IN10
memparity => mdrOutModifier_sel.DATAB
memparity => mdrInModifier_sel.DATAB
memparity => mem_byte_enable.DATAB
memparity => mdrInModifier_sel.DATAB
memparity => mdrOutModifier_sel.DATAB
memparity => mem_byte_enable.DATAB
load_pc <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
load_ir <= load_ir.DB_MAX_OUTPUT_PORT_TYPE
load_regfile <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
load_mar <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
load_mdr <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
load_cc <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
pcmux_sel[0] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
pcmux_sel[1] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
storemux_sel <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
alumux_sel[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
alumux_sel[1] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
regfilemux_sel[0] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
regfilemux_sel[1] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
marmux_sel[0] <= marmux_sel.DB_MAX_OUTPUT_PORT_TYPE
marmux_sel[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
mdrmux_sel <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
addrmux_sel <= addrmux_sel.DB_MAX_OUTPUT_PORT_TYPE
drmux_sel <= drmux_sel.DB_MAX_OUTPUT_PORT_TYPE
offset6_lsse <= offset6_lsse.DB_MAX_OUTPUT_PORT_TYPE
mdrInModifier_sel[0] <= mdrInModifier_sel.DB_MAX_OUTPUT_PORT_TYPE
mdrInModifier_sel[1] <= mdrInModifier_sel.DB_MAX_OUTPUT_PORT_TYPE
mdrOutModifier_sel[0] <= mdrOutModifier_sel.DB_MAX_OUTPUT_PORT_TYPE
mdrOutModifier_sel[1] <= mdrOutModifier_sel.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= aluop[2].DB_MAX_OUTPUT_PORT_TYPE
aluop[3] <= <GND>
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_resp => next_state.OUTPUTSELECT
mem_read <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
mem_byte_enable[0] <= mem_byte_enable.DB_MAX_OUTPUT_PORT_TYPE
mem_byte_enable[1] <= mem_byte_enable.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath
clk => register:pc.clk
clk => ir:IR.clk
clk => regfile:regfile_inst.clk
clk => register:cc.clk
clk => register:MAR.clk
clk => register:MDR.clk
load_pc => register:pc.load
load_ir => ir:IR.load
load_regfile => regfile:regfile_inst.load
load_mar => register:MAR.load
load_mdr => register:MDR.load
load_cc => register:cc.load
pcmux_sel[0] => pcmux_sel[0].IN1
pcmux_sel[1] => pcmux_sel[1].IN1
storemux_sel => storemux_sel.IN1
alumux_sel[0] => alumux_sel[0].IN1
alumux_sel[1] => alumux_sel[1].IN1
regfilemux_sel[0] => regfilemux_sel[0].IN1
regfilemux_sel[1] => regfilemux_sel[1].IN1
marmux_sel[0] => marmux_sel[0].IN1
marmux_sel[1] => marmux_sel[1].IN1
mdrmux_sel => mdrmux_sel.IN1
addrmux_sel => addrmux_sel.IN1
drmux_sel => drmux_sel.IN1
offset6_lsse => offset6_lsse.IN1
mdrInModifier_sel[0] => mdrInModifier_sel[0].IN1
mdrInModifier_sel[1] => mdrInModifier_sel[1].IN1
mdrOutModifier_sel[0] => mdrOutModifier_sel[0].IN1
mdrOutModifier_sel[1] => mdrOutModifier_sel[1].IN1
aluop[0] => alu:alu_inst.aluop[0]
aluop[1] => alu:alu_inst.aluop[1]
aluop[2] => alu:alu_inst.aluop[2]
aluop[3] => alu:alu_inst.aluop[3]
opcode[0] <= ir:IR.opcode[0]
opcode[1] <= ir:IR.opcode[1]
opcode[2] <= ir:IR.opcode[2]
opcode[3] <= ir:IR.opcode[3]
ir_4 <= ir:IR.ir_4
ir_5 <= ir:IR.ir_5
ir_11 <= ir:IR.ir_11
br_enable <= cccomp:cccomp_inst.br_enable
mem_rdata[0] => mem_rdata[0].IN1
mem_rdata[1] => mem_rdata[1].IN1
mem_rdata[2] => mem_rdata[2].IN1
mem_rdata[3] => mem_rdata[3].IN1
mem_rdata[4] => mem_rdata[4].IN1
mem_rdata[5] => mem_rdata[5].IN1
mem_rdata[6] => mem_rdata[6].IN1
mem_rdata[7] => mem_rdata[7].IN1
mem_rdata[8] => mem_rdata[8].IN1
mem_rdata[9] => mem_rdata[9].IN1
mem_rdata[10] => mem_rdata[10].IN1
mem_rdata[11] => mem_rdata[11].IN1
mem_rdata[12] => mem_rdata[12].IN1
mem_rdata[13] => mem_rdata[13].IN1
mem_rdata[14] => mem_rdata[14].IN1
mem_rdata[15] => mem_rdata[15].IN1
mem_address[0] <= register:MAR.out[0]
mem_address[1] <= register:MAR.out[1]
mem_address[2] <= register:MAR.out[2]
mem_address[3] <= register:MAR.out[3]
mem_address[4] <= register:MAR.out[4]
mem_address[5] <= register:MAR.out[5]
mem_address[6] <= register:MAR.out[6]
mem_address[7] <= register:MAR.out[7]
mem_address[8] <= register:MAR.out[8]
mem_address[9] <= register:MAR.out[9]
mem_address[10] <= register:MAR.out[10]
mem_address[11] <= register:MAR.out[11]
mem_address[12] <= register:MAR.out[12]
mem_address[13] <= register:MAR.out[13]
mem_address[14] <= register:MAR.out[14]
mem_address[15] <= register:MAR.out[15]
mem_wdata[0] <= mdr_out[0].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mdr_out[1].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mdr_out[2].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mdr_out[3].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mdr_out[4].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mdr_out[5].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mdr_out[6].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mdr_out[7].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mdr_out[8].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mdr_out[9].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mdr_out[10].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mdr_out[11].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mdr_out[12].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mdr_out[13].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mdr_out[14].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mdr_out[15].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|register:pc
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:pcmux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|plus2:pcPlus2
in[0] => out[0].DATAIN
in[1] => Add0.IN30
in[2] => Add0.IN29
in[3] => Add0.IN28
in[4] => Add0.IN27
in[5] => Add0.IN26
in[6] => Add0.IN25
in[7] => Add0.IN24
in[8] => Add0.IN23
in[9] => Add0.IN22
in[10] => Add0.IN21
in[11] => Add0.IN20
in[12] => Add0.IN19
in[13] => Add0.IN18
in[14] => Add0.IN17
in[15] => Add0.IN16
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|adder:br_adder
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
c[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux2:addrmux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|adj:offset9_adjuster
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAB
in[5] => out.DATAA
in[6] => out.DATAB
in[6] => out.DATAA
in[7] => out.DATAB
in[7] => out.DATAA
in[8] => out.DATAA
in[8] => out[15].DATAIN
in[8] => out[14].DATAIN
in[8] => out[13].DATAIN
in[8] => out[12].DATAIN
in[8] => out[11].DATAIN
in[8] => out[10].DATAIN
in[8] => out[9].DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[8].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|adj:offset11_adjuster
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAB
in[5] => out.DATAA
in[6] => out.DATAB
in[6] => out.DATAA
in[7] => out.DATAB
in[7] => out.DATAA
in[8] => out.DATAB
in[8] => out.DATAA
in[9] => out.DATAB
in[9] => out.DATAA
in[10] => out.DATAA
in[10] => out[15].DATAIN
in[10] => out[14].DATAIN
in[10] => out[13].DATAIN
in[10] => out[12].DATAIN
in[10] => out[11].DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[10].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|ir:IR
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
opcode[0] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
dest[0] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dest[1] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dest[2] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
src1[0] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
src1[1] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
src1[2] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
src2[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
src2[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
src2[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
offset6[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
offset6[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
offset6[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
offset6[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
offset6[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
offset6[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
trapVect[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
trapVect[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
trapVect[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
trapVect[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
trapVect[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
trapVect[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
trapVect[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
trapVect[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
offset9[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
offset9[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
offset9[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
offset9[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
offset9[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
offset9[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
offset9[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
offset9[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
offset9[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
offset11[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
offset11[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
offset11[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
offset11[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
offset11[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
offset11[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
offset11[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
offset11[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
offset11[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
offset11[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
offset11[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
imm4[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
imm4[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
imm4[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
imm4[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
imm5[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
imm5[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
imm5[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
imm5[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
imm5[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
ir_4 <= data[4].DB_MAX_OUTPUT_PORT_TYPE
ir_5 <= data[5].DB_MAX_OUTPUT_PORT_TYPE
ir_11 <= data[11].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux2:storemux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux2:drmux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|adj:offset6_adjuster
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
lsse => out.OUTPUTSELECT
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAA
in[5] => out[15].DATAIN
in[5] => out[14].DATAIN
in[5] => out[13].DATAIN
in[5] => out[12].DATAIN
in[5] => out[11].DATAIN
in[5] => out[10].DATAIN
in[5] => out[9].DATAIN
in[5] => out[8].DATAIN
in[5] => out[7].DATAIN
in[5] => out[6].DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[5].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|regfile:regfile_inst
clk => data.we_a.CLK
clk => data.waddr_a[2].CLK
clk => data.waddr_a[1].CLK
clk => data.waddr_a[0].CLK
clk => data.data_a[15].CLK
clk => data.data_a[14].CLK
clk => data.data_a[13].CLK
clk => data.data_a[12].CLK
clk => data.data_a[11].CLK
clk => data.data_a[10].CLK
clk => data.data_a[9].CLK
clk => data.data_a[8].CLK
clk => data.data_a[7].CLK
clk => data.data_a[6].CLK
clk => data.data_a[5].CLK
clk => data.data_a[4].CLK
clk => data.data_a[3].CLK
clk => data.data_a[2].CLK
clk => data.data_a[1].CLK
clk => data.data_a[0].CLK
clk => data.CLK0
load => data.we_a.DATAIN
load => data.WE
in[0] => data.data_a[0].DATAIN
in[0] => data.DATAIN
in[1] => data.data_a[1].DATAIN
in[1] => data.DATAIN1
in[2] => data.data_a[2].DATAIN
in[2] => data.DATAIN2
in[3] => data.data_a[3].DATAIN
in[3] => data.DATAIN3
in[4] => data.data_a[4].DATAIN
in[4] => data.DATAIN4
in[5] => data.data_a[5].DATAIN
in[5] => data.DATAIN5
in[6] => data.data_a[6].DATAIN
in[6] => data.DATAIN6
in[7] => data.data_a[7].DATAIN
in[7] => data.DATAIN7
in[8] => data.data_a[8].DATAIN
in[8] => data.DATAIN8
in[9] => data.data_a[9].DATAIN
in[9] => data.DATAIN9
in[10] => data.data_a[10].DATAIN
in[10] => data.DATAIN10
in[11] => data.data_a[11].DATAIN
in[11] => data.DATAIN11
in[12] => data.data_a[12].DATAIN
in[12] => data.DATAIN12
in[13] => data.data_a[13].DATAIN
in[13] => data.DATAIN13
in[14] => data.data_a[14].DATAIN
in[14] => data.DATAIN14
in[15] => data.data_a[15].DATAIN
in[15] => data.DATAIN15
src_a[0] => data.RADDR
src_a[1] => data.RADDR1
src_a[2] => data.RADDR2
src_b[0] => data.PORTBRADDR
src_b[1] => data.PORTBRADDR1
src_b[2] => data.PORTBRADDR2
dest[0] => data.waddr_a[0].DATAIN
dest[0] => data.WADDR
dest[1] => data.waddr_a[1].DATAIN
dest[1] => data.WADDR1
dest[2] => data.waddr_a[2].DATAIN
dest[2] => data.WADDR2
reg_a[0] <= reg_a[0].DB_MAX_OUTPUT_PORT_TYPE
reg_a[1] <= reg_a[1].DB_MAX_OUTPUT_PORT_TYPE
reg_a[2] <= reg_a[2].DB_MAX_OUTPUT_PORT_TYPE
reg_a[3] <= reg_a[3].DB_MAX_OUTPUT_PORT_TYPE
reg_a[4] <= reg_a[4].DB_MAX_OUTPUT_PORT_TYPE
reg_a[5] <= reg_a[5].DB_MAX_OUTPUT_PORT_TYPE
reg_a[6] <= reg_a[6].DB_MAX_OUTPUT_PORT_TYPE
reg_a[7] <= reg_a[7].DB_MAX_OUTPUT_PORT_TYPE
reg_a[8] <= reg_a[8].DB_MAX_OUTPUT_PORT_TYPE
reg_a[9] <= reg_a[9].DB_MAX_OUTPUT_PORT_TYPE
reg_a[10] <= reg_a[10].DB_MAX_OUTPUT_PORT_TYPE
reg_a[11] <= reg_a[11].DB_MAX_OUTPUT_PORT_TYPE
reg_a[12] <= reg_a[12].DB_MAX_OUTPUT_PORT_TYPE
reg_a[13] <= reg_a[13].DB_MAX_OUTPUT_PORT_TYPE
reg_a[14] <= reg_a[14].DB_MAX_OUTPUT_PORT_TYPE
reg_a[15] <= reg_a[15].DB_MAX_OUTPUT_PORT_TYPE
reg_b[0] <= reg_b[0].DB_MAX_OUTPUT_PORT_TYPE
reg_b[1] <= reg_b[1].DB_MAX_OUTPUT_PORT_TYPE
reg_b[2] <= reg_b[2].DB_MAX_OUTPUT_PORT_TYPE
reg_b[3] <= reg_b[3].DB_MAX_OUTPUT_PORT_TYPE
reg_b[4] <= reg_b[4].DB_MAX_OUTPUT_PORT_TYPE
reg_b[5] <= reg_b[5].DB_MAX_OUTPUT_PORT_TYPE
reg_b[6] <= reg_b[6].DB_MAX_OUTPUT_PORT_TYPE
reg_b[7] <= reg_b[7].DB_MAX_OUTPUT_PORT_TYPE
reg_b[8] <= reg_b[8].DB_MAX_OUTPUT_PORT_TYPE
reg_b[9] <= reg_b[9].DB_MAX_OUTPUT_PORT_TYPE
reg_b[10] <= reg_b[10].DB_MAX_OUTPUT_PORT_TYPE
reg_b[11] <= reg_b[11].DB_MAX_OUTPUT_PORT_TYPE
reg_b[12] <= reg_b[12].DB_MAX_OUTPUT_PORT_TYPE
reg_b[13] <= reg_b[13].DB_MAX_OUTPUT_PORT_TYPE
reg_b[14] <= reg_b[14].DB_MAX_OUTPUT_PORT_TYPE
reg_b[15] <= reg_b[15].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:regfilemux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst
aluop[0] => Equal0.IN7
aluop[0] => Equal1.IN7
aluop[0] => Equal2.IN7
aluop[0] => Equal3.IN7
aluop[0] => Equal4.IN7
aluop[0] => Equal5.IN7
aluop[0] => Equal6.IN7
aluop[1] => Equal0.IN6
aluop[1] => Equal1.IN6
aluop[1] => Equal2.IN6
aluop[1] => Equal3.IN6
aluop[1] => Equal4.IN6
aluop[1] => Equal5.IN6
aluop[1] => Equal6.IN6
aluop[2] => Equal0.IN5
aluop[2] => Equal1.IN5
aluop[2] => Equal2.IN5
aluop[2] => Equal3.IN5
aluop[2] => Equal4.IN5
aluop[2] => Equal5.IN5
aluop[2] => Equal6.IN5
aluop[3] => Equal0.IN4
aluop[3] => Equal1.IN4
aluop[3] => Equal2.IN4
aluop[3] => Equal3.IN4
aluop[3] => Equal4.IN4
aluop[3] => Equal5.IN4
aluop[3] => Equal6.IN4
a[0] => Add0.IN16
a[0] => f.IN0
a[0] => ShiftLeft0.IN16
a[0] => ShiftRight0.IN16
a[0] => ShiftRight1.IN16
a[0] => Selector15.IN13
a[0] => Selector15.IN2
a[1] => Add0.IN15
a[1] => f.IN0
a[1] => ShiftLeft0.IN15
a[1] => ShiftRight0.IN15
a[1] => ShiftRight1.IN15
a[1] => Selector14.IN13
a[1] => Selector14.IN2
a[2] => Add0.IN14
a[2] => f.IN0
a[2] => ShiftLeft0.IN14
a[2] => ShiftRight0.IN14
a[2] => ShiftRight1.IN14
a[2] => Selector13.IN13
a[2] => Selector13.IN2
a[3] => Add0.IN13
a[3] => f.IN0
a[3] => ShiftLeft0.IN13
a[3] => ShiftRight0.IN13
a[3] => ShiftRight1.IN13
a[3] => Selector12.IN13
a[3] => Selector12.IN2
a[4] => Add0.IN12
a[4] => f.IN0
a[4] => ShiftLeft0.IN12
a[4] => ShiftRight0.IN12
a[4] => ShiftRight1.IN12
a[4] => Selector11.IN13
a[4] => Selector11.IN2
a[5] => Add0.IN11
a[5] => f.IN0
a[5] => ShiftLeft0.IN11
a[5] => ShiftRight0.IN11
a[5] => ShiftRight1.IN11
a[5] => Selector10.IN13
a[5] => Selector10.IN2
a[6] => Add0.IN10
a[6] => f.IN0
a[6] => ShiftLeft0.IN10
a[6] => ShiftRight0.IN10
a[6] => ShiftRight1.IN10
a[6] => Selector9.IN13
a[6] => Selector9.IN2
a[7] => Add0.IN9
a[7] => f.IN0
a[7] => ShiftLeft0.IN9
a[7] => ShiftRight0.IN9
a[7] => ShiftRight1.IN9
a[7] => Selector8.IN13
a[7] => Selector8.IN2
a[8] => Add0.IN8
a[8] => f.IN0
a[8] => ShiftLeft0.IN8
a[8] => ShiftRight0.IN8
a[8] => ShiftRight1.IN8
a[8] => Selector7.IN13
a[8] => Selector7.IN2
a[9] => Add0.IN7
a[9] => f.IN0
a[9] => ShiftLeft0.IN7
a[9] => ShiftRight0.IN7
a[9] => ShiftRight1.IN7
a[9] => Selector6.IN13
a[9] => Selector6.IN2
a[10] => Add0.IN6
a[10] => f.IN0
a[10] => ShiftLeft0.IN6
a[10] => ShiftRight0.IN6
a[10] => ShiftRight1.IN6
a[10] => Selector5.IN13
a[10] => Selector5.IN2
a[11] => Add0.IN5
a[11] => f.IN0
a[11] => ShiftLeft0.IN5
a[11] => ShiftRight0.IN5
a[11] => ShiftRight1.IN5
a[11] => Selector4.IN13
a[11] => Selector4.IN2
a[12] => Add0.IN4
a[12] => f.IN0
a[12] => ShiftLeft0.IN4
a[12] => ShiftRight0.IN4
a[12] => ShiftRight1.IN4
a[12] => Selector3.IN13
a[12] => Selector3.IN2
a[13] => Add0.IN3
a[13] => f.IN0
a[13] => ShiftLeft0.IN3
a[13] => ShiftRight0.IN3
a[13] => ShiftRight1.IN3
a[13] => Selector2.IN13
a[13] => Selector2.IN2
a[14] => Add0.IN2
a[14] => f.IN0
a[14] => ShiftLeft0.IN2
a[14] => ShiftRight0.IN2
a[14] => ShiftRight1.IN2
a[14] => Selector1.IN13
a[14] => Selector1.IN2
a[15] => Add0.IN1
a[15] => f.IN0
a[15] => ShiftLeft0.IN1
a[15] => ShiftRight0.IN1
a[15] => ShiftRight1.IN0
a[15] => ShiftRight1.IN1
a[15] => Selector0.IN13
a[15] => Selector0.IN2
b[0] => Add0.IN32
b[0] => f.IN1
b[0] => ShiftLeft0.IN32
b[0] => ShiftRight0.IN32
b[0] => ShiftRight1.IN32
b[1] => Add0.IN31
b[1] => f.IN1
b[1] => ShiftLeft0.IN31
b[1] => ShiftRight0.IN31
b[1] => ShiftRight1.IN31
b[2] => Add0.IN30
b[2] => f.IN1
b[2] => ShiftLeft0.IN30
b[2] => ShiftRight0.IN30
b[2] => ShiftRight1.IN30
b[3] => Add0.IN29
b[3] => f.IN1
b[3] => ShiftLeft0.IN29
b[3] => ShiftRight0.IN29
b[3] => ShiftRight1.IN29
b[4] => Add0.IN28
b[4] => f.IN1
b[4] => ShiftLeft0.IN28
b[4] => ShiftRight0.IN28
b[4] => ShiftRight1.IN28
b[5] => Add0.IN27
b[5] => f.IN1
b[5] => ShiftLeft0.IN27
b[5] => ShiftRight0.IN27
b[5] => ShiftRight1.IN27
b[6] => Add0.IN26
b[6] => f.IN1
b[6] => ShiftLeft0.IN26
b[6] => ShiftRight0.IN26
b[6] => ShiftRight1.IN26
b[7] => Add0.IN25
b[7] => f.IN1
b[7] => ShiftLeft0.IN25
b[7] => ShiftRight0.IN25
b[7] => ShiftRight1.IN25
b[8] => Add0.IN24
b[8] => f.IN1
b[8] => ShiftLeft0.IN24
b[8] => ShiftRight0.IN24
b[8] => ShiftRight1.IN24
b[9] => Add0.IN23
b[9] => f.IN1
b[9] => ShiftLeft0.IN23
b[9] => ShiftRight0.IN23
b[9] => ShiftRight1.IN23
b[10] => Add0.IN22
b[10] => f.IN1
b[10] => ShiftLeft0.IN22
b[10] => ShiftRight0.IN22
b[10] => ShiftRight1.IN22
b[11] => Add0.IN21
b[11] => f.IN1
b[11] => ShiftLeft0.IN21
b[11] => ShiftRight0.IN21
b[11] => ShiftRight1.IN21
b[12] => Add0.IN20
b[12] => f.IN1
b[12] => ShiftLeft0.IN20
b[12] => ShiftRight0.IN20
b[12] => ShiftRight1.IN20
b[13] => Add0.IN19
b[13] => f.IN1
b[13] => ShiftLeft0.IN19
b[13] => ShiftRight0.IN19
b[13] => ShiftRight1.IN19
b[14] => Add0.IN18
b[14] => f.IN1
b[14] => ShiftLeft0.IN18
b[14] => ShiftRight0.IN18
b[14] => ShiftRight1.IN18
b[15] => Add0.IN17
b[15] => f.IN1
b[15] => ShiftLeft0.IN17
b[15] => ShiftRight0.IN17
b[15] => ShiftRight1.IN17
f[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|gencc:gencc_inst
in[0] => WideOr0.IN0
in[1] => WideOr0.IN1
in[2] => WideOr0.IN2
in[3] => WideOr0.IN3
in[4] => WideOr0.IN4
in[5] => WideOr0.IN5
in[6] => WideOr0.IN6
in[7] => WideOr0.IN7
in[8] => WideOr0.IN8
in[9] => WideOr0.IN9
in[10] => WideOr0.IN10
in[11] => WideOr0.IN11
in[12] => WideOr0.IN12
in[13] => WideOr0.IN13
in[14] => WideOr0.IN14
in[15] => WideOr0.IN15
in[15] => out.OUTPUTSELECT
in[15] => out.OUTPUTSELECT
in[15] => out[2].DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[15].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|register:cc
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
load => data[0].ENA
load => data[1].ENA
load => data[2].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|cccomp:cccomp_inst
cur_cc[0] => always0.IN0
cur_cc[1] => always0.IN0
cur_cc[2] => always0.IN0
br_cc[0] => always0.IN1
br_cc[1] => always0.IN1
br_cc[2] => always0.IN1
br_enable <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:marmux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MAR
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrInModifier
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux2:mdrmux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MDR
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrOutModifier
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mp2|cache:cache_inst
clk => cache_control:control.clk
clk => cache_datapath:datapath.clk
mem_read => cache_control:control.mem_read
mem_write => cache_control:control.mem_write
mem_byte_enable[0] => cache_datapath:datapath.mem_byte_enable[0]
mem_byte_enable[1] => cache_datapath:datapath.mem_byte_enable[1]
mem_address[0] => cache_datapath:datapath.mem_address[0]
mem_address[1] => cache_datapath:datapath.mem_address[1]
mem_address[2] => cache_datapath:datapath.mem_address[2]
mem_address[3] => cache_datapath:datapath.mem_address[3]
mem_address[4] => cache_datapath:datapath.mem_address[4]
mem_address[5] => cache_datapath:datapath.mem_address[5]
mem_address[6] => cache_datapath:datapath.mem_address[6]
mem_address[7] => cache_datapath:datapath.mem_address[7]
mem_address[8] => cache_datapath:datapath.mem_address[8]
mem_address[9] => cache_datapath:datapath.mem_address[9]
mem_address[10] => cache_datapath:datapath.mem_address[10]
mem_address[11] => cache_datapath:datapath.mem_address[11]
mem_address[12] => cache_datapath:datapath.mem_address[12]
mem_address[13] => cache_datapath:datapath.mem_address[13]
mem_address[14] => cache_datapath:datapath.mem_address[14]
mem_address[15] => cache_datapath:datapath.mem_address[15]
mem_wdata[0] => cache_datapath:datapath.mem_wdata[0]
mem_wdata[1] => cache_datapath:datapath.mem_wdata[1]
mem_wdata[2] => cache_datapath:datapath.mem_wdata[2]
mem_wdata[3] => cache_datapath:datapath.mem_wdata[3]
mem_wdata[4] => cache_datapath:datapath.mem_wdata[4]
mem_wdata[5] => cache_datapath:datapath.mem_wdata[5]
mem_wdata[6] => cache_datapath:datapath.mem_wdata[6]
mem_wdata[7] => cache_datapath:datapath.mem_wdata[7]
mem_wdata[8] => cache_datapath:datapath.mem_wdata[8]
mem_wdata[9] => cache_datapath:datapath.mem_wdata[9]
mem_wdata[10] => cache_datapath:datapath.mem_wdata[10]
mem_wdata[11] => cache_datapath:datapath.mem_wdata[11]
mem_wdata[12] => cache_datapath:datapath.mem_wdata[12]
mem_wdata[13] => cache_datapath:datapath.mem_wdata[13]
mem_wdata[14] => cache_datapath:datapath.mem_wdata[14]
mem_wdata[15] => cache_datapath:datapath.mem_wdata[15]
mem_resp <= cache_control:control.mem_resp
mem_rdata[0] <= cache_datapath:datapath.mem_rdata[0]
mem_rdata[1] <= cache_datapath:datapath.mem_rdata[1]
mem_rdata[2] <= cache_datapath:datapath.mem_rdata[2]
mem_rdata[3] <= cache_datapath:datapath.mem_rdata[3]
mem_rdata[4] <= cache_datapath:datapath.mem_rdata[4]
mem_rdata[5] <= cache_datapath:datapath.mem_rdata[5]
mem_rdata[6] <= cache_datapath:datapath.mem_rdata[6]
mem_rdata[7] <= cache_datapath:datapath.mem_rdata[7]
mem_rdata[8] <= cache_datapath:datapath.mem_rdata[8]
mem_rdata[9] <= cache_datapath:datapath.mem_rdata[9]
mem_rdata[10] <= cache_datapath:datapath.mem_rdata[10]
mem_rdata[11] <= cache_datapath:datapath.mem_rdata[11]
mem_rdata[12] <= cache_datapath:datapath.mem_rdata[12]
mem_rdata[13] <= cache_datapath:datapath.mem_rdata[13]
mem_rdata[14] <= cache_datapath:datapath.mem_rdata[14]
mem_rdata[15] <= cache_datapath:datapath.mem_rdata[15]
pmem_resp => cache_control:control.pmem_resp
pmem_rdata[0] => cache_datapath:datapath.pmem_rdata[0]
pmem_rdata[1] => cache_datapath:datapath.pmem_rdata[1]
pmem_rdata[2] => cache_datapath:datapath.pmem_rdata[2]
pmem_rdata[3] => cache_datapath:datapath.pmem_rdata[3]
pmem_rdata[4] => cache_datapath:datapath.pmem_rdata[4]
pmem_rdata[5] => cache_datapath:datapath.pmem_rdata[5]
pmem_rdata[6] => cache_datapath:datapath.pmem_rdata[6]
pmem_rdata[7] => cache_datapath:datapath.pmem_rdata[7]
pmem_rdata[8] => cache_datapath:datapath.pmem_rdata[8]
pmem_rdata[9] => cache_datapath:datapath.pmem_rdata[9]
pmem_rdata[10] => cache_datapath:datapath.pmem_rdata[10]
pmem_rdata[11] => cache_datapath:datapath.pmem_rdata[11]
pmem_rdata[12] => cache_datapath:datapath.pmem_rdata[12]
pmem_rdata[13] => cache_datapath:datapath.pmem_rdata[13]
pmem_rdata[14] => cache_datapath:datapath.pmem_rdata[14]
pmem_rdata[15] => cache_datapath:datapath.pmem_rdata[15]
pmem_rdata[16] => cache_datapath:datapath.pmem_rdata[16]
pmem_rdata[17] => cache_datapath:datapath.pmem_rdata[17]
pmem_rdata[18] => cache_datapath:datapath.pmem_rdata[18]
pmem_rdata[19] => cache_datapath:datapath.pmem_rdata[19]
pmem_rdata[20] => cache_datapath:datapath.pmem_rdata[20]
pmem_rdata[21] => cache_datapath:datapath.pmem_rdata[21]
pmem_rdata[22] => cache_datapath:datapath.pmem_rdata[22]
pmem_rdata[23] => cache_datapath:datapath.pmem_rdata[23]
pmem_rdata[24] => cache_datapath:datapath.pmem_rdata[24]
pmem_rdata[25] => cache_datapath:datapath.pmem_rdata[25]
pmem_rdata[26] => cache_datapath:datapath.pmem_rdata[26]
pmem_rdata[27] => cache_datapath:datapath.pmem_rdata[27]
pmem_rdata[28] => cache_datapath:datapath.pmem_rdata[28]
pmem_rdata[29] => cache_datapath:datapath.pmem_rdata[29]
pmem_rdata[30] => cache_datapath:datapath.pmem_rdata[30]
pmem_rdata[31] => cache_datapath:datapath.pmem_rdata[31]
pmem_rdata[32] => cache_datapath:datapath.pmem_rdata[32]
pmem_rdata[33] => cache_datapath:datapath.pmem_rdata[33]
pmem_rdata[34] => cache_datapath:datapath.pmem_rdata[34]
pmem_rdata[35] => cache_datapath:datapath.pmem_rdata[35]
pmem_rdata[36] => cache_datapath:datapath.pmem_rdata[36]
pmem_rdata[37] => cache_datapath:datapath.pmem_rdata[37]
pmem_rdata[38] => cache_datapath:datapath.pmem_rdata[38]
pmem_rdata[39] => cache_datapath:datapath.pmem_rdata[39]
pmem_rdata[40] => cache_datapath:datapath.pmem_rdata[40]
pmem_rdata[41] => cache_datapath:datapath.pmem_rdata[41]
pmem_rdata[42] => cache_datapath:datapath.pmem_rdata[42]
pmem_rdata[43] => cache_datapath:datapath.pmem_rdata[43]
pmem_rdata[44] => cache_datapath:datapath.pmem_rdata[44]
pmem_rdata[45] => cache_datapath:datapath.pmem_rdata[45]
pmem_rdata[46] => cache_datapath:datapath.pmem_rdata[46]
pmem_rdata[47] => cache_datapath:datapath.pmem_rdata[47]
pmem_rdata[48] => cache_datapath:datapath.pmem_rdata[48]
pmem_rdata[49] => cache_datapath:datapath.pmem_rdata[49]
pmem_rdata[50] => cache_datapath:datapath.pmem_rdata[50]
pmem_rdata[51] => cache_datapath:datapath.pmem_rdata[51]
pmem_rdata[52] => cache_datapath:datapath.pmem_rdata[52]
pmem_rdata[53] => cache_datapath:datapath.pmem_rdata[53]
pmem_rdata[54] => cache_datapath:datapath.pmem_rdata[54]
pmem_rdata[55] => cache_datapath:datapath.pmem_rdata[55]
pmem_rdata[56] => cache_datapath:datapath.pmem_rdata[56]
pmem_rdata[57] => cache_datapath:datapath.pmem_rdata[57]
pmem_rdata[58] => cache_datapath:datapath.pmem_rdata[58]
pmem_rdata[59] => cache_datapath:datapath.pmem_rdata[59]
pmem_rdata[60] => cache_datapath:datapath.pmem_rdata[60]
pmem_rdata[61] => cache_datapath:datapath.pmem_rdata[61]
pmem_rdata[62] => cache_datapath:datapath.pmem_rdata[62]
pmem_rdata[63] => cache_datapath:datapath.pmem_rdata[63]
pmem_rdata[64] => cache_datapath:datapath.pmem_rdata[64]
pmem_rdata[65] => cache_datapath:datapath.pmem_rdata[65]
pmem_rdata[66] => cache_datapath:datapath.pmem_rdata[66]
pmem_rdata[67] => cache_datapath:datapath.pmem_rdata[67]
pmem_rdata[68] => cache_datapath:datapath.pmem_rdata[68]
pmem_rdata[69] => cache_datapath:datapath.pmem_rdata[69]
pmem_rdata[70] => cache_datapath:datapath.pmem_rdata[70]
pmem_rdata[71] => cache_datapath:datapath.pmem_rdata[71]
pmem_rdata[72] => cache_datapath:datapath.pmem_rdata[72]
pmem_rdata[73] => cache_datapath:datapath.pmem_rdata[73]
pmem_rdata[74] => cache_datapath:datapath.pmem_rdata[74]
pmem_rdata[75] => cache_datapath:datapath.pmem_rdata[75]
pmem_rdata[76] => cache_datapath:datapath.pmem_rdata[76]
pmem_rdata[77] => cache_datapath:datapath.pmem_rdata[77]
pmem_rdata[78] => cache_datapath:datapath.pmem_rdata[78]
pmem_rdata[79] => cache_datapath:datapath.pmem_rdata[79]
pmem_rdata[80] => cache_datapath:datapath.pmem_rdata[80]
pmem_rdata[81] => cache_datapath:datapath.pmem_rdata[81]
pmem_rdata[82] => cache_datapath:datapath.pmem_rdata[82]
pmem_rdata[83] => cache_datapath:datapath.pmem_rdata[83]
pmem_rdata[84] => cache_datapath:datapath.pmem_rdata[84]
pmem_rdata[85] => cache_datapath:datapath.pmem_rdata[85]
pmem_rdata[86] => cache_datapath:datapath.pmem_rdata[86]
pmem_rdata[87] => cache_datapath:datapath.pmem_rdata[87]
pmem_rdata[88] => cache_datapath:datapath.pmem_rdata[88]
pmem_rdata[89] => cache_datapath:datapath.pmem_rdata[89]
pmem_rdata[90] => cache_datapath:datapath.pmem_rdata[90]
pmem_rdata[91] => cache_datapath:datapath.pmem_rdata[91]
pmem_rdata[92] => cache_datapath:datapath.pmem_rdata[92]
pmem_rdata[93] => cache_datapath:datapath.pmem_rdata[93]
pmem_rdata[94] => cache_datapath:datapath.pmem_rdata[94]
pmem_rdata[95] => cache_datapath:datapath.pmem_rdata[95]
pmem_rdata[96] => cache_datapath:datapath.pmem_rdata[96]
pmem_rdata[97] => cache_datapath:datapath.pmem_rdata[97]
pmem_rdata[98] => cache_datapath:datapath.pmem_rdata[98]
pmem_rdata[99] => cache_datapath:datapath.pmem_rdata[99]
pmem_rdata[100] => cache_datapath:datapath.pmem_rdata[100]
pmem_rdata[101] => cache_datapath:datapath.pmem_rdata[101]
pmem_rdata[102] => cache_datapath:datapath.pmem_rdata[102]
pmem_rdata[103] => cache_datapath:datapath.pmem_rdata[103]
pmem_rdata[104] => cache_datapath:datapath.pmem_rdata[104]
pmem_rdata[105] => cache_datapath:datapath.pmem_rdata[105]
pmem_rdata[106] => cache_datapath:datapath.pmem_rdata[106]
pmem_rdata[107] => cache_datapath:datapath.pmem_rdata[107]
pmem_rdata[108] => cache_datapath:datapath.pmem_rdata[108]
pmem_rdata[109] => cache_datapath:datapath.pmem_rdata[109]
pmem_rdata[110] => cache_datapath:datapath.pmem_rdata[110]
pmem_rdata[111] => cache_datapath:datapath.pmem_rdata[111]
pmem_rdata[112] => cache_datapath:datapath.pmem_rdata[112]
pmem_rdata[113] => cache_datapath:datapath.pmem_rdata[113]
pmem_rdata[114] => cache_datapath:datapath.pmem_rdata[114]
pmem_rdata[115] => cache_datapath:datapath.pmem_rdata[115]
pmem_rdata[116] => cache_datapath:datapath.pmem_rdata[116]
pmem_rdata[117] => cache_datapath:datapath.pmem_rdata[117]
pmem_rdata[118] => cache_datapath:datapath.pmem_rdata[118]
pmem_rdata[119] => cache_datapath:datapath.pmem_rdata[119]
pmem_rdata[120] => cache_datapath:datapath.pmem_rdata[120]
pmem_rdata[121] => cache_datapath:datapath.pmem_rdata[121]
pmem_rdata[122] => cache_datapath:datapath.pmem_rdata[122]
pmem_rdata[123] => cache_datapath:datapath.pmem_rdata[123]
pmem_rdata[124] => cache_datapath:datapath.pmem_rdata[124]
pmem_rdata[125] => cache_datapath:datapath.pmem_rdata[125]
pmem_rdata[126] => cache_datapath:datapath.pmem_rdata[126]
pmem_rdata[127] => cache_datapath:datapath.pmem_rdata[127]
pmem_read <= cache_control:control.pmem_read
pmem_write <= cache_control:control.pmem_write
pmem_address[0] <= cache_datapath:datapath.pmem_address[0]
pmem_address[1] <= cache_datapath:datapath.pmem_address[1]
pmem_address[2] <= cache_datapath:datapath.pmem_address[2]
pmem_address[3] <= cache_datapath:datapath.pmem_address[3]
pmem_address[4] <= cache_datapath:datapath.pmem_address[4]
pmem_address[5] <= cache_datapath:datapath.pmem_address[5]
pmem_address[6] <= cache_datapath:datapath.pmem_address[6]
pmem_address[7] <= cache_datapath:datapath.pmem_address[7]
pmem_address[8] <= cache_datapath:datapath.pmem_address[8]
pmem_address[9] <= cache_datapath:datapath.pmem_address[9]
pmem_address[10] <= cache_datapath:datapath.pmem_address[10]
pmem_address[11] <= cache_datapath:datapath.pmem_address[11]
pmem_address[12] <= cache_datapath:datapath.pmem_address[12]
pmem_address[13] <= cache_datapath:datapath.pmem_address[13]
pmem_address[14] <= cache_datapath:datapath.pmem_address[14]
pmem_address[15] <= cache_datapath:datapath.pmem_address[15]
pmem_wdata[0] <= cache_datapath:datapath.pmem_wdata[0]
pmem_wdata[1] <= cache_datapath:datapath.pmem_wdata[1]
pmem_wdata[2] <= cache_datapath:datapath.pmem_wdata[2]
pmem_wdata[3] <= cache_datapath:datapath.pmem_wdata[3]
pmem_wdata[4] <= cache_datapath:datapath.pmem_wdata[4]
pmem_wdata[5] <= cache_datapath:datapath.pmem_wdata[5]
pmem_wdata[6] <= cache_datapath:datapath.pmem_wdata[6]
pmem_wdata[7] <= cache_datapath:datapath.pmem_wdata[7]
pmem_wdata[8] <= cache_datapath:datapath.pmem_wdata[8]
pmem_wdata[9] <= cache_datapath:datapath.pmem_wdata[9]
pmem_wdata[10] <= cache_datapath:datapath.pmem_wdata[10]
pmem_wdata[11] <= cache_datapath:datapath.pmem_wdata[11]
pmem_wdata[12] <= cache_datapath:datapath.pmem_wdata[12]
pmem_wdata[13] <= cache_datapath:datapath.pmem_wdata[13]
pmem_wdata[14] <= cache_datapath:datapath.pmem_wdata[14]
pmem_wdata[15] <= cache_datapath:datapath.pmem_wdata[15]
pmem_wdata[16] <= cache_datapath:datapath.pmem_wdata[16]
pmem_wdata[17] <= cache_datapath:datapath.pmem_wdata[17]
pmem_wdata[18] <= cache_datapath:datapath.pmem_wdata[18]
pmem_wdata[19] <= cache_datapath:datapath.pmem_wdata[19]
pmem_wdata[20] <= cache_datapath:datapath.pmem_wdata[20]
pmem_wdata[21] <= cache_datapath:datapath.pmem_wdata[21]
pmem_wdata[22] <= cache_datapath:datapath.pmem_wdata[22]
pmem_wdata[23] <= cache_datapath:datapath.pmem_wdata[23]
pmem_wdata[24] <= cache_datapath:datapath.pmem_wdata[24]
pmem_wdata[25] <= cache_datapath:datapath.pmem_wdata[25]
pmem_wdata[26] <= cache_datapath:datapath.pmem_wdata[26]
pmem_wdata[27] <= cache_datapath:datapath.pmem_wdata[27]
pmem_wdata[28] <= cache_datapath:datapath.pmem_wdata[28]
pmem_wdata[29] <= cache_datapath:datapath.pmem_wdata[29]
pmem_wdata[30] <= cache_datapath:datapath.pmem_wdata[30]
pmem_wdata[31] <= cache_datapath:datapath.pmem_wdata[31]
pmem_wdata[32] <= cache_datapath:datapath.pmem_wdata[32]
pmem_wdata[33] <= cache_datapath:datapath.pmem_wdata[33]
pmem_wdata[34] <= cache_datapath:datapath.pmem_wdata[34]
pmem_wdata[35] <= cache_datapath:datapath.pmem_wdata[35]
pmem_wdata[36] <= cache_datapath:datapath.pmem_wdata[36]
pmem_wdata[37] <= cache_datapath:datapath.pmem_wdata[37]
pmem_wdata[38] <= cache_datapath:datapath.pmem_wdata[38]
pmem_wdata[39] <= cache_datapath:datapath.pmem_wdata[39]
pmem_wdata[40] <= cache_datapath:datapath.pmem_wdata[40]
pmem_wdata[41] <= cache_datapath:datapath.pmem_wdata[41]
pmem_wdata[42] <= cache_datapath:datapath.pmem_wdata[42]
pmem_wdata[43] <= cache_datapath:datapath.pmem_wdata[43]
pmem_wdata[44] <= cache_datapath:datapath.pmem_wdata[44]
pmem_wdata[45] <= cache_datapath:datapath.pmem_wdata[45]
pmem_wdata[46] <= cache_datapath:datapath.pmem_wdata[46]
pmem_wdata[47] <= cache_datapath:datapath.pmem_wdata[47]
pmem_wdata[48] <= cache_datapath:datapath.pmem_wdata[48]
pmem_wdata[49] <= cache_datapath:datapath.pmem_wdata[49]
pmem_wdata[50] <= cache_datapath:datapath.pmem_wdata[50]
pmem_wdata[51] <= cache_datapath:datapath.pmem_wdata[51]
pmem_wdata[52] <= cache_datapath:datapath.pmem_wdata[52]
pmem_wdata[53] <= cache_datapath:datapath.pmem_wdata[53]
pmem_wdata[54] <= cache_datapath:datapath.pmem_wdata[54]
pmem_wdata[55] <= cache_datapath:datapath.pmem_wdata[55]
pmem_wdata[56] <= cache_datapath:datapath.pmem_wdata[56]
pmem_wdata[57] <= cache_datapath:datapath.pmem_wdata[57]
pmem_wdata[58] <= cache_datapath:datapath.pmem_wdata[58]
pmem_wdata[59] <= cache_datapath:datapath.pmem_wdata[59]
pmem_wdata[60] <= cache_datapath:datapath.pmem_wdata[60]
pmem_wdata[61] <= cache_datapath:datapath.pmem_wdata[61]
pmem_wdata[62] <= cache_datapath:datapath.pmem_wdata[62]
pmem_wdata[63] <= cache_datapath:datapath.pmem_wdata[63]
pmem_wdata[64] <= cache_datapath:datapath.pmem_wdata[64]
pmem_wdata[65] <= cache_datapath:datapath.pmem_wdata[65]
pmem_wdata[66] <= cache_datapath:datapath.pmem_wdata[66]
pmem_wdata[67] <= cache_datapath:datapath.pmem_wdata[67]
pmem_wdata[68] <= cache_datapath:datapath.pmem_wdata[68]
pmem_wdata[69] <= cache_datapath:datapath.pmem_wdata[69]
pmem_wdata[70] <= cache_datapath:datapath.pmem_wdata[70]
pmem_wdata[71] <= cache_datapath:datapath.pmem_wdata[71]
pmem_wdata[72] <= cache_datapath:datapath.pmem_wdata[72]
pmem_wdata[73] <= cache_datapath:datapath.pmem_wdata[73]
pmem_wdata[74] <= cache_datapath:datapath.pmem_wdata[74]
pmem_wdata[75] <= cache_datapath:datapath.pmem_wdata[75]
pmem_wdata[76] <= cache_datapath:datapath.pmem_wdata[76]
pmem_wdata[77] <= cache_datapath:datapath.pmem_wdata[77]
pmem_wdata[78] <= cache_datapath:datapath.pmem_wdata[78]
pmem_wdata[79] <= cache_datapath:datapath.pmem_wdata[79]
pmem_wdata[80] <= cache_datapath:datapath.pmem_wdata[80]
pmem_wdata[81] <= cache_datapath:datapath.pmem_wdata[81]
pmem_wdata[82] <= cache_datapath:datapath.pmem_wdata[82]
pmem_wdata[83] <= cache_datapath:datapath.pmem_wdata[83]
pmem_wdata[84] <= cache_datapath:datapath.pmem_wdata[84]
pmem_wdata[85] <= cache_datapath:datapath.pmem_wdata[85]
pmem_wdata[86] <= cache_datapath:datapath.pmem_wdata[86]
pmem_wdata[87] <= cache_datapath:datapath.pmem_wdata[87]
pmem_wdata[88] <= cache_datapath:datapath.pmem_wdata[88]
pmem_wdata[89] <= cache_datapath:datapath.pmem_wdata[89]
pmem_wdata[90] <= cache_datapath:datapath.pmem_wdata[90]
pmem_wdata[91] <= cache_datapath:datapath.pmem_wdata[91]
pmem_wdata[92] <= cache_datapath:datapath.pmem_wdata[92]
pmem_wdata[93] <= cache_datapath:datapath.pmem_wdata[93]
pmem_wdata[94] <= cache_datapath:datapath.pmem_wdata[94]
pmem_wdata[95] <= cache_datapath:datapath.pmem_wdata[95]
pmem_wdata[96] <= cache_datapath:datapath.pmem_wdata[96]
pmem_wdata[97] <= cache_datapath:datapath.pmem_wdata[97]
pmem_wdata[98] <= cache_datapath:datapath.pmem_wdata[98]
pmem_wdata[99] <= cache_datapath:datapath.pmem_wdata[99]
pmem_wdata[100] <= cache_datapath:datapath.pmem_wdata[100]
pmem_wdata[101] <= cache_datapath:datapath.pmem_wdata[101]
pmem_wdata[102] <= cache_datapath:datapath.pmem_wdata[102]
pmem_wdata[103] <= cache_datapath:datapath.pmem_wdata[103]
pmem_wdata[104] <= cache_datapath:datapath.pmem_wdata[104]
pmem_wdata[105] <= cache_datapath:datapath.pmem_wdata[105]
pmem_wdata[106] <= cache_datapath:datapath.pmem_wdata[106]
pmem_wdata[107] <= cache_datapath:datapath.pmem_wdata[107]
pmem_wdata[108] <= cache_datapath:datapath.pmem_wdata[108]
pmem_wdata[109] <= cache_datapath:datapath.pmem_wdata[109]
pmem_wdata[110] <= cache_datapath:datapath.pmem_wdata[110]
pmem_wdata[111] <= cache_datapath:datapath.pmem_wdata[111]
pmem_wdata[112] <= cache_datapath:datapath.pmem_wdata[112]
pmem_wdata[113] <= cache_datapath:datapath.pmem_wdata[113]
pmem_wdata[114] <= cache_datapath:datapath.pmem_wdata[114]
pmem_wdata[115] <= cache_datapath:datapath.pmem_wdata[115]
pmem_wdata[116] <= cache_datapath:datapath.pmem_wdata[116]
pmem_wdata[117] <= cache_datapath:datapath.pmem_wdata[117]
pmem_wdata[118] <= cache_datapath:datapath.pmem_wdata[118]
pmem_wdata[119] <= cache_datapath:datapath.pmem_wdata[119]
pmem_wdata[120] <= cache_datapath:datapath.pmem_wdata[120]
pmem_wdata[121] <= cache_datapath:datapath.pmem_wdata[121]
pmem_wdata[122] <= cache_datapath:datapath.pmem_wdata[122]
pmem_wdata[123] <= cache_datapath:datapath.pmem_wdata[123]
pmem_wdata[124] <= cache_datapath:datapath.pmem_wdata[124]
pmem_wdata[125] <= cache_datapath:datapath.pmem_wdata[125]
pmem_wdata[126] <= cache_datapath:datapath.pmem_wdata[126]
pmem_wdata[127] <= cache_datapath:datapath.pmem_wdata[127]


|mp2|cache:cache_inst|cache_control:control
clk => ~NO_FANOUT~
mem_read => ~NO_FANOUT~
mem_write => ~NO_FANOUT~
mem_resp <= <GND>
pmem_resp => ~NO_FANOUT~
pmem_read <= <GND>
pmem_write <= <GND>


|mp2|cache:cache_inst|cache_datapath:datapath
clk => ~NO_FANOUT~
mem_byte_enable[0] => ~NO_FANOUT~
mem_byte_enable[1] => ~NO_FANOUT~
mem_address[0] => ~NO_FANOUT~
mem_address[1] => ~NO_FANOUT~
mem_address[2] => ~NO_FANOUT~
mem_address[3] => ~NO_FANOUT~
mem_address[4] => ~NO_FANOUT~
mem_address[5] => ~NO_FANOUT~
mem_address[6] => ~NO_FANOUT~
mem_address[7] => ~NO_FANOUT~
mem_address[8] => ~NO_FANOUT~
mem_address[9] => ~NO_FANOUT~
mem_address[10] => ~NO_FANOUT~
mem_address[11] => ~NO_FANOUT~
mem_address[12] => ~NO_FANOUT~
mem_address[13] => ~NO_FANOUT~
mem_address[14] => ~NO_FANOUT~
mem_address[15] => ~NO_FANOUT~
mem_wdata[0] => ~NO_FANOUT~
mem_wdata[1] => ~NO_FANOUT~
mem_wdata[2] => ~NO_FANOUT~
mem_wdata[3] => ~NO_FANOUT~
mem_wdata[4] => ~NO_FANOUT~
mem_wdata[5] => ~NO_FANOUT~
mem_wdata[6] => ~NO_FANOUT~
mem_wdata[7] => ~NO_FANOUT~
mem_wdata[8] => ~NO_FANOUT~
mem_wdata[9] => ~NO_FANOUT~
mem_wdata[10] => ~NO_FANOUT~
mem_wdata[11] => ~NO_FANOUT~
mem_wdata[12] => ~NO_FANOUT~
mem_wdata[13] => ~NO_FANOUT~
mem_wdata[14] => ~NO_FANOUT~
mem_wdata[15] => ~NO_FANOUT~
mem_rdata[0] <= <GND>
mem_rdata[1] <= <GND>
mem_rdata[2] <= <GND>
mem_rdata[3] <= <GND>
mem_rdata[4] <= <GND>
mem_rdata[5] <= <GND>
mem_rdata[6] <= <GND>
mem_rdata[7] <= <GND>
mem_rdata[8] <= <GND>
mem_rdata[9] <= <GND>
mem_rdata[10] <= <GND>
mem_rdata[11] <= <GND>
mem_rdata[12] <= <GND>
mem_rdata[13] <= <GND>
mem_rdata[14] <= <GND>
mem_rdata[15] <= <GND>
pmem_rdata[0] => ~NO_FANOUT~
pmem_rdata[1] => ~NO_FANOUT~
pmem_rdata[2] => ~NO_FANOUT~
pmem_rdata[3] => ~NO_FANOUT~
pmem_rdata[4] => ~NO_FANOUT~
pmem_rdata[5] => ~NO_FANOUT~
pmem_rdata[6] => ~NO_FANOUT~
pmem_rdata[7] => ~NO_FANOUT~
pmem_rdata[8] => ~NO_FANOUT~
pmem_rdata[9] => ~NO_FANOUT~
pmem_rdata[10] => ~NO_FANOUT~
pmem_rdata[11] => ~NO_FANOUT~
pmem_rdata[12] => ~NO_FANOUT~
pmem_rdata[13] => ~NO_FANOUT~
pmem_rdata[14] => ~NO_FANOUT~
pmem_rdata[15] => ~NO_FANOUT~
pmem_rdata[16] => ~NO_FANOUT~
pmem_rdata[17] => ~NO_FANOUT~
pmem_rdata[18] => ~NO_FANOUT~
pmem_rdata[19] => ~NO_FANOUT~
pmem_rdata[20] => ~NO_FANOUT~
pmem_rdata[21] => ~NO_FANOUT~
pmem_rdata[22] => ~NO_FANOUT~
pmem_rdata[23] => ~NO_FANOUT~
pmem_rdata[24] => ~NO_FANOUT~
pmem_rdata[25] => ~NO_FANOUT~
pmem_rdata[26] => ~NO_FANOUT~
pmem_rdata[27] => ~NO_FANOUT~
pmem_rdata[28] => ~NO_FANOUT~
pmem_rdata[29] => ~NO_FANOUT~
pmem_rdata[30] => ~NO_FANOUT~
pmem_rdata[31] => ~NO_FANOUT~
pmem_rdata[32] => ~NO_FANOUT~
pmem_rdata[33] => ~NO_FANOUT~
pmem_rdata[34] => ~NO_FANOUT~
pmem_rdata[35] => ~NO_FANOUT~
pmem_rdata[36] => ~NO_FANOUT~
pmem_rdata[37] => ~NO_FANOUT~
pmem_rdata[38] => ~NO_FANOUT~
pmem_rdata[39] => ~NO_FANOUT~
pmem_rdata[40] => ~NO_FANOUT~
pmem_rdata[41] => ~NO_FANOUT~
pmem_rdata[42] => ~NO_FANOUT~
pmem_rdata[43] => ~NO_FANOUT~
pmem_rdata[44] => ~NO_FANOUT~
pmem_rdata[45] => ~NO_FANOUT~
pmem_rdata[46] => ~NO_FANOUT~
pmem_rdata[47] => ~NO_FANOUT~
pmem_rdata[48] => ~NO_FANOUT~
pmem_rdata[49] => ~NO_FANOUT~
pmem_rdata[50] => ~NO_FANOUT~
pmem_rdata[51] => ~NO_FANOUT~
pmem_rdata[52] => ~NO_FANOUT~
pmem_rdata[53] => ~NO_FANOUT~
pmem_rdata[54] => ~NO_FANOUT~
pmem_rdata[55] => ~NO_FANOUT~
pmem_rdata[56] => ~NO_FANOUT~
pmem_rdata[57] => ~NO_FANOUT~
pmem_rdata[58] => ~NO_FANOUT~
pmem_rdata[59] => ~NO_FANOUT~
pmem_rdata[60] => ~NO_FANOUT~
pmem_rdata[61] => ~NO_FANOUT~
pmem_rdata[62] => ~NO_FANOUT~
pmem_rdata[63] => ~NO_FANOUT~
pmem_rdata[64] => ~NO_FANOUT~
pmem_rdata[65] => ~NO_FANOUT~
pmem_rdata[66] => ~NO_FANOUT~
pmem_rdata[67] => ~NO_FANOUT~
pmem_rdata[68] => ~NO_FANOUT~
pmem_rdata[69] => ~NO_FANOUT~
pmem_rdata[70] => ~NO_FANOUT~
pmem_rdata[71] => ~NO_FANOUT~
pmem_rdata[72] => ~NO_FANOUT~
pmem_rdata[73] => ~NO_FANOUT~
pmem_rdata[74] => ~NO_FANOUT~
pmem_rdata[75] => ~NO_FANOUT~
pmem_rdata[76] => ~NO_FANOUT~
pmem_rdata[77] => ~NO_FANOUT~
pmem_rdata[78] => ~NO_FANOUT~
pmem_rdata[79] => ~NO_FANOUT~
pmem_rdata[80] => ~NO_FANOUT~
pmem_rdata[81] => ~NO_FANOUT~
pmem_rdata[82] => ~NO_FANOUT~
pmem_rdata[83] => ~NO_FANOUT~
pmem_rdata[84] => ~NO_FANOUT~
pmem_rdata[85] => ~NO_FANOUT~
pmem_rdata[86] => ~NO_FANOUT~
pmem_rdata[87] => ~NO_FANOUT~
pmem_rdata[88] => ~NO_FANOUT~
pmem_rdata[89] => ~NO_FANOUT~
pmem_rdata[90] => ~NO_FANOUT~
pmem_rdata[91] => ~NO_FANOUT~
pmem_rdata[92] => ~NO_FANOUT~
pmem_rdata[93] => ~NO_FANOUT~
pmem_rdata[94] => ~NO_FANOUT~
pmem_rdata[95] => ~NO_FANOUT~
pmem_rdata[96] => ~NO_FANOUT~
pmem_rdata[97] => ~NO_FANOUT~
pmem_rdata[98] => ~NO_FANOUT~
pmem_rdata[99] => ~NO_FANOUT~
pmem_rdata[100] => ~NO_FANOUT~
pmem_rdata[101] => ~NO_FANOUT~
pmem_rdata[102] => ~NO_FANOUT~
pmem_rdata[103] => ~NO_FANOUT~
pmem_rdata[104] => ~NO_FANOUT~
pmem_rdata[105] => ~NO_FANOUT~
pmem_rdata[106] => ~NO_FANOUT~
pmem_rdata[107] => ~NO_FANOUT~
pmem_rdata[108] => ~NO_FANOUT~
pmem_rdata[109] => ~NO_FANOUT~
pmem_rdata[110] => ~NO_FANOUT~
pmem_rdata[111] => ~NO_FANOUT~
pmem_rdata[112] => ~NO_FANOUT~
pmem_rdata[113] => ~NO_FANOUT~
pmem_rdata[114] => ~NO_FANOUT~
pmem_rdata[115] => ~NO_FANOUT~
pmem_rdata[116] => ~NO_FANOUT~
pmem_rdata[117] => ~NO_FANOUT~
pmem_rdata[118] => ~NO_FANOUT~
pmem_rdata[119] => ~NO_FANOUT~
pmem_rdata[120] => ~NO_FANOUT~
pmem_rdata[121] => ~NO_FANOUT~
pmem_rdata[122] => ~NO_FANOUT~
pmem_rdata[123] => ~NO_FANOUT~
pmem_rdata[124] => ~NO_FANOUT~
pmem_rdata[125] => ~NO_FANOUT~
pmem_rdata[126] => ~NO_FANOUT~
pmem_rdata[127] => ~NO_FANOUT~
pmem_address[0] <= <GND>
pmem_address[1] <= <GND>
pmem_address[2] <= <GND>
pmem_address[3] <= <GND>
pmem_address[4] <= <GND>
pmem_address[5] <= <GND>
pmem_address[6] <= <GND>
pmem_address[7] <= <GND>
pmem_address[8] <= <GND>
pmem_address[9] <= <GND>
pmem_address[10] <= <GND>
pmem_address[11] <= <GND>
pmem_address[12] <= <GND>
pmem_address[13] <= <GND>
pmem_address[14] <= <GND>
pmem_address[15] <= <GND>
pmem_wdata[0] <= <GND>
pmem_wdata[1] <= <GND>
pmem_wdata[2] <= <GND>
pmem_wdata[3] <= <GND>
pmem_wdata[4] <= <GND>
pmem_wdata[5] <= <GND>
pmem_wdata[6] <= <GND>
pmem_wdata[7] <= <GND>
pmem_wdata[8] <= <GND>
pmem_wdata[9] <= <GND>
pmem_wdata[10] <= <GND>
pmem_wdata[11] <= <GND>
pmem_wdata[12] <= <GND>
pmem_wdata[13] <= <GND>
pmem_wdata[14] <= <GND>
pmem_wdata[15] <= <GND>
pmem_wdata[16] <= <GND>
pmem_wdata[17] <= <GND>
pmem_wdata[18] <= <GND>
pmem_wdata[19] <= <GND>
pmem_wdata[20] <= <GND>
pmem_wdata[21] <= <GND>
pmem_wdata[22] <= <GND>
pmem_wdata[23] <= <GND>
pmem_wdata[24] <= <GND>
pmem_wdata[25] <= <GND>
pmem_wdata[26] <= <GND>
pmem_wdata[27] <= <GND>
pmem_wdata[28] <= <GND>
pmem_wdata[29] <= <GND>
pmem_wdata[30] <= <GND>
pmem_wdata[31] <= <GND>
pmem_wdata[32] <= <GND>
pmem_wdata[33] <= <GND>
pmem_wdata[34] <= <GND>
pmem_wdata[35] <= <GND>
pmem_wdata[36] <= <GND>
pmem_wdata[37] <= <GND>
pmem_wdata[38] <= <GND>
pmem_wdata[39] <= <GND>
pmem_wdata[40] <= <GND>
pmem_wdata[41] <= <GND>
pmem_wdata[42] <= <GND>
pmem_wdata[43] <= <GND>
pmem_wdata[44] <= <GND>
pmem_wdata[45] <= <GND>
pmem_wdata[46] <= <GND>
pmem_wdata[47] <= <GND>
pmem_wdata[48] <= <GND>
pmem_wdata[49] <= <GND>
pmem_wdata[50] <= <GND>
pmem_wdata[51] <= <GND>
pmem_wdata[52] <= <GND>
pmem_wdata[53] <= <GND>
pmem_wdata[54] <= <GND>
pmem_wdata[55] <= <GND>
pmem_wdata[56] <= <GND>
pmem_wdata[57] <= <GND>
pmem_wdata[58] <= <GND>
pmem_wdata[59] <= <GND>
pmem_wdata[60] <= <GND>
pmem_wdata[61] <= <GND>
pmem_wdata[62] <= <GND>
pmem_wdata[63] <= <GND>
pmem_wdata[64] <= <GND>
pmem_wdata[65] <= <GND>
pmem_wdata[66] <= <GND>
pmem_wdata[67] <= <GND>
pmem_wdata[68] <= <GND>
pmem_wdata[69] <= <GND>
pmem_wdata[70] <= <GND>
pmem_wdata[71] <= <GND>
pmem_wdata[72] <= <GND>
pmem_wdata[73] <= <GND>
pmem_wdata[74] <= <GND>
pmem_wdata[75] <= <GND>
pmem_wdata[76] <= <GND>
pmem_wdata[77] <= <GND>
pmem_wdata[78] <= <GND>
pmem_wdata[79] <= <GND>
pmem_wdata[80] <= <GND>
pmem_wdata[81] <= <GND>
pmem_wdata[82] <= <GND>
pmem_wdata[83] <= <GND>
pmem_wdata[84] <= <GND>
pmem_wdata[85] <= <GND>
pmem_wdata[86] <= <GND>
pmem_wdata[87] <= <GND>
pmem_wdata[88] <= <GND>
pmem_wdata[89] <= <GND>
pmem_wdata[90] <= <GND>
pmem_wdata[91] <= <GND>
pmem_wdata[92] <= <GND>
pmem_wdata[93] <= <GND>
pmem_wdata[94] <= <GND>
pmem_wdata[95] <= <GND>
pmem_wdata[96] <= <GND>
pmem_wdata[97] <= <GND>
pmem_wdata[98] <= <GND>
pmem_wdata[99] <= <GND>
pmem_wdata[100] <= <GND>
pmem_wdata[101] <= <GND>
pmem_wdata[102] <= <GND>
pmem_wdata[103] <= <GND>
pmem_wdata[104] <= <GND>
pmem_wdata[105] <= <GND>
pmem_wdata[106] <= <GND>
pmem_wdata[107] <= <GND>
pmem_wdata[108] <= <GND>
pmem_wdata[109] <= <GND>
pmem_wdata[110] <= <GND>
pmem_wdata[111] <= <GND>
pmem_wdata[112] <= <GND>
pmem_wdata[113] <= <GND>
pmem_wdata[114] <= <GND>
pmem_wdata[115] <= <GND>
pmem_wdata[116] <= <GND>
pmem_wdata[117] <= <GND>
pmem_wdata[118] <= <GND>
pmem_wdata[119] <= <GND>
pmem_wdata[120] <= <GND>
pmem_wdata[121] <= <GND>
pmem_wdata[122] <= <GND>
pmem_wdata[123] <= <GND>
pmem_wdata[124] <= <GND>
pmem_wdata[125] <= <GND>
pmem_wdata[126] <= <GND>
pmem_wdata[127] <= <GND>


