[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Tendency balance: 0.371216.
Heartbeat CPU 0 instructions: 10000000 cycles: 4386278 heartbeat IPC: 2.28 cumulative IPC: 2.28 (Simulation time: 00 hr 01 min 28 sec)
Tendency balance: 0.352707.
Heartbeat CPU 0 instructions: 20000001 cycles: 8769708 heartbeat IPC: 2.281 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 09 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 8769708 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 09 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 8769708 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 09 sec)
Tendency balance: 0.348495.
Heartbeat CPU 0 instructions: 30000003 cycles: 15945655 heartbeat IPC: 1.394 cumulative IPC: 1.394 (Simulation time: 00 hr 05 min 02 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 7175947 cumulative IPC: 1.394 (Simulation time: 00 hr 05 min 02 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 7175947 cumulative IPC: 1.394 (Simulation time: 00 hr 05 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/400.perlbench-41B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.394 instructions: 10000002 cycles: 7175947
CPU 0 Branch Prediction Accuracy: 97.09% MPKI: 5.946 Average ROB Occupancy at Mispredict: 86.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.001
BRANCH_INDIRECT: 0.0094
BRANCH_CONDITIONAL: 5.925
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0088
BRANCH_RETURN: 0.0021

cpu0->cpu0_STLB TOTAL        ACCESS:       1367 HIT:       1294 MISS:         73 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1367 HIT:       1294 MISS:         73 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 232.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       3699 HIT:       1884 MISS:       1815 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       3014 HIT:       1320 MISS:       1694 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         73 HIT:         15 MISS:         58 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        552 HIT:        532 MISS:         20 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         60 HIT:         17 MISS:         43 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 178.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     373637 HIT:     372120 MISS:       1517 MSHR_MERGE:        188
cpu0->cpu0_L1I LOAD         ACCESS:     373637 HIT:     372120 MISS:       1517 MSHR_MERGE:        188
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.175 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2533941 HIT:    2531864 MISS:       2077 MSHR_MERGE:        259
cpu0->cpu0_L1D LOAD         ACCESS:    1305823 HIT:    1303995 MISS:       1828 MSHR_MERGE:        143
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1228045 HIT:    1227856 MISS:        189 MSHR_MERGE:        116
cpu0->cpu0_L1D TRANSLATION  ACCESS:         73 HIT:         13 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 185 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     325296 HIT:     325290 MISS:          6 MSHR_MERGE:          4
cpu0->cpu0_ITLB LOAD         ACCESS:     325296 HIT:     325290 MISS:          6 MSHR_MERGE:          4
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2400442 HIT:    2398836 MISS:       1606 MSHR_MERGE:        241
cpu0->cpu0_DTLB LOAD         ACCESS:    2400442 HIT:    2398836 MISS:       1606 MSHR_MERGE:        241
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.46 cycles
cpu0->LLC TOTAL        ACCESS:       2014 HIT:        198 MISS:       1816 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       1694 HIT:         37 MISS:       1657 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         58 HIT:          8 MISS:         50 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        219 HIT:        138 MISS:         81 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         43 HIT:         15 MISS:         28 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          4
cpu0->LLC AVERAGE MISS LATENCY: 165.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       1720
  AVG DBUS CONGESTED CYCLE: 20.56
Channel 0 WQ ROW_BUFFER_HIT:         60
  ROW_BUFFER_MISS:        133
  FULL:          0
Channel 0 REFRESHES ISSUED:        598
