$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % c $end
   $scope module uut $end
    $var wire 1 # a $end
    $var wire 1 $ b $end
    $var wire 1 % c $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end

$dumpvars
0#
0$
0%
$end

#0
0#
0$
0%
#10
1$
#20
1#
0$
#30
1$
1%
#40