
HelloI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009114  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080092a8  080092a8  000192a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800967c  0800967c  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800967c  0800967c  0001967c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009684  08009684  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009684  08009684  00019684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009688  08009688  00019688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800968c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000093c  20000208  08009894  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b44  08009894  00020b44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019b84  00000000  00000000  0002027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034d3  00000000  00000000  00039dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001790  00000000  00000000  0003d2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001232  00000000  00000000  0003ea68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000294b3  00000000  00000000  0003fc9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a8c0  00000000  00000000  0006914d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7670  00000000  00000000  00083a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000074a8  00000000  00000000  0017b080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00182528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800928c 	.word	0x0800928c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	0800928c 	.word	0x0800928c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <__io_putchar>:
UART_HandleTypeDef huart3;

PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USER CODE BEGIN PV */
int __io_putchar(int ch) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1000);
 8000eac:	1d39      	adds	r1, r7, #4
 8000eae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4803      	ldr	r0, [pc, #12]	; (8000ec4 <__io_putchar+0x20>)
 8000eb6:	f004 fd18 	bl	80058ea <HAL_UART_Transmit>
	return 1;
 8000eba:	2301      	movs	r3, #1
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000358 	.word	0x20000358

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b090      	sub	sp, #64	; 0x40
 8000ecc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ece:	f001 faef 	bl	80024b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed2:	f000 f8fb 	bl	80010cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed6:	f000 fac5 	bl	8001464 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000eda:	f000 f959 	bl	8001190 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000ede:	f000 f98f 	bl	8001200 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000ee2:	f000 f9cd 	bl	8001280 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000ee6:	f000 f9f1 	bl	80012cc <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000eea:	f000 fa2d 	bl	8001348 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000eee:	f000 fa5b 	bl	80013a8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ef2:	f000 fa89 	bl	8001408 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  //1. initialize the magnetometer
  MAGNETO_DrvTypeDef  *MagnetoDrv;
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;
  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8000ef6:	4b6e      	ldr	r3, [pc, #440]	; (80010b0 <main+0x1e8>)
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	4798      	blx	r3
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b3d      	cmp	r3, #61	; 0x3d
 8000f00:	d002      	beq.n	8000f08 <main+0x40>
  {
	//my way of throwing an "error"
    return -1;
 8000f02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f06:	e0ce      	b.n	80010a6 <main+0x1de>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8000f08:	4b69      	ldr	r3, [pc, #420]	; (80010b0 <main+0x1e8>)
 8000f0a:	627b      	str	r3, [r7, #36]	; 0x24

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8000f0c:	2358      	movs	r3, #88	; 0x58
 8000f0e:	773b      	strb	r3, [r7, #28]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8000f10:	2300      	movs	r3, #0
 8000f12:	777b      	strb	r3, [r7, #29]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8000f14:	2300      	movs	r3, #0
 8000f16:	77bb      	strb	r3, [r7, #30]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8000f18:	2308      	movs	r3, #8
 8000f1a:	77fb      	strb	r3, [r7, #31]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8000f1c:	2340      	movs	r3, #64	; 0x40
 8000f1e:	f887 3020 	strb.w	r3, [r7, #32]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8000f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f107 021c 	add.w	r2, r7, #28
 8000f2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f2e:	4798      	blx	r3
	  //final data to be stored here
	  int16_t pData[3];

	  //vars and array to hold data relevant to mag calculations
	  int16_t pnRawData[3];
	  uint8_t ctrlm= 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  uint8_t buffer[6];
	  uint8_t i = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	  float sensitivity = 0;
 8000f3c:	f04f 0300 	mov.w	r3, #0
 8000f40:	62bb      	str	r3, [r7, #40]	; 0x28

	  //read the control register content directly
	  uint8_t read_value = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	70fb      	strb	r3, [r7, #3]
	  HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
 8000f46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f4a:	9302      	str	r3, [sp, #8]
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	9301      	str	r3, [sp, #4]
 8000f50:	1cfb      	adds	r3, r7, #3
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	2301      	movs	r3, #1
 8000f56:	2221      	movs	r2, #33	; 0x21
 8000f58:	213c      	movs	r1, #60	; 0x3c
 8000f5a:	4856      	ldr	r0, [pc, #344]	; (80010b4 <main+0x1ec>)
 8000f5c:	f002 fa16 	bl	800338c <HAL_I2C_Mem_Read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			  I2C_MEMADD_SIZE_8BIT,
			  //the "buffer"
			  (uint8_t*)&read_value,
			  //reading only one bit of value from Control Register
			  1, 1000);
	  if (status != HAL_OK) {
 8000f66:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d002      	beq.n	8000f74 <main+0xac>
		  return -1;
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f72:	e098      	b.n	80010a6 <main+0x1de>
	  }

	  ctrlm = read_value;
 8000f74:	78fb      	ldrb	r3, [r7, #3]
 8000f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	  //read output reg XYZ acceleration
	  status = HAL_I2C_Mem_Read(&hi2c2,
 8000f7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	2306      	movs	r3, #6
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	22a8      	movs	r2, #168	; 0xa8
 8000f8c:	213c      	movs	r1, #60	; 0x3c
 8000f8e:	4849      	ldr	r0, [pc, #292]	; (80010b4 <main+0x1ec>)
 8000f90:	f002 f9fc 	bl	800338c <HAL_I2C_Mem_Read>
 8000f94:	4603      	mov	r3, r0
 8000f96:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			  //set MSB 8th bit to 1 to indicate subsequent reading about to happen
			  (uint16_t)(LIS3MDL_MAG_OUTX_L | 0x80),
			  I2C_MEMADD_SIZE_8BIT,
			  buffer,
			  6, 1000);
	 if (status != HAL_OK) {
 8000f9a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d002      	beq.n	8000fa8 <main+0xe0>
		 return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fa6:	e07e      	b.n	80010a6 <main+0x1de>
	 }
	 //buffer shall be changed by this point
	  for(i=0; i<3; i++)
 8000fa8:	2300      	movs	r3, #0
 8000faa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000fae:	e021      	b.n	8000ff4 <main+0x12c>
	  {
	    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8000fb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	3330      	adds	r3, #48	; 0x30
 8000fba:	443b      	add	r3, r7
 8000fbc:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	021b      	lsls	r3, r3, #8
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	3330      	adds	r3, #48	; 0x30
 8000fce:	443b      	add	r3, r7
 8000fd0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	4413      	add	r3, r2
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fde:	b212      	sxth	r2, r2
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	3330      	adds	r3, #48	; 0x30
 8000fe4:	443b      	add	r3, r7
 8000fe6:	f823 2c24 	strh.w	r2, [r3, #-36]
	  for(i=0; i<3; i++)
 8000fea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fee:	3301      	adds	r3, #1
 8000ff0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000ff4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d9d9      	bls.n	8000fb0 <main+0xe8>
	  }

	  /* Normal mode */
	  /* Switch the sensitivity value set in the CRTL_REG2 */
	  switch(ctrlm & 0x60)
 8000ffc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001000:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001004:	2b60      	cmp	r3, #96	; 0x60
 8001006:	d013      	beq.n	8001030 <main+0x168>
 8001008:	2b60      	cmp	r3, #96	; 0x60
 800100a:	dc14      	bgt.n	8001036 <main+0x16e>
 800100c:	2b40      	cmp	r3, #64	; 0x40
 800100e:	d00c      	beq.n	800102a <main+0x162>
 8001010:	2b40      	cmp	r3, #64	; 0x40
 8001012:	dc10      	bgt.n	8001036 <main+0x16e>
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <main+0x156>
 8001018:	2b20      	cmp	r3, #32
 800101a:	d003      	beq.n	8001024 <main+0x15c>
 800101c:	e00b      	b.n	8001036 <main+0x16e>
	  {
	  case LIS3MDL_MAG_FS_4_GA:
	    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800101e:	4b26      	ldr	r3, [pc, #152]	; (80010b8 <main+0x1f0>)
 8001020:	62bb      	str	r3, [r7, #40]	; 0x28
	    break;
 8001022:	e008      	b.n	8001036 <main+0x16e>
	  case LIS3MDL_MAG_FS_8_GA:
	    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8001024:	4b25      	ldr	r3, [pc, #148]	; (80010bc <main+0x1f4>)
 8001026:	62bb      	str	r3, [r7, #40]	; 0x28
	    break;
 8001028:	e005      	b.n	8001036 <main+0x16e>
	  case LIS3MDL_MAG_FS_12_GA:
	    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 800102a:	4b25      	ldr	r3, [pc, #148]	; (80010c0 <main+0x1f8>)
 800102c:	62bb      	str	r3, [r7, #40]	; 0x28
	    break;
 800102e:	e002      	b.n	8001036 <main+0x16e>
	  case LIS3MDL_MAG_FS_16_GA:
	    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8001030:	4b24      	ldr	r3, [pc, #144]	; (80010c4 <main+0x1fc>)
 8001032:	62bb      	str	r3, [r7, #40]	; 0x28
	    break;
 8001034:	bf00      	nop
	  }

	  /* Obtain the mGauss value for the three axis */
	  for(i=0; i<3; i++)
 8001036:	2300      	movs	r3, #0
 8001038:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800103c:	e01f      	b.n	800107e <main+0x1b6>
	  {
	    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800103e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	3330      	adds	r3, #48	; 0x30
 8001046:	443b      	add	r3, r7
 8001048:	f933 3c24 	ldrsh.w	r3, [r3, #-36]
 800104c:	ee07 3a90 	vmov	s15, r3
 8001050:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001054:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800105c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001064:	ee17 2a90 	vmov	r2, s15
 8001068:	b212      	sxth	r2, r2
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	3330      	adds	r3, #48	; 0x30
 800106e:	443b      	add	r3, r7
 8001070:	f823 2c1c 	strh.w	r2, [r3, #-28]
	  for(i=0; i<3; i++)
 8001074:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001078:	3301      	adds	r3, #1
 800107a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800107e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001082:	2b02      	cmp	r3, #2
 8001084:	d9db      	bls.n	800103e <main+0x176>
	  }

	  //3. now print the result using printf
	  printf("X: %d, Y: %d, Z: %d\n", pData[0], pData[1], pData[2]);
 8001086:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800108a:	4619      	mov	r1, r3
 800108c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001090:	461a      	mov	r2, r3
 8001092:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001096:	480c      	ldr	r0, [pc, #48]	; (80010c8 <main+0x200>)
 8001098:	f006 f952 	bl	8007340 <iprintf>


	  HAL_Delay(1000);
 800109c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010a0:	f001 fa7a 	bl	8002598 <HAL_Delay>
  {
 80010a4:	e744      	b.n	8000f30 <main+0x68>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3730      	adds	r7, #48	; 0x30
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000004 	.word	0x20000004
 80010b4:	2000025c 	.word	0x2000025c
 80010b8:	3e0f5c29 	.word	0x3e0f5c29
 80010bc:	3e947ae1 	.word	0x3e947ae1
 80010c0:	3edc28f6 	.word	0x3edc28f6
 80010c4:	3f147ae1 	.word	0x3f147ae1
 80010c8:	080092a8 	.word	0x080092a8

080010cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b096      	sub	sp, #88	; 0x58
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2244      	movs	r2, #68	; 0x44
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f006 f942 	bl	8007364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010f2:	f002 ff1b 	bl	8003f2c <HAL_PWREx_ControlVoltageScaling>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010fc:	f000 fb64 	bl	80017c8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001100:	f002 fef6 	bl	8003ef0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001104:	4b21      	ldr	r3, [pc, #132]	; (800118c <SystemClock_Config+0xc0>)
 8001106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800110a:	4a20      	ldr	r2, [pc, #128]	; (800118c <SystemClock_Config+0xc0>)
 800110c:	f023 0318 	bic.w	r3, r3, #24
 8001110:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001114:	2314      	movs	r3, #20
 8001116:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001118:	2301      	movs	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800111c:	2301      	movs	r3, #1
 800111e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001124:	2360      	movs	r3, #96	; 0x60
 8001126:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001128:	2302      	movs	r3, #2
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800112c:	2301      	movs	r3, #1
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001130:	2301      	movs	r3, #1
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001134:	2328      	movs	r3, #40	; 0x28
 8001136:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001138:	2307      	movs	r3, #7
 800113a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800113c:	2302      	movs	r3, #2
 800113e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001140:	2302      	movs	r3, #2
 8001142:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4618      	mov	r0, r3
 800114a:	f003 f811 	bl	8004170 <HAL_RCC_OscConfig>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001154:	f000 fb38 	bl	80017c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001158:	230f      	movs	r3, #15
 800115a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115c:	2303      	movs	r3, #3
 800115e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	2104      	movs	r1, #4
 8001170:	4618      	mov	r0, r3
 8001172:	f003 fbd9 	bl	8004928 <HAL_RCC_ClockConfig>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800117c:	f000 fb24 	bl	80017c8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001180:	f004 f8e0 	bl	8005344 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001184:	bf00      	nop
 8001186:	3758      	adds	r7, #88	; 0x58
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40021000 	.word	0x40021000

08001190 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001194:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 8001196:	4a19      	ldr	r2, [pc, #100]	; (80011fc <MX_DFSDM1_Init+0x6c>)
 8001198:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800119a:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 800119c:	2201      	movs	r2, #1
 800119e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80011a0:	4b15      	ldr	r3, [pc, #84]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 80011a6:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011a8:	2202      	movs	r2, #2
 80011aa:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80011ac:	4b12      	ldr	r3, [pc, #72]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80011b2:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80011b8:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011be:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80011c0:	4b0d      	ldr	r3, [pc, #52]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80011c6:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011c8:	2204      	movs	r2, #4
 80011ca:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80011d8:	4b07      	ldr	r3, [pc, #28]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011da:	2200      	movs	r2, #0
 80011dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80011e4:	4804      	ldr	r0, [pc, #16]	; (80011f8 <MX_DFSDM1_Init+0x68>)
 80011e6:	f001 fb0d 	bl	8002804 <HAL_DFSDM_ChannelInit>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80011f0:	f000 faea 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000224 	.word	0x20000224
 80011fc:	40016020 	.word	0x40016020

08001200 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001204:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <MX_I2C2_Init+0x74>)
 8001206:	4a1c      	ldr	r2, [pc, #112]	; (8001278 <MX_I2C2_Init+0x78>)
 8001208:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800120a:	4b1a      	ldr	r3, [pc, #104]	; (8001274 <MX_I2C2_Init+0x74>)
 800120c:	4a1b      	ldr	r2, [pc, #108]	; (800127c <MX_I2C2_Init+0x7c>)
 800120e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001210:	4b18      	ldr	r3, [pc, #96]	; (8001274 <MX_I2C2_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001216:	4b17      	ldr	r3, [pc, #92]	; (8001274 <MX_I2C2_Init+0x74>)
 8001218:	2201      	movs	r2, #1
 800121a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800121c:	4b15      	ldr	r3, [pc, #84]	; (8001274 <MX_I2C2_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001222:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_I2C2_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <MX_I2C2_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800122e:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_I2C2_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <MX_I2C2_Init+0x74>)
 8001236:	2200      	movs	r2, #0
 8001238:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800123a:	480e      	ldr	r0, [pc, #56]	; (8001274 <MX_I2C2_Init+0x74>)
 800123c:	f001 fec7 	bl	8002fce <HAL_I2C_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001246:	f000 fabf 	bl	80017c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800124a:	2100      	movs	r1, #0
 800124c:	4809      	ldr	r0, [pc, #36]	; (8001274 <MX_I2C2_Init+0x74>)
 800124e:	f002 fc6f 	bl	8003b30 <HAL_I2CEx_ConfigAnalogFilter>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001258:	f000 fab6 	bl	80017c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800125c:	2100      	movs	r1, #0
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_I2C2_Init+0x74>)
 8001260:	f002 fcb1 	bl	8003bc6 <HAL_I2CEx_ConfigDigitalFilter>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800126a:	f000 faad 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	2000025c 	.word	0x2000025c
 8001278:	40005800 	.word	0x40005800
 800127c:	10909cec 	.word	0x10909cec

08001280 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 8001286:	4a10      	ldr	r2, [pc, #64]	; (80012c8 <MX_QUADSPI_Init+0x48>)
 8001288:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800128a:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 800128c:	2202      	movs	r2, #2
 800128e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 8001292:	2204      	movs	r2, #4
 8001294:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001296:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 8001298:	2210      	movs	r2, #16
 800129a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 800129c:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 800129e:	2217      	movs	r2, #23
 80012a0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80012a8:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80012ae:	4805      	ldr	r0, [pc, #20]	; (80012c4 <MX_QUADSPI_Init+0x44>)
 80012b0:	f002 fea2 	bl	8003ff8 <HAL_QSPI_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80012ba:	f000 fa85 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200002b0 	.word	0x200002b0
 80012c8:	a0001000 	.word	0xa0001000

080012cc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80012d0:	4b1b      	ldr	r3, [pc, #108]	; (8001340 <MX_SPI3_Init+0x74>)
 80012d2:	4a1c      	ldr	r2, [pc, #112]	; (8001344 <MX_SPI3_Init+0x78>)
 80012d4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <MX_SPI3_Init+0x74>)
 80012d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012dc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012de:	4b18      	ldr	r3, [pc, #96]	; (8001340 <MX_SPI3_Init+0x74>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80012e4:	4b16      	ldr	r3, [pc, #88]	; (8001340 <MX_SPI3_Init+0x74>)
 80012e6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80012ea:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ec:	4b14      	ldr	r3, [pc, #80]	; (8001340 <MX_SPI3_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012f2:	4b13      	ldr	r3, [pc, #76]	; (8001340 <MX_SPI3_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80012f8:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_SPI3_Init+0x74>)
 80012fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012fe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <MX_SPI3_Init+0x74>)
 8001302:	2200      	movs	r2, #0
 8001304:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <MX_SPI3_Init+0x74>)
 8001308:	2200      	movs	r2, #0
 800130a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <MX_SPI3_Init+0x74>)
 800130e:	2200      	movs	r2, #0
 8001310:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001312:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <MX_SPI3_Init+0x74>)
 8001314:	2200      	movs	r2, #0
 8001316:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001318:	4b09      	ldr	r3, [pc, #36]	; (8001340 <MX_SPI3_Init+0x74>)
 800131a:	2207      	movs	r2, #7
 800131c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800131e:	4b08      	ldr	r3, [pc, #32]	; (8001340 <MX_SPI3_Init+0x74>)
 8001320:	2200      	movs	r2, #0
 8001322:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <MX_SPI3_Init+0x74>)
 8001326:	2208      	movs	r2, #8
 8001328:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800132a:	4805      	ldr	r0, [pc, #20]	; (8001340 <MX_SPI3_Init+0x74>)
 800132c:	f004 f9ec 	bl	8005708 <HAL_SPI_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001336:	f000 fa47 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	200002f4 	.word	0x200002f4
 8001344:	40003c00 	.word	0x40003c00

08001348 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800134c:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 800134e:	4a15      	ldr	r2, [pc, #84]	; (80013a4 <MX_USART1_UART_Init+0x5c>)
 8001350:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001352:	4b13      	ldr	r3, [pc, #76]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 8001354:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001358:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 800136e:	220c      	movs	r2, #12
 8001370:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 8001380:	2200      	movs	r2, #0
 8001382:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 8001386:	2200      	movs	r2, #0
 8001388:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART1_UART_Init+0x58>)
 800138c:	f004 fa5f 	bl	800584e <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001396:	f000 fa17 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000358 	.word	0x20000358
 80013a4:	40013800 	.word	0x40013800

080013a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013ae:	4a15      	ldr	r2, [pc, #84]	; (8001404 <MX_USART3_UART_Init+0x5c>)
 80013b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013b2:	4b13      	ldr	r3, [pc, #76]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013ce:	220c      	movs	r2, #12
 80013d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d2:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013de:	4b08      	ldr	r3, [pc, #32]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013e4:	4b06      	ldr	r3, [pc, #24]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013ea:	4805      	ldr	r0, [pc, #20]	; (8001400 <MX_USART3_UART_Init+0x58>)
 80013ec:	f004 fa2f 	bl	800584e <HAL_UART_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80013f6:	f000 f9e7 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200003e0 	.word	0x200003e0
 8001404:	40004800 	.word	0x40004800

08001408 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800140c:	4b14      	ldr	r3, [pc, #80]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800140e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001412:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001414:	4b12      	ldr	r3, [pc, #72]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001416:	2206      	movs	r2, #6
 8001418:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800141a:	4b11      	ldr	r3, [pc, #68]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800141c:	2202      	movs	r2, #2
 800141e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001420:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001422:	2202      	movs	r2, #2
 8001424:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001426:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001428:	2200      	movs	r2, #0
 800142a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800142e:	2200      	movs	r2, #0
 8001430:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001432:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001434:	2200      	movs	r2, #0
 8001436:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001438:	4b09      	ldr	r3, [pc, #36]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800143a:	2200      	movs	r2, #0
 800143c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001440:	2200      	movs	r2, #0
 8001442:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001446:	2200      	movs	r2, #0
 8001448:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800144a:	4805      	ldr	r0, [pc, #20]	; (8001460 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800144c:	f002 fc07 	bl	8003c5e <HAL_PCD_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001456:	f000 f9b7 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000468 	.word	0x20000468

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	; 0x28
 8001468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800147a:	4bbd      	ldr	r3, [pc, #756]	; (8001770 <MX_GPIO_Init+0x30c>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147e:	4abc      	ldr	r2, [pc, #752]	; (8001770 <MX_GPIO_Init+0x30c>)
 8001480:	f043 0310 	orr.w	r3, r3, #16
 8001484:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001486:	4bba      	ldr	r3, [pc, #744]	; (8001770 <MX_GPIO_Init+0x30c>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001492:	4bb7      	ldr	r3, [pc, #732]	; (8001770 <MX_GPIO_Init+0x30c>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001496:	4ab6      	ldr	r2, [pc, #728]	; (8001770 <MX_GPIO_Init+0x30c>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149e:	4bb4      	ldr	r3, [pc, #720]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014aa:	4bb1      	ldr	r3, [pc, #708]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ae:	4ab0      	ldr	r2, [pc, #704]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014b6:	4bae      	ldr	r3, [pc, #696]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	4bab      	ldr	r3, [pc, #684]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c6:	4aaa      	ldr	r2, [pc, #680]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ce:	4ba8      	ldr	r3, [pc, #672]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014da:	4ba5      	ldr	r3, [pc, #660]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014de:	4aa4      	ldr	r2, [pc, #656]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014e0:	f043 0308 	orr.w	r3, r3, #8
 80014e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014e6:	4ba2      	ldr	r3, [pc, #648]	; (8001770 <MX_GPIO_Init+0x30c>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	603b      	str	r3, [r7, #0]
 80014f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 718a 	mov.w	r1, #276	; 0x114
 80014f8:	489e      	ldr	r0, [pc, #632]	; (8001774 <MX_GPIO_Init+0x310>)
 80014fa:	f001 fd2d 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	f248 1104 	movw	r1, #33028	; 0x8104
 8001504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001508:	f001 fd26 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800150c:	2200      	movs	r2, #0
 800150e:	f24f 0114 	movw	r1, #61460	; 0xf014
 8001512:	4899      	ldr	r0, [pc, #612]	; (8001778 <MX_GPIO_Init+0x314>)
 8001514:	f001 fd20 	bl	8002f58 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001518:	2200      	movs	r2, #0
 800151a:	f241 0181 	movw	r1, #4225	; 0x1081
 800151e:	4897      	ldr	r0, [pc, #604]	; (800177c <MX_GPIO_Init+0x318>)
 8001520:	f001 fd1a 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001524:	2201      	movs	r2, #1
 8001526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800152a:	4894      	ldr	r0, [pc, #592]	; (800177c <MX_GPIO_Init+0x318>)
 800152c:	f001 fd14 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001536:	4892      	ldr	r0, [pc, #584]	; (8001780 <MX_GPIO_Init+0x31c>)
 8001538:	f001 fd0e 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 800153c:	2201      	movs	r2, #1
 800153e:	2120      	movs	r1, #32
 8001540:	488d      	ldr	r0, [pc, #564]	; (8001778 <MX_GPIO_Init+0x314>)
 8001542:	f001 fd09 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001546:	2201      	movs	r2, #1
 8001548:	2101      	movs	r1, #1
 800154a:	488a      	ldr	r0, [pc, #552]	; (8001774 <MX_GPIO_Init+0x310>)
 800154c:	f001 fd04 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001550:	f240 1315 	movw	r3, #277	; 0x115
 8001554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001556:	2301      	movs	r3, #1
 8001558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	2300      	movs	r3, #0
 8001560:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	4882      	ldr	r0, [pc, #520]	; (8001774 <MX_GPIO_Init+0x310>)
 800156a:	f001 fa57 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800156e:	236a      	movs	r3, #106	; 0x6a
 8001570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001572:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001576:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4619      	mov	r1, r3
 8001582:	487c      	ldr	r0, [pc, #496]	; (8001774 <MX_GPIO_Init+0x310>)
 8001584:	f001 fa4a 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001588:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800158e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001592:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	4878      	ldr	r0, [pc, #480]	; (8001780 <MX_GPIO_Init+0x31c>)
 80015a0:	f001 fa3c 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80015a4:	233f      	movs	r3, #63	; 0x3f
 80015a6:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015a8:	230b      	movs	r3, #11
 80015aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b0:	f107 0314 	add.w	r3, r7, #20
 80015b4:	4619      	mov	r1, r3
 80015b6:	4872      	ldr	r0, [pc, #456]	; (8001780 <MX_GPIO_Init+0x31c>)
 80015b8:	f001 fa30 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80015bc:	2303      	movs	r3, #3
 80015be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c0:	2302      	movs	r3, #2
 80015c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c8:	2303      	movs	r3, #3
 80015ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80015cc:	2308      	movs	r3, #8
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015da:	f001 fa1f 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80015de:	f248 1304 	movw	r3, #33028	; 0x8104
 80015e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e4:	2301      	movs	r3, #1
 80015e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ec:	2300      	movs	r3, #0
 80015ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fa:	f001 fa0f 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80015fe:	2308      	movs	r3, #8
 8001600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2300      	movs	r3, #0
 800160c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800160e:	2301      	movs	r3, #1
 8001610:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800161c:	f001 f9fe 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001620:	2310      	movs	r3, #16
 8001622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001624:	230b      	movs	r3, #11
 8001626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	4619      	mov	r1, r3
 8001632:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001636:	f001 f9f1 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800163a:	23e0      	movs	r3, #224	; 0xe0
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163e:	2302      	movs	r3, #2
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001646:	2303      	movs	r3, #3
 8001648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800164a:	2305      	movs	r3, #5
 800164c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4619      	mov	r1, r3
 8001654:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001658:	f001 f9e0 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 800165c:	2301      	movs	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001660:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001664:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	4619      	mov	r1, r3
 8001670:	4841      	ldr	r0, [pc, #260]	; (8001778 <MX_GPIO_Init+0x314>)
 8001672:	f001 f9d3 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001676:	2302      	movs	r3, #2
 8001678:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800167a:	230b      	movs	r3, #11
 800167c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	483b      	ldr	r0, [pc, #236]	; (8001778 <MX_GPIO_Init+0x314>)
 800168a:	f001 f9c7 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800168e:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001692:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001694:	2301      	movs	r3, #1
 8001696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2300      	movs	r3, #0
 800169e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	4619      	mov	r1, r3
 80016a6:	4834      	ldr	r0, [pc, #208]	; (8001778 <MX_GPIO_Init+0x314>)
 80016a8:	f001 f9b8 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80016ac:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80016b0:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80016b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	4619      	mov	r1, r3
 80016c2:	482e      	ldr	r0, [pc, #184]	; (800177c <MX_GPIO_Init+0x318>)
 80016c4:	f001 f9aa 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80016c8:	f243 0381 	movw	r3, #12417	; 0x3081
 80016cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4826      	ldr	r0, [pc, #152]	; (800177c <MX_GPIO_Init+0x318>)
 80016e2:	f001 f99b 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80016e6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80016ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	4820      	ldr	r0, [pc, #128]	; (8001780 <MX_GPIO_Init+0x31c>)
 8001700:	f001 f98c 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001704:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800170a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800170e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001714:	f107 0314 	add.w	r3, r7, #20
 8001718:	4619      	mov	r1, r3
 800171a:	4819      	ldr	r0, [pc, #100]	; (8001780 <MX_GPIO_Init+0x31c>)
 800171c:	f001 f97e 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001720:	2302      	movs	r3, #2
 8001722:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	2302      	movs	r3, #2
 8001726:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172c:	2303      	movs	r3, #3
 800172e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001730:	2305      	movs	r3, #5
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001734:	f107 0314 	add.w	r3, r7, #20
 8001738:	4619      	mov	r1, r3
 800173a:	4810      	ldr	r0, [pc, #64]	; (800177c <MX_GPIO_Init+0x318>)
 800173c:	f001 f96e 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001740:	2378      	movs	r3, #120	; 0x78
 8001742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001744:	2302      	movs	r3, #2
 8001746:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174c:	2303      	movs	r3, #3
 800174e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001750:	2307      	movs	r3, #7
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	4619      	mov	r1, r3
 800175a:	4808      	ldr	r0, [pc, #32]	; (800177c <MX_GPIO_Init+0x318>)
 800175c:	f001 f95e 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001760:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001764:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001766:	2312      	movs	r3, #18
 8001768:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	e00a      	b.n	8001784 <MX_GPIO_Init+0x320>
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	48001000 	.word	0x48001000
 8001778:	48000400 	.word	0x48000400
 800177c:	48000c00 	.word	0x48000c00
 8001780:	48000800 	.word	0x48000800
 8001784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800178a:	2304      	movs	r3, #4
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	480b      	ldr	r0, [pc, #44]	; (80017c4 <MX_GPIO_Init+0x360>)
 8001796:	f001 f941 	bl	8002a1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	2100      	movs	r1, #0
 800179e:	2017      	movs	r0, #23
 80017a0:	f000 fff9 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017a4:	2017      	movs	r0, #23
 80017a6:	f001 f812 	bl	80027ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2100      	movs	r1, #0
 80017ae:	2028      	movs	r0, #40	; 0x28
 80017b0:	f000 fff1 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017b4:	2028      	movs	r0, #40	; 0x28
 80017b6:	f001 f80a 	bl	80027ce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017ba:	bf00      	nop
 80017bc:	3728      	adds	r7, #40	; 0x28
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	48000400 	.word	0x48000400

080017c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017cc:	b672      	cpsid	i
}
 80017ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <Error_Handler+0x8>
	...

080017d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017da:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <HAL_MspInit+0x44>)
 80017dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017de:	4a0e      	ldr	r2, [pc, #56]	; (8001818 <HAL_MspInit+0x44>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6613      	str	r3, [r2, #96]	; 0x60
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <HAL_MspInit+0x44>)
 80017e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	607b      	str	r3, [r7, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <HAL_MspInit+0x44>)
 80017f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f6:	4a08      	ldr	r2, [pc, #32]	; (8001818 <HAL_MspInit+0x44>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fc:	6593      	str	r3, [r2, #88]	; 0x58
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <HAL_MspInit+0x44>)
 8001800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40021000 	.word	0x40021000

0800181c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b0ac      	sub	sp, #176	; 0xb0
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	2288      	movs	r2, #136	; 0x88
 800183a:	2100      	movs	r1, #0
 800183c:	4618      	mov	r0, r3
 800183e:	f005 fd91 	bl	8007364 <memset>
  if(DFSDM1_Init == 0)
 8001842:	4b25      	ldr	r3, [pc, #148]	; (80018d8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d142      	bne.n	80018d0 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800184a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800184e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001850:	2300      	movs	r3, #0
 8001852:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4618      	mov	r0, r3
 800185c:	f003 fa88 	bl	8004d70 <HAL_RCCEx_PeriphCLKConfig>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001866:	f7ff ffaf 	bl	80017c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800186a:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <HAL_DFSDM_ChannelMspInit+0xc0>)
 800186c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800186e:	4a1b      	ldr	r2, [pc, #108]	; (80018dc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001870:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001874:	6613      	str	r3, [r2, #96]	; 0x60
 8001876:	4b19      	ldr	r3, [pc, #100]	; (80018dc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001878:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001882:	4b16      	ldr	r3, [pc, #88]	; (80018dc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001886:	4a15      	ldr	r2, [pc, #84]	; (80018dc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001888:	f043 0310 	orr.w	r3, r3, #16
 800188c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188e:	4b13      	ldr	r3, [pc, #76]	; (80018dc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	f003 0310 	and.w	r3, r3, #16
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800189a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800189e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a2:	2302      	movs	r3, #2
 80018a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2300      	movs	r3, #0
 80018b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80018b4:	2306      	movs	r3, #6
 80018b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018ba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018be:	4619      	mov	r1, r3
 80018c0:	4807      	ldr	r0, [pc, #28]	; (80018e0 <HAL_DFSDM_ChannelMspInit+0xc4>)
 80018c2:	f001 f8ab 	bl	8002a1c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80018c6:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	3301      	adds	r3, #1
 80018cc:	4a02      	ldr	r2, [pc, #8]	; (80018d8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80018ce:	6013      	str	r3, [r2, #0]
  }

}
 80018d0:	bf00      	nop
 80018d2:	37b0      	adds	r7, #176	; 0xb0
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000974 	.word	0x20000974
 80018dc:	40021000 	.word	0x40021000
 80018e0:	48001000 	.word	0x48001000

080018e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b0ac      	sub	sp, #176	; 0xb0
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	2288      	movs	r2, #136	; 0x88
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f005 fd2d 	bl	8007364 <memset>
  if(hi2c->Instance==I2C2)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a21      	ldr	r2, [pc, #132]	; (8001994 <HAL_I2C_MspInit+0xb0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d13b      	bne.n	800198c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001914:	2380      	movs	r3, #128	; 0x80
 8001916:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001918:	2300      	movs	r3, #0
 800191a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4618      	mov	r0, r3
 8001922:	f003 fa25 	bl	8004d70 <HAL_RCCEx_PeriphCLKConfig>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800192c:	f7ff ff4c 	bl	80017c8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001930:	4b19      	ldr	r3, [pc, #100]	; (8001998 <HAL_I2C_MspInit+0xb4>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001934:	4a18      	ldr	r2, [pc, #96]	; (8001998 <HAL_I2C_MspInit+0xb4>)
 8001936:	f043 0302 	orr.w	r3, r3, #2
 800193a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800193c:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_I2C_MspInit+0xb4>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001948:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800194c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001950:	2312      	movs	r3, #18
 8001952:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001956:	2301      	movs	r3, #1
 8001958:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195c:	2303      	movs	r3, #3
 800195e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001962:	2304      	movs	r3, #4
 8001964:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001968:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800196c:	4619      	mov	r1, r3
 800196e:	480b      	ldr	r0, [pc, #44]	; (800199c <HAL_I2C_MspInit+0xb8>)
 8001970:	f001 f854 	bl	8002a1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001974:	4b08      	ldr	r3, [pc, #32]	; (8001998 <HAL_I2C_MspInit+0xb4>)
 8001976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001978:	4a07      	ldr	r2, [pc, #28]	; (8001998 <HAL_I2C_MspInit+0xb4>)
 800197a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800197e:	6593      	str	r3, [r2, #88]	; 0x58
 8001980:	4b05      	ldr	r3, [pc, #20]	; (8001998 <HAL_I2C_MspInit+0xb4>)
 8001982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001984:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800198c:	bf00      	nop
 800198e:	37b0      	adds	r7, #176	; 0xb0
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40005800 	.word	0x40005800
 8001998:	40021000 	.word	0x40021000
 800199c:	48000400 	.word	0x48000400

080019a0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a0b      	ldr	r2, [pc, #44]	; (80019dc <HAL_I2C_MspDeInit+0x3c>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d10f      	bne.n	80019d2 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <HAL_I2C_MspDeInit+0x40>)
 80019b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b6:	4a0a      	ldr	r2, [pc, #40]	; (80019e0 <HAL_I2C_MspDeInit+0x40>)
 80019b8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80019bc:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 80019be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019c2:	4808      	ldr	r0, [pc, #32]	; (80019e4 <HAL_I2C_MspDeInit+0x44>)
 80019c4:	f001 f9d4 	bl	8002d70 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 80019c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019cc:	4805      	ldr	r0, [pc, #20]	; (80019e4 <HAL_I2C_MspDeInit+0x44>)
 80019ce:	f001 f9cf 	bl	8002d70 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40005800 	.word	0x40005800
 80019e0:	40021000 	.word	0x40021000
 80019e4:	48000400 	.word	0x48000400

080019e8 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08a      	sub	sp, #40	; 0x28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a17      	ldr	r2, [pc, #92]	; (8001a64 <HAL_QSPI_MspInit+0x7c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d128      	bne.n	8001a5c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001a0a:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <HAL_QSPI_MspInit+0x80>)
 8001a0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a0e:	4a16      	ldr	r2, [pc, #88]	; (8001a68 <HAL_QSPI_MspInit+0x80>)
 8001a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a14:	6513      	str	r3, [r2, #80]	; 0x50
 8001a16:	4b14      	ldr	r3, [pc, #80]	; (8001a68 <HAL_QSPI_MspInit+0x80>)
 8001a18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a22:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <HAL_QSPI_MspInit+0x80>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a26:	4a10      	ldr	r2, [pc, #64]	; (8001a68 <HAL_QSPI_MspInit+0x80>)
 8001a28:	f043 0310 	orr.w	r3, r3, #16
 8001a2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <HAL_QSPI_MspInit+0x80>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a32:	f003 0310 	and.w	r3, r3, #16
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001a3a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001a3e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001a4c:	230a      	movs	r3, #10
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	4619      	mov	r1, r3
 8001a56:	4805      	ldr	r0, [pc, #20]	; (8001a6c <HAL_QSPI_MspInit+0x84>)
 8001a58:	f000 ffe0 	bl	8002a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3728      	adds	r7, #40	; 0x28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	a0001000 	.word	0xa0001000
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	48001000 	.word	0x48001000

08001a70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	; 0x28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a17      	ldr	r2, [pc, #92]	; (8001aec <HAL_SPI_MspInit+0x7c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d128      	bne.n	8001ae4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a92:	4b17      	ldr	r3, [pc, #92]	; (8001af0 <HAL_SPI_MspInit+0x80>)
 8001a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a96:	4a16      	ldr	r2, [pc, #88]	; (8001af0 <HAL_SPI_MspInit+0x80>)
 8001a98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a9c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a9e:	4b14      	ldr	r3, [pc, #80]	; (8001af0 <HAL_SPI_MspInit+0x80>)
 8001aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aaa:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <HAL_SPI_MspInit+0x80>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aae:	4a10      	ldr	r2, [pc, #64]	; (8001af0 <HAL_SPI_MspInit+0x80>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <HAL_SPI_MspInit+0x80>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001ac2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ad4:	2306      	movs	r3, #6
 8001ad6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	4619      	mov	r1, r3
 8001ade:	4805      	ldr	r0, [pc, #20]	; (8001af4 <HAL_SPI_MspInit+0x84>)
 8001ae0:	f000 ff9c 	bl	8002a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001ae4:	bf00      	nop
 8001ae6:	3728      	adds	r7, #40	; 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40003c00 	.word	0x40003c00
 8001af0:	40021000 	.word	0x40021000
 8001af4:	48000800 	.word	0x48000800

08001af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b0ae      	sub	sp, #184	; 0xb8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b10:	f107 031c 	add.w	r3, r7, #28
 8001b14:	2288      	movs	r2, #136	; 0x88
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f005 fc23 	bl	8007364 <memset>
  if(huart->Instance==USART1)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a42      	ldr	r2, [pc, #264]	; (8001c2c <HAL_UART_MspInit+0x134>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d13b      	bne.n	8001ba0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b30:	f107 031c 	add.w	r3, r7, #28
 8001b34:	4618      	mov	r0, r3
 8001b36:	f003 f91b 	bl	8004d70 <HAL_RCCEx_PeriphCLKConfig>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b40:	f7ff fe42 	bl	80017c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b44:	4b3a      	ldr	r3, [pc, #232]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001b46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b48:	4a39      	ldr	r2, [pc, #228]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001b4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b4e:	6613      	str	r3, [r2, #96]	; 0x60
 8001b50:	4b37      	ldr	r3, [pc, #220]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001b52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b58:	61bb      	str	r3, [r7, #24]
 8001b5a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5c:	4b34      	ldr	r3, [pc, #208]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b60:	4a33      	ldr	r2, [pc, #204]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001b62:	f043 0302 	orr.w	r3, r3, #2
 8001b66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b68:	4b31      	ldr	r3, [pc, #196]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	617b      	str	r3, [r7, #20]
 8001b72:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001b74:	23c0      	movs	r3, #192	; 0xc0
 8001b76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b86:	2303      	movs	r3, #3
 8001b88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b8c:	2307      	movs	r3, #7
 8001b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b92:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b96:	4619      	mov	r1, r3
 8001b98:	4826      	ldr	r0, [pc, #152]	; (8001c34 <HAL_UART_MspInit+0x13c>)
 8001b9a:	f000 ff3f 	bl	8002a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b9e:	e040      	b.n	8001c22 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a24      	ldr	r2, [pc, #144]	; (8001c38 <HAL_UART_MspInit+0x140>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d13b      	bne.n	8001c22 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001baa:	2304      	movs	r3, #4
 8001bac:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f003 f8da 	bl	8004d70 <HAL_RCCEx_PeriphCLKConfig>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001bc2:	f7ff fe01 	bl	80017c8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bc6:	4b1a      	ldr	r3, [pc, #104]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bca:	4a19      	ldr	r2, [pc, #100]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bd0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bd2:	4b17      	ldr	r3, [pc, #92]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bde:	4b14      	ldr	r3, [pc, #80]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be2:	4a13      	ldr	r2, [pc, #76]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001be4:	f043 0308 	orr.w	r3, r3, #8
 8001be8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bea:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <HAL_UART_MspInit+0x138>)
 8001bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001bf6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bfa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c10:	2307      	movs	r3, #7
 8001c12:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c16:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4807      	ldr	r0, [pc, #28]	; (8001c3c <HAL_UART_MspInit+0x144>)
 8001c1e:	f000 fefd 	bl	8002a1c <HAL_GPIO_Init>
}
 8001c22:	bf00      	nop
 8001c24:	37b8      	adds	r7, #184	; 0xb8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40013800 	.word	0x40013800
 8001c30:	40021000 	.word	0x40021000
 8001c34:	48000400 	.word	0x48000400
 8001c38:	40004800 	.word	0x40004800
 8001c3c:	48000c00 	.word	0x48000c00

08001c40 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b0ac      	sub	sp, #176	; 0xb0
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2288      	movs	r2, #136	; 0x88
 8001c5e:	2100      	movs	r1, #0
 8001c60:	4618      	mov	r0, r3
 8001c62:	f005 fb7f 	bl	8007364 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c6e:	d17c      	bne.n	8001d6a <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001c70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c74:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001c76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001c7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001c82:	2301      	movs	r3, #1
 8001c84:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001c86:	2318      	movs	r3, #24
 8001c88:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001c8a:	2307      	movs	r3, #7
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001c92:	2302      	movs	r3, #2
 8001c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001c96:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001c9a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f003 f865 	bl	8004d70 <HAL_RCCEx_PeriphCLKConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001cac:	f7ff fd8c 	bl	80017c8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb0:	4b30      	ldr	r3, [pc, #192]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001cb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb4:	4a2f      	ldr	r2, [pc, #188]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cbc:	4b2d      	ldr	r3, [pc, #180]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001cc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ccc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001cdc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce6:	f000 fe99 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001cea:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001cee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001d04:	230a      	movs	r3, #10
 8001d06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d14:	f000 fe82 	bl	8002a1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001d18:	4b16      	ldr	r3, [pc, #88]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1c:	4a15      	ldr	r2, [pc, #84]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d24:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d30:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d114      	bne.n	8001d66 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d3c:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d40:	4a0c      	ldr	r2, [pc, #48]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d46:	6593      	str	r3, [r2, #88]	; 0x58
 8001d48:	4b0a      	ldr	r3, [pc, #40]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001d54:	f002 f940 	bl	8003fd8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5c:	4a05      	ldr	r2, [pc, #20]	; (8001d74 <HAL_PCD_MspInit+0x134>)
 8001d5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d62:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001d64:	e001      	b.n	8001d6a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8001d66:	f002 f937 	bl	8003fd8 <HAL_PWREx_EnableVddUSB>
}
 8001d6a:	bf00      	nop
 8001d6c:	37b0      	adds	r7, #176	; 0xb0
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40021000 	.word	0x40021000

08001d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d7c:	e7fe      	b.n	8001d7c <NMI_Handler+0x4>

08001d7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d82:	e7fe      	b.n	8001d82 <HardFault_Handler+0x4>

08001d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <MemManage_Handler+0x4>

08001d8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8e:	e7fe      	b.n	8001d8e <BusFault_Handler+0x4>

08001d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d94:	e7fe      	b.n	8001d94 <UsageFault_Handler+0x4>

08001d96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc4:	f000 fbc8 	bl	8002558 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001dd0:	2020      	movs	r0, #32
 8001dd2:	f001 f8d9 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001dd6:	2040      	movs	r0, #64	; 0x40
 8001dd8:	f001 f8d6 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001ddc:	2080      	movs	r0, #128	; 0x80
 8001dde:	f001 f8d3 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001de2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001de6:	f001 f8cf 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}

08001dee <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001df2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001df6:	f001 f8c7 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001dfa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001dfe:	f001 f8c3 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001e02:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e06:	f001 f8bf 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001e0a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e0e:	f001 f8bb 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001e12:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001e16:	f001 f8b7 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	af00      	add	r7, sp, #0
  return 1;
 8001e22:	2301      	movs	r3, #1
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <_kill>:

int _kill(int pid, int sig)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e38:	f005 faa0 	bl	800737c <__errno>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2216      	movs	r2, #22
 8001e40:	601a      	str	r2, [r3, #0]
  return -1;
 8001e42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <_exit>:

void _exit (int status)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e56:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ffe7 	bl	8001e2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e60:	e7fe      	b.n	8001e60 <_exit+0x12>

08001e62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b086      	sub	sp, #24
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	60f8      	str	r0, [r7, #12]
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	e00a      	b.n	8001e8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e74:	f3af 8000 	nop.w
 8001e78:	4601      	mov	r1, r0
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	60ba      	str	r2, [r7, #8]
 8001e80:	b2ca      	uxtb	r2, r1
 8001e82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	3301      	adds	r3, #1
 8001e88:	617b      	str	r3, [r7, #20]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	dbf0      	blt.n	8001e74 <_read+0x12>
  }

  return len;
 8001e92:	687b      	ldr	r3, [r7, #4]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	e009      	b.n	8001ec2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	60ba      	str	r2, [r7, #8]
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7fe fff4 	bl	8000ea4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	dbf1      	blt.n	8001eae <_write+0x12>
  }
  return len;
 8001eca:	687b      	ldr	r3, [r7, #4]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <_close>:

int _close(int file)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001edc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001efc:	605a      	str	r2, [r3, #4]
  return 0;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <_isatty>:

int _isatty(int file)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f14:	2301      	movs	r3, #1
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b085      	sub	sp, #20
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f44:	4a14      	ldr	r2, [pc, #80]	; (8001f98 <_sbrk+0x5c>)
 8001f46:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <_sbrk+0x60>)
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f50:	4b13      	ldr	r3, [pc, #76]	; (8001fa0 <_sbrk+0x64>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d102      	bne.n	8001f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f58:	4b11      	ldr	r3, [pc, #68]	; (8001fa0 <_sbrk+0x64>)
 8001f5a:	4a12      	ldr	r2, [pc, #72]	; (8001fa4 <_sbrk+0x68>)
 8001f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f5e:	4b10      	ldr	r3, [pc, #64]	; (8001fa0 <_sbrk+0x64>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d207      	bcs.n	8001f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f6c:	f005 fa06 	bl	800737c <__errno>
 8001f70:	4603      	mov	r3, r0
 8001f72:	220c      	movs	r2, #12
 8001f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f7a:	e009      	b.n	8001f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f7c:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <_sbrk+0x64>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f82:	4b07      	ldr	r3, [pc, #28]	; (8001fa0 <_sbrk+0x64>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <_sbrk+0x64>)
 8001f8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20018000 	.word	0x20018000
 8001f9c:	00000400 	.word	0x00000400
 8001fa0:	20000978 	.word	0x20000978
 8001fa4:	20000b48 	.word	0x20000b48

08001fa8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <SystemInit+0x20>)
 8001fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fb2:	4a05      	ldr	r2, [pc, #20]	; (8001fc8 <SystemInit+0x20>)
 8001fb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000ed00 	.word	0xe000ed00

08001fcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002004 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fd0:	f7ff ffea 	bl	8001fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fd4:	480c      	ldr	r0, [pc, #48]	; (8002008 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fd6:	490d      	ldr	r1, [pc, #52]	; (800200c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fd8:	4a0d      	ldr	r2, [pc, #52]	; (8002010 <LoopForever+0xe>)
  movs r3, #0
 8001fda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fdc:	e002      	b.n	8001fe4 <LoopCopyDataInit>

08001fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fe2:	3304      	adds	r3, #4

08001fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe8:	d3f9      	bcc.n	8001fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fea:	4a0a      	ldr	r2, [pc, #40]	; (8002014 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fec:	4c0a      	ldr	r4, [pc, #40]	; (8002018 <LoopForever+0x16>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff0:	e001      	b.n	8001ff6 <LoopFillZerobss>

08001ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff4:	3204      	adds	r2, #4

08001ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff8:	d3fb      	bcc.n	8001ff2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ffa:	f005 f9c5 	bl	8007388 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ffe:	f7fe ff63 	bl	8000ec8 <main>

08002002 <LoopForever>:

LoopForever:
    b LoopForever
 8002002:	e7fe      	b.n	8002002 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002004:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800200c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002010:	0800968c 	.word	0x0800968c
  ldr r2, =_sbss
 8002014:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8002018:	20000b44 	.word	0x20000b44

0800201c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800201c:	e7fe      	b.n	800201c <ADC1_2_IRQHandler>
	...

08002020 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002028:	4b27      	ldr	r3, [pc, #156]	; (80020c8 <I2Cx_MspInit+0xa8>)
 800202a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202c:	4a26      	ldr	r2, [pc, #152]	; (80020c8 <I2Cx_MspInit+0xa8>)
 800202e:	f043 0302 	orr.w	r3, r3, #2
 8002032:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002034:	4b24      	ldr	r3, [pc, #144]	; (80020c8 <I2Cx_MspInit+0xa8>)
 8002036:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002040:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002044:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002046:	2312      	movs	r3, #18
 8002048:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800204a:	2301      	movs	r3, #1
 800204c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204e:	2303      	movs	r3, #3
 8002050:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002052:	2304      	movs	r3, #4
 8002054:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002056:	f107 0314 	add.w	r3, r7, #20
 800205a:	4619      	mov	r1, r3
 800205c:	481b      	ldr	r0, [pc, #108]	; (80020cc <I2Cx_MspInit+0xac>)
 800205e:	f000 fcdd 	bl	8002a1c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002062:	f107 0314 	add.w	r3, r7, #20
 8002066:	4619      	mov	r1, r3
 8002068:	4818      	ldr	r0, [pc, #96]	; (80020cc <I2Cx_MspInit+0xac>)
 800206a:	f000 fcd7 	bl	8002a1c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800206e:	4b16      	ldr	r3, [pc, #88]	; (80020c8 <I2Cx_MspInit+0xa8>)
 8002070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002072:	4a15      	ldr	r2, [pc, #84]	; (80020c8 <I2Cx_MspInit+0xa8>)
 8002074:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002078:	6593      	str	r3, [r2, #88]	; 0x58
 800207a:	4b13      	ldr	r3, [pc, #76]	; (80020c8 <I2Cx_MspInit+0xa8>)
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002086:	4b10      	ldr	r3, [pc, #64]	; (80020c8 <I2Cx_MspInit+0xa8>)
 8002088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800208a:	4a0f      	ldr	r2, [pc, #60]	; (80020c8 <I2Cx_MspInit+0xa8>)
 800208c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002090:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <I2Cx_MspInit+0xa8>)
 8002094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002096:	4a0c      	ldr	r2, [pc, #48]	; (80020c8 <I2Cx_MspInit+0xa8>)
 8002098:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800209c:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	210f      	movs	r1, #15
 80020a2:	2021      	movs	r0, #33	; 0x21
 80020a4:	f000 fb77 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80020a8:	2021      	movs	r0, #33	; 0x21
 80020aa:	f000 fb90 	bl	80027ce <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	210f      	movs	r1, #15
 80020b2:	2022      	movs	r0, #34	; 0x22
 80020b4:	f000 fb6f 	bl	8002796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80020b8:	2022      	movs	r0, #34	; 0x22
 80020ba:	f000 fb88 	bl	80027ce <HAL_NVIC_EnableIRQ>
}
 80020be:	bf00      	nop
 80020c0:	3728      	adds	r7, #40	; 0x28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40021000 	.word	0x40021000
 80020cc:	48000400 	.word	0x48000400

080020d0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a12      	ldr	r2, [pc, #72]	; (8002124 <I2Cx_Init+0x54>)
 80020dc:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a11      	ldr	r2, [pc, #68]	; (8002128 <I2Cx_Init+0x58>)
 80020e2:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f7ff ff89 	bl	8002020 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 ff5d 	bl	8002fce <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002114:	2100      	movs	r1, #0
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f001 fd0a 	bl	8003b30 <HAL_I2CEx_ConfigAnalogFilter>
}
 800211c:	bf00      	nop
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40005800 	.word	0x40005800
 8002128:	00702681 	.word	0x00702681

0800212c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08a      	sub	sp, #40	; 0x28
 8002130:	af04      	add	r7, sp, #16
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	4608      	mov	r0, r1
 8002136:	4611      	mov	r1, r2
 8002138:	461a      	mov	r2, r3
 800213a:	4603      	mov	r3, r0
 800213c:	72fb      	strb	r3, [r7, #11]
 800213e:	460b      	mov	r3, r1
 8002140:	813b      	strh	r3, [r7, #8]
 8002142:	4613      	mov	r3, r2
 8002144:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002146:	2300      	movs	r3, #0
 8002148:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800214a:	7afb      	ldrb	r3, [r7, #11]
 800214c:	b299      	uxth	r1, r3
 800214e:	88f8      	ldrh	r0, [r7, #6]
 8002150:	893a      	ldrh	r2, [r7, #8]
 8002152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002156:	9302      	str	r3, [sp, #8]
 8002158:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	6a3b      	ldr	r3, [r7, #32]
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	4603      	mov	r3, r0
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f001 f912 	bl	800338c <HAL_I2C_Mem_Read>
 8002168:	4603      	mov	r3, r0
 800216a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800216c:	7dfb      	ldrb	r3, [r7, #23]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d004      	beq.n	800217c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002172:	7afb      	ldrb	r3, [r7, #11]
 8002174:	4619      	mov	r1, r3
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f000 f832 	bl	80021e0 <I2Cx_Error>
  }
  return status;
 800217c:	7dfb      	ldrb	r3, [r7, #23]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b08a      	sub	sp, #40	; 0x28
 800218a:	af04      	add	r7, sp, #16
 800218c:	60f8      	str	r0, [r7, #12]
 800218e:	4608      	mov	r0, r1
 8002190:	4611      	mov	r1, r2
 8002192:	461a      	mov	r2, r3
 8002194:	4603      	mov	r3, r0
 8002196:	72fb      	strb	r3, [r7, #11]
 8002198:	460b      	mov	r3, r1
 800219a:	813b      	strh	r3, [r7, #8]
 800219c:	4613      	mov	r3, r2
 800219e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80021a4:	7afb      	ldrb	r3, [r7, #11]
 80021a6:	b299      	uxth	r1, r3
 80021a8:	88f8      	ldrh	r0, [r7, #6]
 80021aa:	893a      	ldrh	r2, [r7, #8]
 80021ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021b0:	9302      	str	r3, [sp, #8]
 80021b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021b4:	9301      	str	r3, [sp, #4]
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	4603      	mov	r3, r0
 80021bc:	68f8      	ldr	r0, [r7, #12]
 80021be:	f000 ffd1 	bl	8003164 <HAL_I2C_Mem_Write>
 80021c2:	4603      	mov	r3, r0
 80021c4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80021c6:	7dfb      	ldrb	r3, [r7, #23]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d004      	beq.n	80021d6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80021cc:	7afb      	ldrb	r3, [r7, #11]
 80021ce:	4619      	mov	r1, r3
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f000 f805 	bl	80021e0 <I2Cx_Error>
  }
  return status;
 80021d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f000 ff89 	bl	8003104 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7ff ff6c 	bl	80020d0 <I2Cx_Init>
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002204:	4802      	ldr	r0, [pc, #8]	; (8002210 <SENSOR_IO_Init+0x10>)
 8002206:	f7ff ff63 	bl	80020d0 <I2Cx_Init>
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	2000097c 	.word	0x2000097c

08002214 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af02      	add	r7, sp, #8
 800221a:	4603      	mov	r3, r0
 800221c:	71fb      	strb	r3, [r7, #7]
 800221e:	460b      	mov	r3, r1
 8002220:	71bb      	strb	r3, [r7, #6]
 8002222:	4613      	mov	r3, r2
 8002224:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002226:	79bb      	ldrb	r3, [r7, #6]
 8002228:	b29a      	uxth	r2, r3
 800222a:	79f9      	ldrb	r1, [r7, #7]
 800222c:	2301      	movs	r3, #1
 800222e:	9301      	str	r3, [sp, #4]
 8002230:	1d7b      	adds	r3, r7, #5
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	2301      	movs	r3, #1
 8002236:	4803      	ldr	r0, [pc, #12]	; (8002244 <SENSOR_IO_Write+0x30>)
 8002238:	f7ff ffa5 	bl	8002186 <I2Cx_WriteMultiple>
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	2000097c 	.word	0x2000097c

08002248 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af02      	add	r7, sp, #8
 800224e:	4603      	mov	r3, r0
 8002250:	460a      	mov	r2, r1
 8002252:	71fb      	strb	r3, [r7, #7]
 8002254:	4613      	mov	r3, r2
 8002256:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800225c:	79bb      	ldrb	r3, [r7, #6]
 800225e:	b29a      	uxth	r2, r3
 8002260:	79f9      	ldrb	r1, [r7, #7]
 8002262:	2301      	movs	r3, #1
 8002264:	9301      	str	r3, [sp, #4]
 8002266:	f107 030f 	add.w	r3, r7, #15
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	2301      	movs	r3, #1
 800226e:	4804      	ldr	r0, [pc, #16]	; (8002280 <SENSOR_IO_Read+0x38>)
 8002270:	f7ff ff5c 	bl	800212c <I2Cx_ReadMultiple>

  return read_value;
 8002274:	7bfb      	ldrb	r3, [r7, #15]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	2000097c 	.word	0x2000097c

08002284 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af02      	add	r7, sp, #8
 800228a:	603a      	str	r2, [r7, #0]
 800228c:	461a      	mov	r2, r3
 800228e:	4603      	mov	r3, r0
 8002290:	71fb      	strb	r3, [r7, #7]
 8002292:	460b      	mov	r3, r1
 8002294:	71bb      	strb	r3, [r7, #6]
 8002296:	4613      	mov	r3, r2
 8002298:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800229a:	79bb      	ldrb	r3, [r7, #6]
 800229c:	b29a      	uxth	r2, r3
 800229e:	79f9      	ldrb	r1, [r7, #7]
 80022a0:	88bb      	ldrh	r3, [r7, #4]
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	2301      	movs	r3, #1
 80022aa:	4804      	ldr	r0, [pc, #16]	; (80022bc <SENSOR_IO_ReadMultiple+0x38>)
 80022ac:	f7ff ff3e 	bl	800212c <I2Cx_ReadMultiple>
 80022b0:	4603      	mov	r3, r0
 80022b2:	b29b      	uxth	r3, r3
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	2000097c 	.word	0x2000097c

080022c0 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	463b      	mov	r3, r7
 80022c8:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 80022cc:	783b      	ldrb	r3, [r7, #0]
 80022ce:	461a      	mov	r2, r3
 80022d0:	2120      	movs	r1, #32
 80022d2:	203c      	movs	r0, #60	; 0x3c
 80022d4:	f7ff ff9e 	bl	8002214 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 80022d8:	787b      	ldrb	r3, [r7, #1]
 80022da:	461a      	mov	r2, r3
 80022dc:	2121      	movs	r1, #33	; 0x21
 80022de:	203c      	movs	r0, #60	; 0x3c
 80022e0:	f7ff ff98 	bl	8002214 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 80022e4:	78bb      	ldrb	r3, [r7, #2]
 80022e6:	461a      	mov	r2, r3
 80022e8:	2122      	movs	r1, #34	; 0x22
 80022ea:	203c      	movs	r0, #60	; 0x3c
 80022ec:	f7ff ff92 	bl	8002214 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	461a      	mov	r2, r3
 80022f4:	2123      	movs	r1, #35	; 0x23
 80022f6:	203c      	movs	r0, #60	; 0x3c
 80022f8:	f7ff ff8c 	bl	8002214 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80022fc:	793b      	ldrb	r3, [r7, #4]
 80022fe:	461a      	mov	r2, r3
 8002300:	2124      	movs	r1, #36	; 0x24
 8002302:	203c      	movs	r0, #60	; 0x3c
 8002304:	f7ff ff86 	bl	8002214 <SENSOR_IO_Write>
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002316:	2300      	movs	r3, #0
 8002318:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800231a:	2122      	movs	r1, #34	; 0x22
 800231c:	203c      	movs	r0, #60	; 0x3c
 800231e:	f7ff ff93 	bl	8002248 <SENSOR_IO_Read>
 8002322:	4603      	mov	r3, r0
 8002324:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	f023 0303 	bic.w	r3, r3, #3
 800232c:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	f043 0303 	orr.w	r3, r3, #3
 8002334:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	461a      	mov	r2, r3
 800233a:	2122      	movs	r1, #34	; 0x22
 800233c:	203c      	movs	r0, #60	; 0x3c
 800233e:	f7ff ff69 	bl	8002214 <SENSOR_IO_Write>
}
 8002342:	bf00      	nop
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 800234e:	f7ff ff57 	bl	8002200 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8002352:	210f      	movs	r1, #15
 8002354:	203c      	movs	r0, #60	; 0x3c
 8002356:	f7ff ff77 	bl	8002248 <SENSOR_IO_Read>
 800235a:	4603      	mov	r3, r0
}
 800235c:	4618      	mov	r0, r3
 800235e:	bd80      	pop	{r7, pc}

08002360 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800236e:	2122      	movs	r1, #34	; 0x22
 8002370:	203c      	movs	r0, #60	; 0x3c
 8002372:	f7ff ff69 	bl	8002248 <SENSOR_IO_Read>
 8002376:	4603      	mov	r3, r0
 8002378:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	f023 0320 	bic.w	r3, r3, #32
 8002380:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002382:	88fb      	ldrh	r3, [r7, #6]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	f043 0320 	orr.w	r3, r3, #32
 800238e:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002390:	7bfb      	ldrb	r3, [r7, #15]
 8002392:	461a      	mov	r2, r3
 8002394:	2122      	movs	r1, #34	; 0x22
 8002396:	203c      	movs	r0, #60	; 0x3c
 8002398:	f7ff ff3c 	bl	8002214 <SENSOR_IO_Write>
}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b088      	sub	sp, #32
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80023b4:	f04f 0300 	mov.w	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 80023ba:	2121      	movs	r1, #33	; 0x21
 80023bc:	203c      	movs	r0, #60	; 0x3c
 80023be:	f7ff ff43 	bl	8002248 <SENSOR_IO_Read>
 80023c2:	4603      	mov	r3, r0
 80023c4:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 80023c6:	f107 0208 	add.w	r2, r7, #8
 80023ca:	2306      	movs	r3, #6
 80023cc:	21a8      	movs	r1, #168	; 0xa8
 80023ce:	203c      	movs	r0, #60	; 0x3c
 80023d0:	f7ff ff58 	bl	8002284 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80023d4:	2300      	movs	r3, #0
 80023d6:	77fb      	strb	r3, [r7, #31]
 80023d8:	e01c      	b.n	8002414 <LIS3MDL_MagReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80023da:	7ffb      	ldrb	r3, [r7, #31]
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	3301      	adds	r3, #1
 80023e0:	3320      	adds	r3, #32
 80023e2:	443b      	add	r3, r7
 80023e4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	021b      	lsls	r3, r3, #8
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	7ffb      	ldrb	r3, [r7, #31]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	3320      	adds	r3, #32
 80023f4:	443b      	add	r3, r7
 80023f6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	4413      	add	r3, r2
 80023fe:	b29a      	uxth	r2, r3
 8002400:	7ffb      	ldrb	r3, [r7, #31]
 8002402:	b212      	sxth	r2, r2
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	3320      	adds	r3, #32
 8002408:	443b      	add	r3, r7
 800240a:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800240e:	7ffb      	ldrb	r3, [r7, #31]
 8002410:	3301      	adds	r3, #1
 8002412:	77fb      	strb	r3, [r7, #31]
 8002414:	7ffb      	ldrb	r3, [r7, #31]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d9df      	bls.n	80023da <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 800241a:	7dfb      	ldrb	r3, [r7, #23]
 800241c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002420:	2b60      	cmp	r3, #96	; 0x60
 8002422:	d013      	beq.n	800244c <LIS3MDL_MagReadXYZ+0xa8>
 8002424:	2b60      	cmp	r3, #96	; 0x60
 8002426:	dc14      	bgt.n	8002452 <LIS3MDL_MagReadXYZ+0xae>
 8002428:	2b40      	cmp	r3, #64	; 0x40
 800242a:	d00c      	beq.n	8002446 <LIS3MDL_MagReadXYZ+0xa2>
 800242c:	2b40      	cmp	r3, #64	; 0x40
 800242e:	dc10      	bgt.n	8002452 <LIS3MDL_MagReadXYZ+0xae>
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <LIS3MDL_MagReadXYZ+0x96>
 8002434:	2b20      	cmp	r3, #32
 8002436:	d003      	beq.n	8002440 <LIS3MDL_MagReadXYZ+0x9c>
 8002438:	e00b      	b.n	8002452 <LIS3MDL_MagReadXYZ+0xae>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800243a:	4b19      	ldr	r3, [pc, #100]	; (80024a0 <LIS3MDL_MagReadXYZ+0xfc>)
 800243c:	61bb      	str	r3, [r7, #24]
    break;
 800243e:	e008      	b.n	8002452 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8002440:	4b18      	ldr	r3, [pc, #96]	; (80024a4 <LIS3MDL_MagReadXYZ+0x100>)
 8002442:	61bb      	str	r3, [r7, #24]
    break;
 8002444:	e005      	b.n	8002452 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8002446:	4b18      	ldr	r3, [pc, #96]	; (80024a8 <LIS3MDL_MagReadXYZ+0x104>)
 8002448:	61bb      	str	r3, [r7, #24]
    break;
 800244a:	e002      	b.n	8002452 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 800244c:	4b17      	ldr	r3, [pc, #92]	; (80024ac <LIS3MDL_MagReadXYZ+0x108>)
 800244e:	61bb      	str	r3, [r7, #24]
    break;    
 8002450:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8002452:	2300      	movs	r3, #0
 8002454:	77fb      	strb	r3, [r7, #31]
 8002456:	e01a      	b.n	800248e <LIS3MDL_MagReadXYZ+0xea>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002458:	7ffb      	ldrb	r3, [r7, #31]
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	3320      	adds	r3, #32
 800245e:	443b      	add	r3, r7
 8002460:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002464:	ee07 3a90 	vmov	s15, r3
 8002468:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800246c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002474:	7ffb      	ldrb	r3, [r7, #31]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	4413      	add	r3, r2
 800247c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002480:	ee17 2a90 	vmov	r2, s15
 8002484:	b212      	sxth	r2, r2
 8002486:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002488:	7ffb      	ldrb	r3, [r7, #31]
 800248a:	3301      	adds	r3, #1
 800248c:	77fb      	strb	r3, [r7, #31]
 800248e:	7ffb      	ldrb	r3, [r7, #31]
 8002490:	2b02      	cmp	r3, #2
 8002492:	d9e1      	bls.n	8002458 <LIS3MDL_MagReadXYZ+0xb4>
  }
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	3720      	adds	r7, #32
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	3e0f5c29 	.word	0x3e0f5c29
 80024a4:	3e947ae1 	.word	0x3e947ae1
 80024a8:	3edc28f6 	.word	0x3edc28f6
 80024ac:	3f147ae1 	.word	0x3f147ae1

080024b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ba:	2003      	movs	r0, #3
 80024bc:	f000 f960 	bl	8002780 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024c0:	2000      	movs	r0, #0
 80024c2:	f000 f80d 	bl	80024e0 <HAL_InitTick>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d002      	beq.n	80024d2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	71fb      	strb	r3, [r7, #7]
 80024d0:	e001      	b.n	80024d6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024d2:	f7ff f97f 	bl	80017d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024d6:	79fb      	ldrb	r3, [r7, #7]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024ec:	4b17      	ldr	r3, [pc, #92]	; (800254c <HAL_InitTick+0x6c>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d023      	beq.n	800253c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024f4:	4b16      	ldr	r3, [pc, #88]	; (8002550 <HAL_InitTick+0x70>)
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	4b14      	ldr	r3, [pc, #80]	; (800254c <HAL_InitTick+0x6c>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	4619      	mov	r1, r3
 80024fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002502:	fbb3 f3f1 	udiv	r3, r3, r1
 8002506:	fbb2 f3f3 	udiv	r3, r2, r3
 800250a:	4618      	mov	r0, r3
 800250c:	f000 f96d 	bl	80027ea <HAL_SYSTICK_Config>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10f      	bne.n	8002536 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b0f      	cmp	r3, #15
 800251a:	d809      	bhi.n	8002530 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800251c:	2200      	movs	r2, #0
 800251e:	6879      	ldr	r1, [r7, #4]
 8002520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002524:	f000 f937 	bl	8002796 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002528:	4a0a      	ldr	r2, [pc, #40]	; (8002554 <HAL_InitTick+0x74>)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	e007      	b.n	8002540 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	73fb      	strb	r3, [r7, #15]
 8002534:	e004      	b.n	8002540 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	73fb      	strb	r3, [r7, #15]
 800253a:	e001      	b.n	8002540 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	2000003c 	.word	0x2000003c
 8002550:	20000000 	.word	0x20000000
 8002554:	20000038 	.word	0x20000038

08002558 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800255c:	4b06      	ldr	r3, [pc, #24]	; (8002578 <HAL_IncTick+0x20>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	461a      	mov	r2, r3
 8002562:	4b06      	ldr	r3, [pc, #24]	; (800257c <HAL_IncTick+0x24>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4413      	add	r3, r2
 8002568:	4a04      	ldr	r2, [pc, #16]	; (800257c <HAL_IncTick+0x24>)
 800256a:	6013      	str	r3, [r2, #0]
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	2000003c 	.word	0x2000003c
 800257c:	200009d0 	.word	0x200009d0

08002580 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return uwTick;
 8002584:	4b03      	ldr	r3, [pc, #12]	; (8002594 <HAL_GetTick+0x14>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	200009d0 	.word	0x200009d0

08002598 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025a0:	f7ff ffee 	bl	8002580 <HAL_GetTick>
 80025a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025b0:	d005      	beq.n	80025be <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025b2:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <HAL_Delay+0x44>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	461a      	mov	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4413      	add	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025be:	bf00      	nop
 80025c0:	f7ff ffde 	bl	8002580 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d8f7      	bhi.n	80025c0 <HAL_Delay+0x28>
  {
  }
}
 80025d0:	bf00      	nop
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	2000003c 	.word	0x2000003c

080025e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025f0:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025fc:	4013      	ands	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800260c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002612:	4a04      	ldr	r2, [pc, #16]	; (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	60d3      	str	r3, [r2, #12]
}
 8002618:	bf00      	nop
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <__NVIC_GetPriorityGrouping+0x18>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	0a1b      	lsrs	r3, r3, #8
 8002632:	f003 0307 	and.w	r3, r3, #7
}
 8002636:	4618      	mov	r0, r3
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	2b00      	cmp	r3, #0
 8002654:	db0b      	blt.n	800266e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	f003 021f 	and.w	r2, r3, #31
 800265c:	4907      	ldr	r1, [pc, #28]	; (800267c <__NVIC_EnableIRQ+0x38>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	2001      	movs	r0, #1
 8002666:	fa00 f202 	lsl.w	r2, r0, r2
 800266a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	e000e100 	.word	0xe000e100

08002680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	6039      	str	r1, [r7, #0]
 800268a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800268c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002690:	2b00      	cmp	r3, #0
 8002692:	db0a      	blt.n	80026aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	b2da      	uxtb	r2, r3
 8002698:	490c      	ldr	r1, [pc, #48]	; (80026cc <__NVIC_SetPriority+0x4c>)
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	0112      	lsls	r2, r2, #4
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	440b      	add	r3, r1
 80026a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a8:	e00a      	b.n	80026c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	4908      	ldr	r1, [pc, #32]	; (80026d0 <__NVIC_SetPriority+0x50>)
 80026b0:	79fb      	ldrb	r3, [r7, #7]
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	3b04      	subs	r3, #4
 80026b8:	0112      	lsls	r2, r2, #4
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	440b      	add	r3, r1
 80026be:	761a      	strb	r2, [r3, #24]
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	e000e100 	.word	0xe000e100
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b089      	sub	sp, #36	; 0x24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f1c3 0307 	rsb	r3, r3, #7
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	bf28      	it	cs
 80026f2:	2304      	movcs	r3, #4
 80026f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3304      	adds	r3, #4
 80026fa:	2b06      	cmp	r3, #6
 80026fc:	d902      	bls.n	8002704 <NVIC_EncodePriority+0x30>
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	3b03      	subs	r3, #3
 8002702:	e000      	b.n	8002706 <NVIC_EncodePriority+0x32>
 8002704:	2300      	movs	r3, #0
 8002706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002708:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43da      	mvns	r2, r3
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	401a      	ands	r2, r3
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800271c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	fa01 f303 	lsl.w	r3, r1, r3
 8002726:	43d9      	mvns	r1, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800272c:	4313      	orrs	r3, r2
         );
}
 800272e:	4618      	mov	r0, r3
 8002730:	3724      	adds	r7, #36	; 0x24
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3b01      	subs	r3, #1
 8002748:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800274c:	d301      	bcc.n	8002752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800274e:	2301      	movs	r3, #1
 8002750:	e00f      	b.n	8002772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002752:	4a0a      	ldr	r2, [pc, #40]	; (800277c <SysTick_Config+0x40>)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3b01      	subs	r3, #1
 8002758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800275a:	210f      	movs	r1, #15
 800275c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002760:	f7ff ff8e 	bl	8002680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <SysTick_Config+0x40>)
 8002766:	2200      	movs	r2, #0
 8002768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800276a:	4b04      	ldr	r3, [pc, #16]	; (800277c <SysTick_Config+0x40>)
 800276c:	2207      	movs	r2, #7
 800276e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	e000e010 	.word	0xe000e010

08002780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff ff29 	bl	80025e0 <__NVIC_SetPriorityGrouping>
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b086      	sub	sp, #24
 800279a:	af00      	add	r7, sp, #0
 800279c:	4603      	mov	r3, r0
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027a8:	f7ff ff3e 	bl	8002628 <__NVIC_GetPriorityGrouping>
 80027ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	68b9      	ldr	r1, [r7, #8]
 80027b2:	6978      	ldr	r0, [r7, #20]
 80027b4:	f7ff ff8e 	bl	80026d4 <NVIC_EncodePriority>
 80027b8:	4602      	mov	r2, r0
 80027ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027be:	4611      	mov	r1, r2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ff5d 	bl	8002680 <__NVIC_SetPriority>
}
 80027c6:	bf00      	nop
 80027c8:	3718      	adds	r7, #24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b082      	sub	sp, #8
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	4603      	mov	r3, r0
 80027d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff31 	bl	8002644 <__NVIC_EnableIRQ>
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b082      	sub	sp, #8
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f7ff ffa2 	bl	800273c <SysTick_Config>
 80027f8:	4603      	mov	r3, r0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
	...

08002804 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0ac      	b.n	8002970 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4618      	mov	r0, r3
 800281c:	f000 f8b2 	bl	8002984 <DFSDM_GetChannelFromInstance>
 8002820:	4603      	mov	r3, r0
 8002822:	4a55      	ldr	r2, [pc, #340]	; (8002978 <HAL_DFSDM_ChannelInit+0x174>)
 8002824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e09f      	b.n	8002970 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f7fe fff3 	bl	800181c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002836:	4b51      	ldr	r3, [pc, #324]	; (800297c <HAL_DFSDM_ChannelInit+0x178>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	3301      	adds	r3, #1
 800283c:	4a4f      	ldr	r2, [pc, #316]	; (800297c <HAL_DFSDM_ChannelInit+0x178>)
 800283e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002840:	4b4e      	ldr	r3, [pc, #312]	; (800297c <HAL_DFSDM_ChannelInit+0x178>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d125      	bne.n	8002894 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002848:	4b4d      	ldr	r3, [pc, #308]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a4c      	ldr	r2, [pc, #304]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 800284e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002852:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002854:	4b4a      	ldr	r3, [pc, #296]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	4948      	ldr	r1, [pc, #288]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 800285e:	4313      	orrs	r3, r2
 8002860:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002862:	4b47      	ldr	r3, [pc, #284]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a46      	ldr	r2, [pc, #280]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 8002868:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800286c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	791b      	ldrb	r3, [r3, #4]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d108      	bne.n	8002888 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002876:	4b42      	ldr	r3, [pc, #264]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	3b01      	subs	r3, #1
 8002880:	041b      	lsls	r3, r3, #16
 8002882:	493f      	ldr	r1, [pc, #252]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 8002884:	4313      	orrs	r3, r2
 8002886:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002888:	4b3d      	ldr	r3, [pc, #244]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a3c      	ldr	r2, [pc, #240]	; (8002980 <HAL_DFSDM_ChannelInit+0x17c>)
 800288e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002892:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80028a2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6819      	ldr	r1, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80028b2:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80028b8:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 020f 	bic.w	r2, r2, #15
 80028d0:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 80028f8:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6899      	ldr	r1, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002908:	3b01      	subs	r3, #1
 800290a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f002 0207 	and.w	r2, r2, #7
 8002924:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6859      	ldr	r1, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002930:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002938:	431a      	orrs	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002950:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f000 f810 	bl	8002984 <DFSDM_GetChannelFromInstance>
 8002964:	4602      	mov	r2, r0
 8002966:	4904      	ldr	r1, [pc, #16]	; (8002978 <HAL_DFSDM_ChannelInit+0x174>)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	200009d8 	.word	0x200009d8
 800297c:	200009d4 	.word	0x200009d4
 8002980:	40016000 	.word	0x40016000

08002984 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a1c      	ldr	r2, [pc, #112]	; (8002a00 <DFSDM_GetChannelFromInstance+0x7c>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d102      	bne.n	800299a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	e02b      	b.n	80029f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a19      	ldr	r2, [pc, #100]	; (8002a04 <DFSDM_GetChannelFromInstance+0x80>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d102      	bne.n	80029a8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80029a2:	2301      	movs	r3, #1
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	e024      	b.n	80029f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a17      	ldr	r2, [pc, #92]	; (8002a08 <DFSDM_GetChannelFromInstance+0x84>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d102      	bne.n	80029b6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80029b0:	2302      	movs	r3, #2
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	e01d      	b.n	80029f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a14      	ldr	r2, [pc, #80]	; (8002a0c <DFSDM_GetChannelFromInstance+0x88>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d102      	bne.n	80029c4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80029be:	2304      	movs	r3, #4
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	e016      	b.n	80029f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <DFSDM_GetChannelFromInstance+0x8c>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d102      	bne.n	80029d2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80029cc:	2305      	movs	r3, #5
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	e00f      	b.n	80029f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a0f      	ldr	r2, [pc, #60]	; (8002a14 <DFSDM_GetChannelFromInstance+0x90>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d102      	bne.n	80029e0 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80029da:	2306      	movs	r3, #6
 80029dc:	60fb      	str	r3, [r7, #12]
 80029de:	e008      	b.n	80029f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4a0d      	ldr	r2, [pc, #52]	; (8002a18 <DFSDM_GetChannelFromInstance+0x94>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d102      	bne.n	80029ee <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80029e8:	2307      	movs	r3, #7
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	e001      	b.n	80029f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80029ee:	2303      	movs	r3, #3
 80029f0:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80029f2:	68fb      	ldr	r3, [r7, #12]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	40016000 	.word	0x40016000
 8002a04:	40016020 	.word	0x40016020
 8002a08:	40016040 	.word	0x40016040
 8002a0c:	40016080 	.word	0x40016080
 8002a10:	400160a0 	.word	0x400160a0
 8002a14:	400160c0 	.word	0x400160c0
 8002a18:	400160e0 	.word	0x400160e0

08002a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a2a:	e17f      	b.n	8002d2c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	2101      	movs	r1, #1
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	fa01 f303 	lsl.w	r3, r1, r3
 8002a38:	4013      	ands	r3, r2
 8002a3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 8171 	beq.w	8002d26 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0303 	and.w	r3, r3, #3
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d005      	beq.n	8002a5c <HAL_GPIO_Init+0x40>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 0303 	and.w	r3, r3, #3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d130      	bne.n	8002abe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	2203      	movs	r2, #3
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4013      	ands	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a92:	2201      	movs	r2, #1
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	091b      	lsrs	r3, r3, #4
 8002aa8:	f003 0201 	and.w	r2, r3, #1
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	2b03      	cmp	r3, #3
 8002ac8:	d118      	bne.n	8002afc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ace:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4013      	ands	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	08db      	lsrs	r3, r3, #3
 8002ae6:	f003 0201 	and.w	r2, r3, #1
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b03      	cmp	r3, #3
 8002b06:	d017      	beq.n	8002b38 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	2203      	movs	r2, #3
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d123      	bne.n	8002b8c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	08da      	lsrs	r2, r3, #3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3208      	adds	r2, #8
 8002b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b50:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	220f      	movs	r2, #15
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	43db      	mvns	r3, r3
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4013      	ands	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	08da      	lsrs	r2, r3, #3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3208      	adds	r2, #8
 8002b86:	6939      	ldr	r1, [r7, #16]
 8002b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	2203      	movs	r2, #3
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 0203 	and.w	r2, r3, #3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 80ac 	beq.w	8002d26 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bce:	4b5f      	ldr	r3, [pc, #380]	; (8002d4c <HAL_GPIO_Init+0x330>)
 8002bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bd2:	4a5e      	ldr	r2, [pc, #376]	; (8002d4c <HAL_GPIO_Init+0x330>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	6613      	str	r3, [r2, #96]	; 0x60
 8002bda:	4b5c      	ldr	r3, [pc, #368]	; (8002d4c <HAL_GPIO_Init+0x330>)
 8002bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	60bb      	str	r3, [r7, #8]
 8002be4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002be6:	4a5a      	ldr	r2, [pc, #360]	; (8002d50 <HAL_GPIO_Init+0x334>)
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	089b      	lsrs	r3, r3, #2
 8002bec:	3302      	adds	r3, #2
 8002bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	43db      	mvns	r3, r3
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	4013      	ands	r3, r2
 8002c08:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c10:	d025      	beq.n	8002c5e <HAL_GPIO_Init+0x242>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a4f      	ldr	r2, [pc, #316]	; (8002d54 <HAL_GPIO_Init+0x338>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d01f      	beq.n	8002c5a <HAL_GPIO_Init+0x23e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a4e      	ldr	r2, [pc, #312]	; (8002d58 <HAL_GPIO_Init+0x33c>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d019      	beq.n	8002c56 <HAL_GPIO_Init+0x23a>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a4d      	ldr	r2, [pc, #308]	; (8002d5c <HAL_GPIO_Init+0x340>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d013      	beq.n	8002c52 <HAL_GPIO_Init+0x236>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a4c      	ldr	r2, [pc, #304]	; (8002d60 <HAL_GPIO_Init+0x344>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d00d      	beq.n	8002c4e <HAL_GPIO_Init+0x232>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a4b      	ldr	r2, [pc, #300]	; (8002d64 <HAL_GPIO_Init+0x348>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d007      	beq.n	8002c4a <HAL_GPIO_Init+0x22e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a4a      	ldr	r2, [pc, #296]	; (8002d68 <HAL_GPIO_Init+0x34c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d101      	bne.n	8002c46 <HAL_GPIO_Init+0x22a>
 8002c42:	2306      	movs	r3, #6
 8002c44:	e00c      	b.n	8002c60 <HAL_GPIO_Init+0x244>
 8002c46:	2307      	movs	r3, #7
 8002c48:	e00a      	b.n	8002c60 <HAL_GPIO_Init+0x244>
 8002c4a:	2305      	movs	r3, #5
 8002c4c:	e008      	b.n	8002c60 <HAL_GPIO_Init+0x244>
 8002c4e:	2304      	movs	r3, #4
 8002c50:	e006      	b.n	8002c60 <HAL_GPIO_Init+0x244>
 8002c52:	2303      	movs	r3, #3
 8002c54:	e004      	b.n	8002c60 <HAL_GPIO_Init+0x244>
 8002c56:	2302      	movs	r3, #2
 8002c58:	e002      	b.n	8002c60 <HAL_GPIO_Init+0x244>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <HAL_GPIO_Init+0x244>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	f002 0203 	and.w	r2, r2, #3
 8002c66:	0092      	lsls	r2, r2, #2
 8002c68:	4093      	lsls	r3, r2
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c70:	4937      	ldr	r1, [pc, #220]	; (8002d50 <HAL_GPIO_Init+0x334>)
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	089b      	lsrs	r3, r3, #2
 8002c76:	3302      	adds	r3, #2
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c7e:	4b3b      	ldr	r3, [pc, #236]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	43db      	mvns	r3, r3
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ca2:	4a32      	ldr	r2, [pc, #200]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ca8:	4b30      	ldr	r3, [pc, #192]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ccc:	4a27      	ldr	r2, [pc, #156]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002cd2:	4b26      	ldr	r3, [pc, #152]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cf6:	4a1d      	ldr	r2, [pc, #116]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002cfc:	4b1b      	ldr	r3, [pc, #108]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	43db      	mvns	r3, r3
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d20:	4a12      	ldr	r2, [pc, #72]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	fa22 f303 	lsr.w	r3, r2, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f47f ae78 	bne.w	8002a2c <HAL_GPIO_Init+0x10>
  }
}
 8002d3c:	bf00      	nop
 8002d3e:	bf00      	nop
 8002d40:	371c      	adds	r7, #28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40010000 	.word	0x40010000
 8002d54:	48000400 	.word	0x48000400
 8002d58:	48000800 	.word	0x48000800
 8002d5c:	48000c00 	.word	0x48000c00
 8002d60:	48001000 	.word	0x48001000
 8002d64:	48001400 	.word	0x48001400
 8002d68:	48001800 	.word	0x48001800
 8002d6c:	40010400 	.word	0x40010400

08002d70 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002d7e:	e0cd      	b.n	8002f1c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002d80:	2201      	movs	r2, #1
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80c0 	beq.w	8002f16 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002d96:	4a68      	ldr	r2, [pc, #416]	; (8002f38 <HAL_GPIO_DeInit+0x1c8>)
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	089b      	lsrs	r3, r3, #2
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	220f      	movs	r2, #15
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	4013      	ands	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002dbe:	d025      	beq.n	8002e0c <HAL_GPIO_DeInit+0x9c>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a5e      	ldr	r2, [pc, #376]	; (8002f3c <HAL_GPIO_DeInit+0x1cc>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d01f      	beq.n	8002e08 <HAL_GPIO_DeInit+0x98>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a5d      	ldr	r2, [pc, #372]	; (8002f40 <HAL_GPIO_DeInit+0x1d0>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d019      	beq.n	8002e04 <HAL_GPIO_DeInit+0x94>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a5c      	ldr	r2, [pc, #368]	; (8002f44 <HAL_GPIO_DeInit+0x1d4>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d013      	beq.n	8002e00 <HAL_GPIO_DeInit+0x90>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4a5b      	ldr	r2, [pc, #364]	; (8002f48 <HAL_GPIO_DeInit+0x1d8>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d00d      	beq.n	8002dfc <HAL_GPIO_DeInit+0x8c>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4a5a      	ldr	r2, [pc, #360]	; (8002f4c <HAL_GPIO_DeInit+0x1dc>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d007      	beq.n	8002df8 <HAL_GPIO_DeInit+0x88>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	4a59      	ldr	r2, [pc, #356]	; (8002f50 <HAL_GPIO_DeInit+0x1e0>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d101      	bne.n	8002df4 <HAL_GPIO_DeInit+0x84>
 8002df0:	2306      	movs	r3, #6
 8002df2:	e00c      	b.n	8002e0e <HAL_GPIO_DeInit+0x9e>
 8002df4:	2307      	movs	r3, #7
 8002df6:	e00a      	b.n	8002e0e <HAL_GPIO_DeInit+0x9e>
 8002df8:	2305      	movs	r3, #5
 8002dfa:	e008      	b.n	8002e0e <HAL_GPIO_DeInit+0x9e>
 8002dfc:	2304      	movs	r3, #4
 8002dfe:	e006      	b.n	8002e0e <HAL_GPIO_DeInit+0x9e>
 8002e00:	2303      	movs	r3, #3
 8002e02:	e004      	b.n	8002e0e <HAL_GPIO_DeInit+0x9e>
 8002e04:	2302      	movs	r3, #2
 8002e06:	e002      	b.n	8002e0e <HAL_GPIO_DeInit+0x9e>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e000      	b.n	8002e0e <HAL_GPIO_DeInit+0x9e>
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	f002 0203 	and.w	r2, r2, #3
 8002e14:	0092      	lsls	r2, r2, #2
 8002e16:	4093      	lsls	r3, r2
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d132      	bne.n	8002e84 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002e1e:	4b4d      	ldr	r3, [pc, #308]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	43db      	mvns	r3, r3
 8002e26:	494b      	ldr	r1, [pc, #300]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002e2c:	4b49      	ldr	r3, [pc, #292]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	43db      	mvns	r3, r3
 8002e34:	4947      	ldr	r1, [pc, #284]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e36:	4013      	ands	r3, r2
 8002e38:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002e3a:	4b46      	ldr	r3, [pc, #280]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	43db      	mvns	r3, r3
 8002e42:	4944      	ldr	r1, [pc, #272]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e44:	4013      	ands	r3, r2
 8002e46:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002e48:	4b42      	ldr	r3, [pc, #264]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	4940      	ldr	r1, [pc, #256]	; (8002f54 <HAL_GPIO_DeInit+0x1e4>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	f003 0303 	and.w	r3, r3, #3
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	220f      	movs	r2, #15
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002e66:	4a34      	ldr	r2, [pc, #208]	; (8002f38 <HAL_GPIO_DeInit+0x1c8>)
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	089b      	lsrs	r3, r3, #2
 8002e6c:	3302      	adds	r3, #2
 8002e6e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	43da      	mvns	r2, r3
 8002e76:	4830      	ldr	r0, [pc, #192]	; (8002f38 <HAL_GPIO_DeInit+0x1c8>)
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	089b      	lsrs	r3, r3, #2
 8002e7c:	400a      	ands	r2, r1
 8002e7e:	3302      	adds	r3, #2
 8002e80:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	2103      	movs	r1, #3
 8002e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	08da      	lsrs	r2, r3, #3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3208      	adds	r2, #8
 8002ea0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	220f      	movs	r2, #15
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	08d2      	lsrs	r2, r2, #3
 8002eb8:	4019      	ands	r1, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	3208      	adds	r2, #8
 8002ebe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	2103      	movs	r1, #3
 8002ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	401a      	ands	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	2101      	movs	r1, #1
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	401a      	ands	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68da      	ldr	r2, [r3, #12]
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	2103      	movs	r1, #3
 8002ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8002efa:	43db      	mvns	r3, r3
 8002efc:	401a      	ands	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f06:	2101      	movs	r1, #1
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	401a      	ands	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	fa22 f303 	lsr.w	r3, r2, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f47f af2b 	bne.w	8002d80 <HAL_GPIO_DeInit+0x10>
  }
}
 8002f2a:	bf00      	nop
 8002f2c:	bf00      	nop
 8002f2e:	371c      	adds	r7, #28
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr
 8002f38:	40010000 	.word	0x40010000
 8002f3c:	48000400 	.word	0x48000400
 8002f40:	48000800 	.word	0x48000800
 8002f44:	48000c00 	.word	0x48000c00
 8002f48:	48001000 	.word	0x48001000
 8002f4c:	48001400 	.word	0x48001400
 8002f50:	48001800 	.word	0x48001800
 8002f54:	40010400 	.word	0x40010400

08002f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	460b      	mov	r3, r1
 8002f62:	807b      	strh	r3, [r7, #2]
 8002f64:	4613      	mov	r3, r2
 8002f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f68:	787b      	ldrb	r3, [r7, #1]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f6e:	887a      	ldrh	r2, [r7, #2]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f74:	e002      	b.n	8002f7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f76:	887a      	ldrh	r2, [r7, #2]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f92:	4b08      	ldr	r3, [pc, #32]	; (8002fb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f94:	695a      	ldr	r2, [r3, #20]
 8002f96:	88fb      	ldrh	r3, [r7, #6]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d006      	beq.n	8002fac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f9e:	4a05      	ldr	r2, [pc, #20]	; (8002fb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f000 f806 	bl	8002fb8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002fac:	bf00      	nop
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	40010400 	.word	0x40010400

08002fb8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b082      	sub	sp, #8
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d101      	bne.n	8002fe0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e08d      	b.n	80030fc <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d106      	bne.n	8002ffa <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f7fe fc75 	bl	80018e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2224      	movs	r2, #36	; 0x24
 8002ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f022 0201 	bic.w	r2, r2, #1
 8003010:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800301e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689a      	ldr	r2, [r3, #8]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800302e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d107      	bne.n	8003048 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003044:	609a      	str	r2, [r3, #8]
 8003046:	e006      	b.n	8003056 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003054:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d108      	bne.n	8003070 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800306c:	605a      	str	r2, [r3, #4]
 800306e:	e007      	b.n	8003080 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685a      	ldr	r2, [r3, #4]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800307e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800308e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003092:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68da      	ldr	r2, [r3, #12]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030a2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69d9      	ldr	r1, [r3, #28]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1a      	ldr	r2, [r3, #32]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f042 0201 	orr.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2220      	movs	r2, #32
 80030e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e021      	b.n	800315a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2224      	movs	r2, #36	; 0x24
 800311a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0201 	bic.w	r2, r2, #1
 800312c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7fe fc36 	bl	80019a0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b088      	sub	sp, #32
 8003168:	af02      	add	r7, sp, #8
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	4608      	mov	r0, r1
 800316e:	4611      	mov	r1, r2
 8003170:	461a      	mov	r2, r3
 8003172:	4603      	mov	r3, r0
 8003174:	817b      	strh	r3, [r7, #10]
 8003176:	460b      	mov	r3, r1
 8003178:	813b      	strh	r3, [r7, #8]
 800317a:	4613      	mov	r3, r2
 800317c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b20      	cmp	r3, #32
 8003188:	f040 80f9 	bne.w	800337e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800318c:	6a3b      	ldr	r3, [r7, #32]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <HAL_I2C_Mem_Write+0x34>
 8003192:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003194:	2b00      	cmp	r3, #0
 8003196:	d105      	bne.n	80031a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800319e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e0ed      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d101      	bne.n	80031b2 <HAL_I2C_Mem_Write+0x4e>
 80031ae:	2302      	movs	r3, #2
 80031b0:	e0e6      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031ba:	f7ff f9e1 	bl	8002580 <HAL_GetTick>
 80031be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	2319      	movs	r3, #25
 80031c6:	2201      	movs	r2, #1
 80031c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f000 fac3 	bl	8003758 <I2C_WaitOnFlagUntilTimeout>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e0d1      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2221      	movs	r2, #33	; 0x21
 80031e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2240      	movs	r2, #64	; 0x40
 80031e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a3a      	ldr	r2, [r7, #32]
 80031f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80031fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003204:	88f8      	ldrh	r0, [r7, #6]
 8003206:	893a      	ldrh	r2, [r7, #8]
 8003208:	8979      	ldrh	r1, [r7, #10]
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	9301      	str	r3, [sp, #4]
 800320e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	4603      	mov	r3, r0
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f9d3 	bl	80035c0 <I2C_RequestMemoryWrite>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0a9      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003230:	b29b      	uxth	r3, r3
 8003232:	2bff      	cmp	r3, #255	; 0xff
 8003234:	d90e      	bls.n	8003254 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	22ff      	movs	r2, #255	; 0xff
 800323a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003240:	b2da      	uxtb	r2, r3
 8003242:	8979      	ldrh	r1, [r7, #10]
 8003244:	2300      	movs	r3, #0
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800324c:	68f8      	ldr	r0, [r7, #12]
 800324e:	f000 fc3d 	bl	8003acc <I2C_TransferConfig>
 8003252:	e00f      	b.n	8003274 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003258:	b29a      	uxth	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003262:	b2da      	uxtb	r2, r3
 8003264:	8979      	ldrh	r1, [r7, #10]
 8003266:	2300      	movs	r3, #0
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 fc2c 	bl	8003acc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 fabc 	bl	80037f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e07b      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328c:	781a      	ldrb	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	1c5a      	adds	r2, r3, #1
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	3b01      	subs	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d034      	beq.n	800332c <HAL_I2C_Mem_Write+0x1c8>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d130      	bne.n	800332c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032d0:	2200      	movs	r2, #0
 80032d2:	2180      	movs	r1, #128	; 0x80
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 fa3f 	bl	8003758 <I2C_WaitOnFlagUntilTimeout>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e04d      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	2bff      	cmp	r3, #255	; 0xff
 80032ec:	d90e      	bls.n	800330c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	22ff      	movs	r2, #255	; 0xff
 80032f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	8979      	ldrh	r1, [r7, #10]
 80032fc:	2300      	movs	r3, #0
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 fbe1 	bl	8003acc <I2C_TransferConfig>
 800330a:	e00f      	b.n	800332c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003310:	b29a      	uxth	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800331a:	b2da      	uxtb	r2, r3
 800331c:	8979      	ldrh	r1, [r7, #10]
 800331e:	2300      	movs	r3, #0
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 fbd0 	bl	8003acc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003330:	b29b      	uxth	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d19e      	bne.n	8003274 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 faa2 	bl	8003884 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e01a      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2220      	movs	r2, #32
 8003350:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6859      	ldr	r1, [r3, #4]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	4b0a      	ldr	r3, [pc, #40]	; (8003388 <HAL_I2C_Mem_Write+0x224>)
 800335e:	400b      	ands	r3, r1
 8003360:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800337a:	2300      	movs	r3, #0
 800337c:	e000      	b.n	8003380 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800337e:	2302      	movs	r3, #2
  }
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	fe00e800 	.word	0xfe00e800

0800338c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b088      	sub	sp, #32
 8003390:	af02      	add	r7, sp, #8
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	4608      	mov	r0, r1
 8003396:	4611      	mov	r1, r2
 8003398:	461a      	mov	r2, r3
 800339a:	4603      	mov	r3, r0
 800339c:	817b      	strh	r3, [r7, #10]
 800339e:	460b      	mov	r3, r1
 80033a0:	813b      	strh	r3, [r7, #8]
 80033a2:	4613      	mov	r3, r2
 80033a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	f040 80fd 	bne.w	80035ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d002      	beq.n	80033c0 <HAL_I2C_Mem_Read+0x34>
 80033ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d105      	bne.n	80033cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033c6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0f1      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d101      	bne.n	80033da <HAL_I2C_Mem_Read+0x4e>
 80033d6:	2302      	movs	r3, #2
 80033d8:	e0ea      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033e2:	f7ff f8cd 	bl	8002580 <HAL_GetTick>
 80033e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	2319      	movs	r3, #25
 80033ee:	2201      	movs	r2, #1
 80033f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 f9af 	bl	8003758 <I2C_WaitOnFlagUntilTimeout>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0d5      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2222      	movs	r2, #34	; 0x22
 8003408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2240      	movs	r2, #64	; 0x40
 8003410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6a3a      	ldr	r2, [r7, #32]
 800341e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003424:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800342c:	88f8      	ldrh	r0, [r7, #6]
 800342e:	893a      	ldrh	r2, [r7, #8]
 8003430:	8979      	ldrh	r1, [r7, #10]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	9301      	str	r3, [sp, #4]
 8003436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	4603      	mov	r3, r0
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f913 	bl	8003668 <I2C_RequestMemoryRead>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e0ad      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003458:	b29b      	uxth	r3, r3
 800345a:	2bff      	cmp	r3, #255	; 0xff
 800345c:	d90e      	bls.n	800347c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	22ff      	movs	r2, #255	; 0xff
 8003462:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003468:	b2da      	uxtb	r2, r3
 800346a:	8979      	ldrh	r1, [r7, #10]
 800346c:	4b52      	ldr	r3, [pc, #328]	; (80035b8 <HAL_I2C_Mem_Read+0x22c>)
 800346e:	9300      	str	r3, [sp, #0]
 8003470:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 fb29 	bl	8003acc <I2C_TransferConfig>
 800347a:	e00f      	b.n	800349c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348a:	b2da      	uxtb	r2, r3
 800348c:	8979      	ldrh	r1, [r7, #10]
 800348e:	4b4a      	ldr	r3, [pc, #296]	; (80035b8 <HAL_I2C_Mem_Read+0x22c>)
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 fb18 	bl	8003acc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034a2:	2200      	movs	r2, #0
 80034a4:	2104      	movs	r1, #4
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 f956 	bl	8003758 <I2C_WaitOnFlagUntilTimeout>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e07c      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c8:	1c5a      	adds	r2, r3, #1
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034de:	b29b      	uxth	r3, r3
 80034e0:	3b01      	subs	r3, #1
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d034      	beq.n	800355c <HAL_I2C_Mem_Read+0x1d0>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d130      	bne.n	800355c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	9300      	str	r3, [sp, #0]
 80034fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003500:	2200      	movs	r2, #0
 8003502:	2180      	movs	r1, #128	; 0x80
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 f927 	bl	8003758 <I2C_WaitOnFlagUntilTimeout>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e04d      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	2bff      	cmp	r3, #255	; 0xff
 800351c:	d90e      	bls.n	800353c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	22ff      	movs	r2, #255	; 0xff
 8003522:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003528:	b2da      	uxtb	r2, r3
 800352a:	8979      	ldrh	r1, [r7, #10]
 800352c:	2300      	movs	r3, #0
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 fac9 	bl	8003acc <I2C_TransferConfig>
 800353a:	e00f      	b.n	800355c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800354a:	b2da      	uxtb	r2, r3
 800354c:	8979      	ldrh	r1, [r7, #10]
 800354e:	2300      	movs	r3, #0
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f000 fab8 	bl	8003acc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d19a      	bne.n	800349c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f000 f98a 	bl	8003884 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e01a      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2220      	movs	r2, #32
 8003580:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6859      	ldr	r1, [r3, #4]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <HAL_I2C_Mem_Read+0x230>)
 800358e:	400b      	ands	r3, r1
 8003590:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2220      	movs	r2, #32
 8003596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035aa:	2300      	movs	r3, #0
 80035ac:	e000      	b.n	80035b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80035ae:	2302      	movs	r3, #2
  }
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	80002400 	.word	0x80002400
 80035bc:	fe00e800 	.word	0xfe00e800

080035c0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	4608      	mov	r0, r1
 80035ca:	4611      	mov	r1, r2
 80035cc:	461a      	mov	r2, r3
 80035ce:	4603      	mov	r3, r0
 80035d0:	817b      	strh	r3, [r7, #10]
 80035d2:	460b      	mov	r3, r1
 80035d4:	813b      	strh	r3, [r7, #8]
 80035d6:	4613      	mov	r3, r2
 80035d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80035da:	88fb      	ldrh	r3, [r7, #6]
 80035dc:	b2da      	uxtb	r2, r3
 80035de:	8979      	ldrh	r1, [r7, #10]
 80035e0:	4b20      	ldr	r3, [pc, #128]	; (8003664 <I2C_RequestMemoryWrite+0xa4>)
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 fa6f 	bl	8003acc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ee:	69fa      	ldr	r2, [r7, #28]
 80035f0:	69b9      	ldr	r1, [r7, #24]
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f000 f8ff 	bl	80037f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e02c      	b.n	800365c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003602:	88fb      	ldrh	r3, [r7, #6]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d105      	bne.n	8003614 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003608:	893b      	ldrh	r3, [r7, #8]
 800360a:	b2da      	uxtb	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	629a      	str	r2, [r3, #40]	; 0x28
 8003612:	e015      	b.n	8003640 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003614:	893b      	ldrh	r3, [r7, #8]
 8003616:	0a1b      	lsrs	r3, r3, #8
 8003618:	b29b      	uxth	r3, r3
 800361a:	b2da      	uxtb	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003622:	69fa      	ldr	r2, [r7, #28]
 8003624:	69b9      	ldr	r1, [r7, #24]
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 f8e5 	bl	80037f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e012      	b.n	800365c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003636:	893b      	ldrh	r3, [r7, #8]
 8003638:	b2da      	uxtb	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	2200      	movs	r2, #0
 8003648:	2180      	movs	r1, #128	; 0x80
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 f884 	bl	8003758 <I2C_WaitOnFlagUntilTimeout>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e000      	b.n	800365c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	80002000 	.word	0x80002000

08003668 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af02      	add	r7, sp, #8
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	4608      	mov	r0, r1
 8003672:	4611      	mov	r1, r2
 8003674:	461a      	mov	r2, r3
 8003676:	4603      	mov	r3, r0
 8003678:	817b      	strh	r3, [r7, #10]
 800367a:	460b      	mov	r3, r1
 800367c:	813b      	strh	r3, [r7, #8]
 800367e:	4613      	mov	r3, r2
 8003680:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	8979      	ldrh	r1, [r7, #10]
 8003688:	4b20      	ldr	r3, [pc, #128]	; (800370c <I2C_RequestMemoryRead+0xa4>)
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	2300      	movs	r3, #0
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 fa1c 	bl	8003acc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003694:	69fa      	ldr	r2, [r7, #28]
 8003696:	69b9      	ldr	r1, [r7, #24]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f8ac 	bl	80037f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e02c      	b.n	8003702 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036a8:	88fb      	ldrh	r3, [r7, #6]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d105      	bne.n	80036ba <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036ae:	893b      	ldrh	r3, [r7, #8]
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	629a      	str	r2, [r3, #40]	; 0x28
 80036b8:	e015      	b.n	80036e6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036ba:	893b      	ldrh	r3, [r7, #8]
 80036bc:	0a1b      	lsrs	r3, r3, #8
 80036be:	b29b      	uxth	r3, r3
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036c8:	69fa      	ldr	r2, [r7, #28]
 80036ca:	69b9      	ldr	r1, [r7, #24]
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 f892 	bl	80037f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e012      	b.n	8003702 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036dc:	893b      	ldrh	r3, [r7, #8]
 80036de:	b2da      	uxtb	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	2200      	movs	r2, #0
 80036ee:	2140      	movs	r1, #64	; 0x40
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f000 f831 	bl	8003758 <I2C_WaitOnFlagUntilTimeout>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e000      	b.n	8003702 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	80002000 	.word	0x80002000

08003710 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b02      	cmp	r3, #2
 8003724:	d103      	bne.n	800372e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2200      	movs	r2, #0
 800372c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b01      	cmp	r3, #1
 800373a:	d007      	beq.n	800374c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	699a      	ldr	r2, [r3, #24]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	619a      	str	r2, [r3, #24]
  }
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003768:	e031      	b.n	80037ce <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003770:	d02d      	beq.n	80037ce <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003772:	f7fe ff05 	bl	8002580 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d302      	bcc.n	8003788 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d122      	bne.n	80037ce <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	699a      	ldr	r2, [r3, #24]
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	4013      	ands	r3, r2
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	429a      	cmp	r2, r3
 8003796:	bf0c      	ite	eq
 8003798:	2301      	moveq	r3, #1
 800379a:	2300      	movne	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	79fb      	ldrb	r3, [r7, #7]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d113      	bne.n	80037ce <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037aa:	f043 0220 	orr.w	r2, r3, #32
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2220      	movs	r2, #32
 80037b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e00f      	b.n	80037ee <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	699a      	ldr	r2, [r3, #24]
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	4013      	ands	r3, r2
 80037d8:	68ba      	ldr	r2, [r7, #8]
 80037da:	429a      	cmp	r2, r3
 80037dc:	bf0c      	ite	eq
 80037de:	2301      	moveq	r3, #1
 80037e0:	2300      	movne	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	461a      	mov	r2, r3
 80037e6:	79fb      	ldrb	r3, [r7, #7]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d0be      	beq.n	800376a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	60f8      	str	r0, [r7, #12]
 80037fe:	60b9      	str	r1, [r7, #8]
 8003800:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003802:	e033      	b.n	800386c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	68b9      	ldr	r1, [r7, #8]
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 f87f 	bl	800390c <I2C_IsErrorOccurred>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e031      	b.n	800387c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800381e:	d025      	beq.n	800386c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003820:	f7fe feae 	bl	8002580 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	429a      	cmp	r2, r3
 800382e:	d302      	bcc.n	8003836 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d11a      	bne.n	800386c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b02      	cmp	r3, #2
 8003842:	d013      	beq.n	800386c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003848:	f043 0220 	orr.w	r2, r3, #32
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2220      	movs	r2, #32
 8003854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e007      	b.n	800387c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b02      	cmp	r3, #2
 8003878:	d1c4      	bne.n	8003804 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003890:	e02f      	b.n	80038f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 f838 	bl	800390c <I2C_IsErrorOccurred>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e02d      	b.n	8003902 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a6:	f7fe fe6b 	bl	8002580 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d302      	bcc.n	80038bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d11a      	bne.n	80038f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	f003 0320 	and.w	r3, r3, #32
 80038c6:	2b20      	cmp	r3, #32
 80038c8:	d013      	beq.n	80038f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ce:	f043 0220 	orr.w	r2, r3, #32
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2220      	movs	r2, #32
 80038da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e007      	b.n	8003902 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	f003 0320 	and.w	r3, r3, #32
 80038fc:	2b20      	cmp	r3, #32
 80038fe:	d1c8      	bne.n	8003892 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
	...

0800390c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b08a      	sub	sp, #40	; 0x28
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003918:	2300      	movs	r3, #0
 800391a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003926:	2300      	movs	r3, #0
 8003928:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f003 0310 	and.w	r3, r3, #16
 8003934:	2b00      	cmp	r3, #0
 8003936:	d068      	beq.n	8003a0a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2210      	movs	r2, #16
 800393e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003940:	e049      	b.n	80039d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003948:	d045      	beq.n	80039d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800394a:	f7fe fe19 	bl	8002580 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	68ba      	ldr	r2, [r7, #8]
 8003956:	429a      	cmp	r2, r3
 8003958:	d302      	bcc.n	8003960 <I2C_IsErrorOccurred+0x54>
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d13a      	bne.n	80039d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800396a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003972:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800397e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003982:	d121      	bne.n	80039c8 <I2C_IsErrorOccurred+0xbc>
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800398a:	d01d      	beq.n	80039c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800398c:	7cfb      	ldrb	r3, [r7, #19]
 800398e:	2b20      	cmp	r3, #32
 8003990:	d01a      	beq.n	80039c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80039a2:	f7fe fded 	bl	8002580 <HAL_GetTick>
 80039a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039a8:	e00e      	b.n	80039c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039aa:	f7fe fde9 	bl	8002580 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b19      	cmp	r3, #25
 80039b6:	d907      	bls.n	80039c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80039b8:	6a3b      	ldr	r3, [r7, #32]
 80039ba:	f043 0320 	orr.w	r3, r3, #32
 80039be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80039c6:	e006      	b.n	80039d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	f003 0320 	and.w	r3, r3, #32
 80039d2:	2b20      	cmp	r3, #32
 80039d4:	d1e9      	bne.n	80039aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	f003 0320 	and.w	r3, r3, #32
 80039e0:	2b20      	cmp	r3, #32
 80039e2:	d003      	beq.n	80039ec <I2C_IsErrorOccurred+0xe0>
 80039e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0aa      	beq.n	8003942 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80039ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d103      	bne.n	80039fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2220      	movs	r2, #32
 80039fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039fc:	6a3b      	ldr	r3, [r7, #32]
 80039fe:	f043 0304 	orr.w	r3, r3, #4
 8003a02:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00b      	beq.n	8003a34 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00b      	beq.n	8003a56 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a3e:	6a3b      	ldr	r3, [r7, #32]
 8003a40:	f043 0308 	orr.w	r3, r3, #8
 8003a44:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00b      	beq.n	8003a78 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	f043 0302 	orr.w	r3, r3, #2
 8003a66:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003a78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d01c      	beq.n	8003aba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f7ff fe45 	bl	8003710 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6859      	ldr	r1, [r3, #4]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4b0d      	ldr	r3, [pc, #52]	; (8003ac8 <I2C_IsErrorOccurred+0x1bc>)
 8003a92:	400b      	ands	r3, r1
 8003a94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a9a:	6a3b      	ldr	r3, [r7, #32]
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2220      	movs	r2, #32
 8003aa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003aba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3728      	adds	r7, #40	; 0x28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	fe00e800 	.word	0xfe00e800

08003acc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	607b      	str	r3, [r7, #4]
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	817b      	strh	r3, [r7, #10]
 8003ada:	4613      	mov	r3, r2
 8003adc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ade:	897b      	ldrh	r3, [r7, #10]
 8003ae0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ae4:	7a7b      	ldrb	r3, [r7, #9]
 8003ae6:	041b      	lsls	r3, r3, #16
 8003ae8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003aec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003af2:	6a3b      	ldr	r3, [r7, #32]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003afa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	0d5b      	lsrs	r3, r3, #21
 8003b06:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003b0a:	4b08      	ldr	r3, [pc, #32]	; (8003b2c <I2C_TransferConfig+0x60>)
 8003b0c:	430b      	orrs	r3, r1
 8003b0e:	43db      	mvns	r3, r3
 8003b10:	ea02 0103 	and.w	r1, r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b1e:	bf00      	nop
 8003b20:	371c      	adds	r7, #28
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	03ff63ff 	.word	0x03ff63ff

08003b30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b20      	cmp	r3, #32
 8003b44:	d138      	bne.n	8003bb8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d101      	bne.n	8003b54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b50:	2302      	movs	r3, #2
 8003b52:	e032      	b.n	8003bba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2224      	movs	r2, #36	; 0x24
 8003b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 0201 	bic.w	r2, r2, #1
 8003b72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6819      	ldr	r1, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f042 0201 	orr.w	r2, r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	e000      	b.n	8003bba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003bb8:	2302      	movs	r3, #2
  }
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b085      	sub	sp, #20
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b20      	cmp	r3, #32
 8003bda:	d139      	bne.n	8003c50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d101      	bne.n	8003bea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e033      	b.n	8003c52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2224      	movs	r2, #36	; 0x24
 8003bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0201 	bic.w	r2, r2, #1
 8003c08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003c18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	021b      	lsls	r3, r3, #8
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0201 	orr.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	e000      	b.n	8003c52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c50:	2302      	movs	r3, #2
  }
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003c5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c60:	b08f      	sub	sp, #60	; 0x3c
 8003c62:	af0a      	add	r7, sp, #40	; 0x28
 8003c64:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d101      	bne.n	8003c70 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e116      	b.n	8003e9e <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7fd ffd8 	bl	8001c40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2203      	movs	r2, #3
 8003c94:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d102      	bne.n	8003caa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f002 fb9f 	bl	80063f2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	603b      	str	r3, [r7, #0]
 8003cba:	687e      	ldr	r6, [r7, #4]
 8003cbc:	466d      	mov	r5, sp
 8003cbe:	f106 0410 	add.w	r4, r6, #16
 8003cc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cca:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003cce:	e885 0003 	stmia.w	r5, {r0, r1}
 8003cd2:	1d33      	adds	r3, r6, #4
 8003cd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cd6:	6838      	ldr	r0, [r7, #0]
 8003cd8:	f002 fb5f 	bl	800639a <USB_CoreInit>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d005      	beq.n	8003cee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e0d7      	b.n	8003e9e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f002 fb8d 	bl	8006414 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	73fb      	strb	r3, [r7, #15]
 8003cfe:	e04a      	b.n	8003d96 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003d00:	7bfa      	ldrb	r2, [r7, #15]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	4613      	mov	r3, r2
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	4413      	add	r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	333d      	adds	r3, #61	; 0x3d
 8003d10:	2201      	movs	r2, #1
 8003d12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003d14:	7bfa      	ldrb	r2, [r7, #15]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	333c      	adds	r3, #60	; 0x3c
 8003d24:	7bfa      	ldrb	r2, [r7, #15]
 8003d26:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003d28:	7bfa      	ldrb	r2, [r7, #15]
 8003d2a:	7bfb      	ldrb	r3, [r7, #15]
 8003d2c:	b298      	uxth	r0, r3
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	3356      	adds	r3, #86	; 0x56
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003d40:	7bfa      	ldrb	r2, [r7, #15]
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	4613      	mov	r3, r2
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	4413      	add	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	440b      	add	r3, r1
 8003d4e:	3340      	adds	r3, #64	; 0x40
 8003d50:	2200      	movs	r2, #0
 8003d52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003d54:	7bfa      	ldrb	r2, [r7, #15]
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	4613      	mov	r3, r2
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	4413      	add	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	440b      	add	r3, r1
 8003d62:	3344      	adds	r3, #68	; 0x44
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003d68:	7bfa      	ldrb	r2, [r7, #15]
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	4413      	add	r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	3348      	adds	r3, #72	; 0x48
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003d7c:	7bfa      	ldrb	r2, [r7, #15]
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	4613      	mov	r3, r2
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	4413      	add	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	334c      	adds	r3, #76	; 0x4c
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
 8003d92:	3301      	adds	r3, #1
 8003d94:	73fb      	strb	r3, [r7, #15]
 8003d96:	7bfa      	ldrb	r2, [r7, #15]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d3af      	bcc.n	8003d00 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003da0:	2300      	movs	r3, #0
 8003da2:	73fb      	strb	r3, [r7, #15]
 8003da4:	e044      	b.n	8003e30 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003da6:	7bfa      	ldrb	r2, [r7, #15]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	4413      	add	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003db8:	2200      	movs	r2, #0
 8003dba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003dbc:	7bfa      	ldrb	r2, [r7, #15]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	4413      	add	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003dce:	7bfa      	ldrb	r2, [r7, #15]
 8003dd0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003dd2:	7bfa      	ldrb	r2, [r7, #15]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	00db      	lsls	r3, r3, #3
 8003dda:	4413      	add	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003de4:	2200      	movs	r2, #0
 8003de6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003de8:	7bfa      	ldrb	r2, [r7, #15]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	00db      	lsls	r3, r3, #3
 8003df0:	4413      	add	r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003dfe:	7bfa      	ldrb	r2, [r7, #15]
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	4613      	mov	r3, r2
 8003e04:	00db      	lsls	r3, r3, #3
 8003e06:	4413      	add	r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003e10:	2200      	movs	r2, #0
 8003e12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003e14:	7bfa      	ldrb	r2, [r7, #15]
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	73fb      	strb	r3, [r7, #15]
 8003e30:	7bfa      	ldrb	r2, [r7, #15]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d3b5      	bcc.n	8003da6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	603b      	str	r3, [r7, #0]
 8003e40:	687e      	ldr	r6, [r7, #4]
 8003e42:	466d      	mov	r5, sp
 8003e44:	f106 0410 	add.w	r4, r6, #16
 8003e48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e54:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e58:	1d33      	adds	r3, r6, #4
 8003e5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e5c:	6838      	ldr	r0, [r7, #0]
 8003e5e:	f002 fb25 	bl	80064ac <USB_DevInit>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d005      	beq.n	8003e74 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e014      	b.n	8003e9e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d102      	bne.n	8003e92 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 f80a 	bl	8003ea6 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4618      	mov	r0, r3
 8003e98:	f002 fcc7 	bl	800682a <USB_DevDisconnect>

  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3714      	adds	r7, #20
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ea6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b085      	sub	sp, #20
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ed8:	f043 0303 	orr.w	r3, r3, #3
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
	...

08003ef0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ef4:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a04      	ldr	r2, [pc, #16]	; (8003f0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003efa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003efe:	6013      	str	r3, [r2, #0]
}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40007000 	.word	0x40007000

08003f10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f14:	4b04      	ldr	r3, [pc, #16]	; (8003f28 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	40007000 	.word	0x40007000

08003f2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f3a:	d130      	bne.n	8003f9e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f3c:	4b23      	ldr	r3, [pc, #140]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f48:	d038      	beq.n	8003fbc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f4a:	4b20      	ldr	r3, [pc, #128]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f52:	4a1e      	ldr	r2, [pc, #120]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f58:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f5a:	4b1d      	ldr	r3, [pc, #116]	; (8003fd0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2232      	movs	r2, #50	; 0x32
 8003f60:	fb02 f303 	mul.w	r3, r2, r3
 8003f64:	4a1b      	ldr	r2, [pc, #108]	; (8003fd4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003f66:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6a:	0c9b      	lsrs	r3, r3, #18
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f70:	e002      	b.n	8003f78 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f78:	4b14      	ldr	r3, [pc, #80]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f7a:	695b      	ldr	r3, [r3, #20]
 8003f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f84:	d102      	bne.n	8003f8c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1f2      	bne.n	8003f72 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f8c:	4b0f      	ldr	r3, [pc, #60]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f98:	d110      	bne.n	8003fbc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e00f      	b.n	8003fbe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f9e:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003faa:	d007      	beq.n	8003fbc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fac:	4b07      	ldr	r3, [pc, #28]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fb4:	4a05      	ldr	r2, [pc, #20]	; (8003fcc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	40007000 	.word	0x40007000
 8003fd0:	20000000 	.word	0x20000000
 8003fd4:	431bde83 	.word	0x431bde83

08003fd8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003fdc:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	4a04      	ldr	r2, [pc, #16]	; (8003ff4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003fe2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fe6:	6053      	str	r3, [r2, #4]
}
 8003fe8:	bf00      	nop
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	40007000 	.word	0x40007000

08003ff8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af02      	add	r7, sp, #8
 8003ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004000:	f7fe fabe 	bl	8002580 <HAL_GetTick>
 8004004:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e063      	b.n	80040d8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10b      	bne.n	8004034 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f7fd fcdf 	bl	80019e8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800402a:	f241 3188 	movw	r1, #5000	; 0x1388
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 f858 	bl	80040e4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	3b01      	subs	r3, #1
 8004044:	021a      	lsls	r2, r3, #8
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	2120      	movs	r1, #32
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f850 	bl	8004100 <QSPI_WaitFlagStateUntilTimeout>
 8004060:	4603      	mov	r3, r0
 8004062:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004064:	7afb      	ldrb	r3, [r7, #11]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d131      	bne.n	80040ce <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004074:	f023 0310 	bic.w	r3, r3, #16
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	6852      	ldr	r2, [r2, #4]
 800407c:	0611      	lsls	r1, r2, #24
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	68d2      	ldr	r2, [r2, #12]
 8004082:	4311      	orrs	r1, r2
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6812      	ldr	r2, [r2, #0]
 8004088:	430b      	orrs	r3, r1
 800408a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	4b13      	ldr	r3, [pc, #76]	; (80040e0 <HAL_QSPI_Init+0xe8>)
 8004094:	4013      	ands	r3, r2
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6912      	ldr	r2, [r2, #16]
 800409a:	0411      	lsls	r1, r2, #16
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6952      	ldr	r2, [r2, #20]
 80040a0:	4311      	orrs	r1, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6992      	ldr	r2, [r2, #24]
 80040a6:	4311      	orrs	r1, r2
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6812      	ldr	r2, [r2, #0]
 80040ac:	430b      	orrs	r3, r1
 80040ae:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f042 0201 	orr.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80040d6:	7afb      	ldrb	r3, [r7, #11]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	ffe0f8fe 	.word	0xffe0f8fe

080040e4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	603b      	str	r3, [r7, #0]
 800410c:	4613      	mov	r3, r2
 800410e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004110:	e01a      	b.n	8004148 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004118:	d016      	beq.n	8004148 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800411a:	f7fe fa31 	bl	8002580 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	429a      	cmp	r2, r3
 8004128:	d302      	bcc.n	8004130 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10b      	bne.n	8004148 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2204      	movs	r2, #4
 8004134:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800413c:	f043 0201 	orr.w	r2, r3, #1
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e00e      	b.n	8004166 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	4013      	ands	r3, r2
 8004152:	2b00      	cmp	r3, #0
 8004154:	bf14      	ite	ne
 8004156:	2301      	movne	r3, #1
 8004158:	2300      	moveq	r3, #0
 800415a:	b2db      	uxtb	r3, r3
 800415c:	461a      	mov	r2, r3
 800415e:	79fb      	ldrb	r3, [r7, #7]
 8004160:	429a      	cmp	r2, r3
 8004162:	d1d6      	bne.n	8004112 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e3ca      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004182:	4b97      	ldr	r3, [pc, #604]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 030c 	and.w	r3, r3, #12
 800418a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800418c:	4b94      	ldr	r3, [pc, #592]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0303 	and.w	r3, r3, #3
 8004194:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0310 	and.w	r3, r3, #16
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 80e4 	beq.w	800436c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041a4:	69bb      	ldr	r3, [r7, #24]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d007      	beq.n	80041ba <HAL_RCC_OscConfig+0x4a>
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	2b0c      	cmp	r3, #12
 80041ae:	f040 808b 	bne.w	80042c8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	f040 8087 	bne.w	80042c8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041ba:	4b89      	ldr	r3, [pc, #548]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d005      	beq.n	80041d2 <HAL_RCC_OscConfig+0x62>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e3a2      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1a      	ldr	r2, [r3, #32]
 80041d6:	4b82      	ldr	r3, [pc, #520]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d004      	beq.n	80041ec <HAL_RCC_OscConfig+0x7c>
 80041e2:	4b7f      	ldr	r3, [pc, #508]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041ea:	e005      	b.n	80041f8 <HAL_RCC_OscConfig+0x88>
 80041ec:	4b7c      	ldr	r3, [pc, #496]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041f2:	091b      	lsrs	r3, r3, #4
 80041f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d223      	bcs.n	8004244 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a1b      	ldr	r3, [r3, #32]
 8004200:	4618      	mov	r0, r3
 8004202:	f000 fd55 	bl	8004cb0 <RCC_SetFlashLatencyFromMSIRange>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e383      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004210:	4b73      	ldr	r3, [pc, #460]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a72      	ldr	r2, [pc, #456]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004216:	f043 0308 	orr.w	r3, r3, #8
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	4b70      	ldr	r3, [pc, #448]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	496d      	ldr	r1, [pc, #436]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800422a:	4313      	orrs	r3, r2
 800422c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800422e:	4b6c      	ldr	r3, [pc, #432]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	021b      	lsls	r3, r3, #8
 800423c:	4968      	ldr	r1, [pc, #416]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800423e:	4313      	orrs	r3, r2
 8004240:	604b      	str	r3, [r1, #4]
 8004242:	e025      	b.n	8004290 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004244:	4b66      	ldr	r3, [pc, #408]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a65      	ldr	r2, [pc, #404]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800424a:	f043 0308 	orr.w	r3, r3, #8
 800424e:	6013      	str	r3, [r2, #0]
 8004250:	4b63      	ldr	r3, [pc, #396]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	4960      	ldr	r1, [pc, #384]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004262:	4b5f      	ldr	r3, [pc, #380]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	021b      	lsls	r3, r3, #8
 8004270:	495b      	ldr	r1, [pc, #364]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004272:	4313      	orrs	r3, r2
 8004274:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d109      	bne.n	8004290 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	4618      	mov	r0, r3
 8004282:	f000 fd15 	bl	8004cb0 <RCC_SetFlashLatencyFromMSIRange>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e343      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004290:	f000 fc4a 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8004294:	4602      	mov	r2, r0
 8004296:	4b52      	ldr	r3, [pc, #328]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	091b      	lsrs	r3, r3, #4
 800429c:	f003 030f 	and.w	r3, r3, #15
 80042a0:	4950      	ldr	r1, [pc, #320]	; (80043e4 <HAL_RCC_OscConfig+0x274>)
 80042a2:	5ccb      	ldrb	r3, [r1, r3]
 80042a4:	f003 031f 	and.w	r3, r3, #31
 80042a8:	fa22 f303 	lsr.w	r3, r2, r3
 80042ac:	4a4e      	ldr	r2, [pc, #312]	; (80043e8 <HAL_RCC_OscConfig+0x278>)
 80042ae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80042b0:	4b4e      	ldr	r3, [pc, #312]	; (80043ec <HAL_RCC_OscConfig+0x27c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7fe f913 	bl	80024e0 <HAL_InitTick>
 80042ba:	4603      	mov	r3, r0
 80042bc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80042be:	7bfb      	ldrb	r3, [r7, #15]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d052      	beq.n	800436a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80042c4:	7bfb      	ldrb	r3, [r7, #15]
 80042c6:	e327      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d032      	beq.n	8004336 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042d0:	4b43      	ldr	r3, [pc, #268]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a42      	ldr	r2, [pc, #264]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80042d6:	f043 0301 	orr.w	r3, r3, #1
 80042da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042dc:	f7fe f950 	bl	8002580 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042e4:	f7fe f94c 	bl	8002580 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e310      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042f6:	4b3a      	ldr	r3, [pc, #232]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d0f0      	beq.n	80042e4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004302:	4b37      	ldr	r3, [pc, #220]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a36      	ldr	r2, [pc, #216]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004308:	f043 0308 	orr.w	r3, r3, #8
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	4b34      	ldr	r3, [pc, #208]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	4931      	ldr	r1, [pc, #196]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800431c:	4313      	orrs	r3, r2
 800431e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004320:	4b2f      	ldr	r3, [pc, #188]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	021b      	lsls	r3, r3, #8
 800432e:	492c      	ldr	r1, [pc, #176]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004330:	4313      	orrs	r3, r2
 8004332:	604b      	str	r3, [r1, #4]
 8004334:	e01a      	b.n	800436c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004336:	4b2a      	ldr	r3, [pc, #168]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a29      	ldr	r2, [pc, #164]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800433c:	f023 0301 	bic.w	r3, r3, #1
 8004340:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004342:	f7fe f91d 	bl	8002580 <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800434a:	f7fe f919 	bl	8002580 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e2dd      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800435c:	4b20      	ldr	r3, [pc, #128]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1f0      	bne.n	800434a <HAL_RCC_OscConfig+0x1da>
 8004368:	e000      	b.n	800436c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800436a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d074      	beq.n	8004462 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	2b08      	cmp	r3, #8
 800437c:	d005      	beq.n	800438a <HAL_RCC_OscConfig+0x21a>
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	2b0c      	cmp	r3, #12
 8004382:	d10e      	bne.n	80043a2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	2b03      	cmp	r3, #3
 8004388:	d10b      	bne.n	80043a2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800438a:	4b15      	ldr	r3, [pc, #84]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d064      	beq.n	8004460 <HAL_RCC_OscConfig+0x2f0>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d160      	bne.n	8004460 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e2ba      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043aa:	d106      	bne.n	80043ba <HAL_RCC_OscConfig+0x24a>
 80043ac:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a0b      	ldr	r2, [pc, #44]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043b6:	6013      	str	r3, [r2, #0]
 80043b8:	e026      	b.n	8004408 <HAL_RCC_OscConfig+0x298>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043c2:	d115      	bne.n	80043f0 <HAL_RCC_OscConfig+0x280>
 80043c4:	4b06      	ldr	r3, [pc, #24]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a05      	ldr	r2, [pc, #20]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043ce:	6013      	str	r3, [r2, #0]
 80043d0:	4b03      	ldr	r3, [pc, #12]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a02      	ldr	r2, [pc, #8]	; (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	e014      	b.n	8004408 <HAL_RCC_OscConfig+0x298>
 80043de:	bf00      	nop
 80043e0:	40021000 	.word	0x40021000
 80043e4:	080092c0 	.word	0x080092c0
 80043e8:	20000000 	.word	0x20000000
 80043ec:	20000038 	.word	0x20000038
 80043f0:	4ba0      	ldr	r3, [pc, #640]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a9f      	ldr	r2, [pc, #636]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80043f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043fa:	6013      	str	r3, [r2, #0]
 80043fc:	4b9d      	ldr	r3, [pc, #628]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a9c      	ldr	r2, [pc, #624]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004402:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004406:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d013      	beq.n	8004438 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004410:	f7fe f8b6 	bl	8002580 <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004418:	f7fe f8b2 	bl	8002580 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b64      	cmp	r3, #100	; 0x64
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e276      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800442a:	4b92      	ldr	r3, [pc, #584]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0f0      	beq.n	8004418 <HAL_RCC_OscConfig+0x2a8>
 8004436:	e014      	b.n	8004462 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004438:	f7fe f8a2 	bl	8002580 <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004440:	f7fe f89e 	bl	8002580 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b64      	cmp	r3, #100	; 0x64
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e262      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004452:	4b88      	ldr	r3, [pc, #544]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1f0      	bne.n	8004440 <HAL_RCC_OscConfig+0x2d0>
 800445e:	e000      	b.n	8004462 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004460:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d060      	beq.n	8004530 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	2b04      	cmp	r3, #4
 8004472:	d005      	beq.n	8004480 <HAL_RCC_OscConfig+0x310>
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	2b0c      	cmp	r3, #12
 8004478:	d119      	bne.n	80044ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	2b02      	cmp	r3, #2
 800447e:	d116      	bne.n	80044ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004480:	4b7c      	ldr	r3, [pc, #496]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_OscConfig+0x328>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e23f      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004498:	4b76      	ldr	r3, [pc, #472]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	061b      	lsls	r3, r3, #24
 80044a6:	4973      	ldr	r1, [pc, #460]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044ac:	e040      	b.n	8004530 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d023      	beq.n	80044fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044b6:	4b6f      	ldr	r3, [pc, #444]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a6e      	ldr	r2, [pc, #440]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80044bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c2:	f7fe f85d 	bl	8002580 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044ca:	f7fe f859 	bl	8002580 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e21d      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044dc:	4b65      	ldr	r3, [pc, #404]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d0f0      	beq.n	80044ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e8:	4b62      	ldr	r3, [pc, #392]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	061b      	lsls	r3, r3, #24
 80044f6:	495f      	ldr	r1, [pc, #380]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	604b      	str	r3, [r1, #4]
 80044fc:	e018      	b.n	8004530 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044fe:	4b5d      	ldr	r3, [pc, #372]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a5c      	ldr	r2, [pc, #368]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450a:	f7fe f839 	bl	8002580 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004512:	f7fe f835 	bl	8002580 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e1f9      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004524:	4b53      	ldr	r3, [pc, #332]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1f0      	bne.n	8004512 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0308 	and.w	r3, r3, #8
 8004538:	2b00      	cmp	r3, #0
 800453a:	d03c      	beq.n	80045b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d01c      	beq.n	800457e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004544:	4b4b      	ldr	r3, [pc, #300]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800454a:	4a4a      	ldr	r2, [pc, #296]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004554:	f7fe f814 	bl	8002580 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800455c:	f7fe f810 	bl	8002580 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e1d4      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800456e:	4b41      	ldr	r3, [pc, #260]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004570:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0ef      	beq.n	800455c <HAL_RCC_OscConfig+0x3ec>
 800457c:	e01b      	b.n	80045b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800457e:	4b3d      	ldr	r3, [pc, #244]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004580:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004584:	4a3b      	ldr	r2, [pc, #236]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800458e:	f7fd fff7 	bl	8002580 <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004596:	f7fd fff3 	bl	8002580 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e1b7      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045a8:	4b32      	ldr	r3, [pc, #200]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80045aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1ef      	bne.n	8004596 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0304 	and.w	r3, r3, #4
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 80a6 	beq.w	8004710 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045c4:	2300      	movs	r3, #0
 80045c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045c8:	4b2a      	ldr	r3, [pc, #168]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80045ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10d      	bne.n	80045f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d4:	4b27      	ldr	r3, [pc, #156]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d8:	4a26      	ldr	r2, [pc, #152]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80045da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045de:	6593      	str	r3, [r2, #88]	; 0x58
 80045e0:	4b24      	ldr	r3, [pc, #144]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 80045e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ec:	2301      	movs	r3, #1
 80045ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f0:	4b21      	ldr	r3, [pc, #132]	; (8004678 <HAL_RCC_OscConfig+0x508>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d118      	bne.n	800462e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045fc:	4b1e      	ldr	r3, [pc, #120]	; (8004678 <HAL_RCC_OscConfig+0x508>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a1d      	ldr	r2, [pc, #116]	; (8004678 <HAL_RCC_OscConfig+0x508>)
 8004602:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004606:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004608:	f7fd ffba 	bl	8002580 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004610:	f7fd ffb6 	bl	8002580 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e17a      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004622:	4b15      	ldr	r3, [pc, #84]	; (8004678 <HAL_RCC_OscConfig+0x508>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0f0      	beq.n	8004610 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d108      	bne.n	8004648 <HAL_RCC_OscConfig+0x4d8>
 8004636:	4b0f      	ldr	r3, [pc, #60]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800463c:	4a0d      	ldr	r2, [pc, #52]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 800463e:	f043 0301 	orr.w	r3, r3, #1
 8004642:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004646:	e029      	b.n	800469c <HAL_RCC_OscConfig+0x52c>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	2b05      	cmp	r3, #5
 800464e:	d115      	bne.n	800467c <HAL_RCC_OscConfig+0x50c>
 8004650:	4b08      	ldr	r3, [pc, #32]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004656:	4a07      	ldr	r2, [pc, #28]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004658:	f043 0304 	orr.w	r3, r3, #4
 800465c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004660:	4b04      	ldr	r3, [pc, #16]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004666:	4a03      	ldr	r2, [pc, #12]	; (8004674 <HAL_RCC_OscConfig+0x504>)
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004670:	e014      	b.n	800469c <HAL_RCC_OscConfig+0x52c>
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
 8004678:	40007000 	.word	0x40007000
 800467c:	4b9c      	ldr	r3, [pc, #624]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 800467e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004682:	4a9b      	ldr	r2, [pc, #620]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004684:	f023 0301 	bic.w	r3, r3, #1
 8004688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800468c:	4b98      	ldr	r3, [pc, #608]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 800468e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004692:	4a97      	ldr	r2, [pc, #604]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004694:	f023 0304 	bic.w	r3, r3, #4
 8004698:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d016      	beq.n	80046d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a4:	f7fd ff6c 	bl	8002580 <HAL_GetTick>
 80046a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046aa:	e00a      	b.n	80046c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ac:	f7fd ff68 	bl	8002580 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e12a      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046c2:	4b8b      	ldr	r3, [pc, #556]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80046c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d0ed      	beq.n	80046ac <HAL_RCC_OscConfig+0x53c>
 80046d0:	e015      	b.n	80046fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d2:	f7fd ff55 	bl	8002580 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046d8:	e00a      	b.n	80046f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046da:	f7fd ff51 	bl	8002580 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d901      	bls.n	80046f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e113      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046f0:	4b7f      	ldr	r3, [pc, #508]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1ed      	bne.n	80046da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046fe:	7ffb      	ldrb	r3, [r7, #31]
 8004700:	2b01      	cmp	r3, #1
 8004702:	d105      	bne.n	8004710 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004704:	4b7a      	ldr	r3, [pc, #488]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004708:	4a79      	ldr	r2, [pc, #484]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 800470a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800470e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004714:	2b00      	cmp	r3, #0
 8004716:	f000 80fe 	beq.w	8004916 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471e:	2b02      	cmp	r3, #2
 8004720:	f040 80d0 	bne.w	80048c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004724:	4b72      	ldr	r3, [pc, #456]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f003 0203 	and.w	r2, r3, #3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004734:	429a      	cmp	r2, r3
 8004736:	d130      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004742:	3b01      	subs	r3, #1
 8004744:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004746:	429a      	cmp	r2, r3
 8004748:	d127      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004754:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004756:	429a      	cmp	r2, r3
 8004758:	d11f      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004764:	2a07      	cmp	r2, #7
 8004766:	bf14      	ite	ne
 8004768:	2201      	movne	r2, #1
 800476a:	2200      	moveq	r2, #0
 800476c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800476e:	4293      	cmp	r3, r2
 8004770:	d113      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800477c:	085b      	lsrs	r3, r3, #1
 800477e:	3b01      	subs	r3, #1
 8004780:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004782:	429a      	cmp	r2, r3
 8004784:	d109      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	085b      	lsrs	r3, r3, #1
 8004792:	3b01      	subs	r3, #1
 8004794:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004796:	429a      	cmp	r2, r3
 8004798:	d06e      	beq.n	8004878 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	2b0c      	cmp	r3, #12
 800479e:	d069      	beq.n	8004874 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80047a0:	4b53      	ldr	r3, [pc, #332]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d105      	bne.n	80047b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80047ac:	4b50      	ldr	r3, [pc, #320]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0ad      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80047bc:	4b4c      	ldr	r3, [pc, #304]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a4b      	ldr	r2, [pc, #300]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047c8:	f7fd feda 	bl	8002580 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d0:	f7fd fed6 	bl	8002580 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e09a      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e2:	4b43      	ldr	r3, [pc, #268]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f0      	bne.n	80047d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047ee:	4b40      	ldr	r3, [pc, #256]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047f0:	68da      	ldr	r2, [r3, #12]
 80047f2:	4b40      	ldr	r3, [pc, #256]	; (80048f4 <HAL_RCC_OscConfig+0x784>)
 80047f4:	4013      	ands	r3, r2
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80047fe:	3a01      	subs	r2, #1
 8004800:	0112      	lsls	r2, r2, #4
 8004802:	4311      	orrs	r1, r2
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004808:	0212      	lsls	r2, r2, #8
 800480a:	4311      	orrs	r1, r2
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004810:	0852      	lsrs	r2, r2, #1
 8004812:	3a01      	subs	r2, #1
 8004814:	0552      	lsls	r2, r2, #21
 8004816:	4311      	orrs	r1, r2
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800481c:	0852      	lsrs	r2, r2, #1
 800481e:	3a01      	subs	r2, #1
 8004820:	0652      	lsls	r2, r2, #25
 8004822:	4311      	orrs	r1, r2
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004828:	0912      	lsrs	r2, r2, #4
 800482a:	0452      	lsls	r2, r2, #17
 800482c:	430a      	orrs	r2, r1
 800482e:	4930      	ldr	r1, [pc, #192]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004830:	4313      	orrs	r3, r2
 8004832:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004834:	4b2e      	ldr	r3, [pc, #184]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a2d      	ldr	r2, [pc, #180]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 800483a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800483e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004840:	4b2b      	ldr	r3, [pc, #172]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	4a2a      	ldr	r2, [pc, #168]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004846:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800484a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800484c:	f7fd fe98 	bl	8002580 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004854:	f7fd fe94 	bl	8002580 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e058      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004866:	4b22      	ldr	r3, [pc, #136]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004872:	e050      	b.n	8004916 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e04f      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004878:	4b1d      	ldr	r3, [pc, #116]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d148      	bne.n	8004916 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004884:	4b1a      	ldr	r3, [pc, #104]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a19      	ldr	r2, [pc, #100]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 800488a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800488e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004890:	4b17      	ldr	r3, [pc, #92]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	4a16      	ldr	r2, [pc, #88]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004896:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800489a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800489c:	f7fd fe70 	bl	8002580 <HAL_GetTick>
 80048a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048a2:	e008      	b.n	80048b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a4:	f7fd fe6c 	bl	8002580 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d901      	bls.n	80048b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e030      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048b6:	4b0e      	ldr	r3, [pc, #56]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d0f0      	beq.n	80048a4 <HAL_RCC_OscConfig+0x734>
 80048c2:	e028      	b.n	8004916 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	2b0c      	cmp	r3, #12
 80048c8:	d023      	beq.n	8004912 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ca:	4b09      	ldr	r3, [pc, #36]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a08      	ldr	r2, [pc, #32]	; (80048f0 <HAL_RCC_OscConfig+0x780>)
 80048d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d6:	f7fd fe53 	bl	8002580 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048dc:	e00c      	b.n	80048f8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048de:	f7fd fe4f 	bl	8002580 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d905      	bls.n	80048f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e013      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
 80048f0:	40021000 	.word	0x40021000
 80048f4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048f8:	4b09      	ldr	r3, [pc, #36]	; (8004920 <HAL_RCC_OscConfig+0x7b0>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1ec      	bne.n	80048de <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004904:	4b06      	ldr	r3, [pc, #24]	; (8004920 <HAL_RCC_OscConfig+0x7b0>)
 8004906:	68da      	ldr	r2, [r3, #12]
 8004908:	4905      	ldr	r1, [pc, #20]	; (8004920 <HAL_RCC_OscConfig+0x7b0>)
 800490a:	4b06      	ldr	r3, [pc, #24]	; (8004924 <HAL_RCC_OscConfig+0x7b4>)
 800490c:	4013      	ands	r3, r2
 800490e:	60cb      	str	r3, [r1, #12]
 8004910:	e001      	b.n	8004916 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3720      	adds	r7, #32
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40021000 	.word	0x40021000
 8004924:	feeefffc 	.word	0xfeeefffc

08004928 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d101      	bne.n	800493c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0e7      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800493c:	4b75      	ldr	r3, [pc, #468]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0307 	and.w	r3, r3, #7
 8004944:	683a      	ldr	r2, [r7, #0]
 8004946:	429a      	cmp	r2, r3
 8004948:	d910      	bls.n	800496c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494a:	4b72      	ldr	r3, [pc, #456]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f023 0207 	bic.w	r2, r3, #7
 8004952:	4970      	ldr	r1, [pc, #448]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	4313      	orrs	r3, r2
 8004958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800495a:	4b6e      	ldr	r3, [pc, #440]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0307 	and.w	r3, r3, #7
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	429a      	cmp	r2, r3
 8004966:	d001      	beq.n	800496c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e0cf      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d010      	beq.n	800499a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	4b66      	ldr	r3, [pc, #408]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004984:	429a      	cmp	r2, r3
 8004986:	d908      	bls.n	800499a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004988:	4b63      	ldr	r3, [pc, #396]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	4960      	ldr	r1, [pc, #384]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004996:	4313      	orrs	r3, r2
 8004998:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d04c      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b03      	cmp	r3, #3
 80049ac:	d107      	bne.n	80049be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049ae:	4b5a      	ldr	r3, [pc, #360]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d121      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e0a6      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d107      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049c6:	4b54      	ldr	r3, [pc, #336]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d115      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e09a      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d107      	bne.n	80049ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049de:	4b4e      	ldr	r3, [pc, #312]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d109      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e08e      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ee:	4b4a      	ldr	r3, [pc, #296]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e086      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049fe:	4b46      	ldr	r3, [pc, #280]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f023 0203 	bic.w	r2, r3, #3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	4943      	ldr	r1, [pc, #268]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a10:	f7fd fdb6 	bl	8002580 <HAL_GetTick>
 8004a14:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a16:	e00a      	b.n	8004a2e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a18:	f7fd fdb2 	bl	8002580 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d901      	bls.n	8004a2e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e06e      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2e:	4b3a      	ldr	r3, [pc, #232]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 020c 	and.w	r2, r3, #12
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d1eb      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d010      	beq.n	8004a6e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	4b31      	ldr	r3, [pc, #196]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d208      	bcs.n	8004a6e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a5c:	4b2e      	ldr	r3, [pc, #184]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	492b      	ldr	r1, [pc, #172]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a6e:	4b29      	ldr	r3, [pc, #164]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0307 	and.w	r3, r3, #7
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d210      	bcs.n	8004a9e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a7c:	4b25      	ldr	r3, [pc, #148]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f023 0207 	bic.w	r2, r3, #7
 8004a84:	4923      	ldr	r1, [pc, #140]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a8c:	4b21      	ldr	r3, [pc, #132]	; (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d001      	beq.n	8004a9e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e036      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d008      	beq.n	8004abc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aaa:	4b1b      	ldr	r3, [pc, #108]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	4918      	ldr	r1, [pc, #96]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0308 	and.w	r3, r3, #8
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d009      	beq.n	8004adc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ac8:	4b13      	ldr	r3, [pc, #76]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4910      	ldr	r1, [pc, #64]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004adc:	f000 f824 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	4b0d      	ldr	r3, [pc, #52]	; (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	091b      	lsrs	r3, r3, #4
 8004ae8:	f003 030f 	and.w	r3, r3, #15
 8004aec:	490b      	ldr	r1, [pc, #44]	; (8004b1c <HAL_RCC_ClockConfig+0x1f4>)
 8004aee:	5ccb      	ldrb	r3, [r1, r3]
 8004af0:	f003 031f 	and.w	r3, r3, #31
 8004af4:	fa22 f303 	lsr.w	r3, r2, r3
 8004af8:	4a09      	ldr	r2, [pc, #36]	; (8004b20 <HAL_RCC_ClockConfig+0x1f8>)
 8004afa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004afc:	4b09      	ldr	r3, [pc, #36]	; (8004b24 <HAL_RCC_ClockConfig+0x1fc>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7fd fced 	bl	80024e0 <HAL_InitTick>
 8004b06:	4603      	mov	r3, r0
 8004b08:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b0a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	40022000 	.word	0x40022000
 8004b18:	40021000 	.word	0x40021000
 8004b1c:	080092c0 	.word	0x080092c0
 8004b20:	20000000 	.word	0x20000000
 8004b24:	20000038 	.word	0x20000038

08004b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b089      	sub	sp, #36	; 0x24
 8004b2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	61fb      	str	r3, [r7, #28]
 8004b32:	2300      	movs	r3, #0
 8004b34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b36:	4b3e      	ldr	r3, [pc, #248]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 030c 	and.w	r3, r3, #12
 8004b3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b40:	4b3b      	ldr	r3, [pc, #236]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0303 	and.w	r3, r3, #3
 8004b48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d005      	beq.n	8004b5c <HAL_RCC_GetSysClockFreq+0x34>
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	2b0c      	cmp	r3, #12
 8004b54:	d121      	bne.n	8004b9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d11e      	bne.n	8004b9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b5c:	4b34      	ldr	r3, [pc, #208]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0308 	and.w	r3, r3, #8
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d107      	bne.n	8004b78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b68:	4b31      	ldr	r3, [pc, #196]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b6e:	0a1b      	lsrs	r3, r3, #8
 8004b70:	f003 030f 	and.w	r3, r3, #15
 8004b74:	61fb      	str	r3, [r7, #28]
 8004b76:	e005      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b78:	4b2d      	ldr	r3, [pc, #180]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	091b      	lsrs	r3, r3, #4
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b84:	4a2b      	ldr	r2, [pc, #172]	; (8004c34 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d10d      	bne.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b98:	e00a      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d102      	bne.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ba0:	4b25      	ldr	r3, [pc, #148]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ba2:	61bb      	str	r3, [r7, #24]
 8004ba4:	e004      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d101      	bne.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bac:	4b23      	ldr	r3, [pc, #140]	; (8004c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8004bae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	2b0c      	cmp	r3, #12
 8004bb4:	d134      	bne.n	8004c20 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bb6:	4b1e      	ldr	r3, [pc, #120]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d003      	beq.n	8004bce <HAL_RCC_GetSysClockFreq+0xa6>
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2b03      	cmp	r3, #3
 8004bca:	d003      	beq.n	8004bd4 <HAL_RCC_GetSysClockFreq+0xac>
 8004bcc:	e005      	b.n	8004bda <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004bce:	4b1a      	ldr	r3, [pc, #104]	; (8004c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8004bd0:	617b      	str	r3, [r7, #20]
      break;
 8004bd2:	e005      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004bd4:	4b19      	ldr	r3, [pc, #100]	; (8004c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8004bd6:	617b      	str	r3, [r7, #20]
      break;
 8004bd8:	e002      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	617b      	str	r3, [r7, #20]
      break;
 8004bde:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004be0:	4b13      	ldr	r3, [pc, #76]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	091b      	lsrs	r3, r3, #4
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	3301      	adds	r3, #1
 8004bec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004bee:	4b10      	ldr	r3, [pc, #64]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	0a1b      	lsrs	r3, r3, #8
 8004bf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	fb03 f202 	mul.w	r2, r3, r2
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c06:	4b0a      	ldr	r3, [pc, #40]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	0e5b      	lsrs	r3, r3, #25
 8004c0c:	f003 0303 	and.w	r3, r3, #3
 8004c10:	3301      	adds	r3, #1
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c20:	69bb      	ldr	r3, [r7, #24]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3724      	adds	r7, #36	; 0x24
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40021000 	.word	0x40021000
 8004c34:	080092d8 	.word	0x080092d8
 8004c38:	00f42400 	.word	0x00f42400
 8004c3c:	007a1200 	.word	0x007a1200

08004c40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c44:	4b03      	ldr	r3, [pc, #12]	; (8004c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c46:	681b      	ldr	r3, [r3, #0]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	20000000 	.word	0x20000000

08004c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c5c:	f7ff fff0 	bl	8004c40 <HAL_RCC_GetHCLKFreq>
 8004c60:	4602      	mov	r2, r0
 8004c62:	4b06      	ldr	r3, [pc, #24]	; (8004c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	0a1b      	lsrs	r3, r3, #8
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	4904      	ldr	r1, [pc, #16]	; (8004c80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c6e:	5ccb      	ldrb	r3, [r1, r3]
 8004c70:	f003 031f 	and.w	r3, r3, #31
 8004c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	080092d0 	.word	0x080092d0

08004c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c88:	f7ff ffda 	bl	8004c40 <HAL_RCC_GetHCLKFreq>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	4b06      	ldr	r3, [pc, #24]	; (8004ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	0adb      	lsrs	r3, r3, #11
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	4904      	ldr	r1, [pc, #16]	; (8004cac <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c9a:	5ccb      	ldrb	r3, [r1, r3]
 8004c9c:	f003 031f 	and.w	r3, r3, #31
 8004ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	080092d0 	.word	0x080092d0

08004cb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004cb8:	2300      	movs	r3, #0
 8004cba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004cbc:	4b2a      	ldr	r3, [pc, #168]	; (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004cc8:	f7ff f922 	bl	8003f10 <HAL_PWREx_GetVoltageRange>
 8004ccc:	6178      	str	r0, [r7, #20]
 8004cce:	e014      	b.n	8004cfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cd0:	4b25      	ldr	r3, [pc, #148]	; (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cd4:	4a24      	ldr	r2, [pc, #144]	; (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cda:	6593      	str	r3, [r2, #88]	; 0x58
 8004cdc:	4b22      	ldr	r3, [pc, #136]	; (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ce8:	f7ff f912 	bl	8003f10 <HAL_PWREx_GetVoltageRange>
 8004cec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004cee:	4b1e      	ldr	r3, [pc, #120]	; (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cf2:	4a1d      	ldr	r2, [pc, #116]	; (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cf8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d00:	d10b      	bne.n	8004d1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b80      	cmp	r3, #128	; 0x80
 8004d06:	d919      	bls.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2ba0      	cmp	r3, #160	; 0xa0
 8004d0c:	d902      	bls.n	8004d14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d0e:	2302      	movs	r3, #2
 8004d10:	613b      	str	r3, [r7, #16]
 8004d12:	e013      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d14:	2301      	movs	r3, #1
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	e010      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b80      	cmp	r3, #128	; 0x80
 8004d1e:	d902      	bls.n	8004d26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004d20:	2303      	movs	r3, #3
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	e00a      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b80      	cmp	r3, #128	; 0x80
 8004d2a:	d102      	bne.n	8004d32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	613b      	str	r3, [r7, #16]
 8004d30:	e004      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b70      	cmp	r3, #112	; 0x70
 8004d36:	d101      	bne.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d38:	2301      	movs	r3, #1
 8004d3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d3c:	4b0b      	ldr	r3, [pc, #44]	; (8004d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f023 0207 	bic.w	r2, r3, #7
 8004d44:	4909      	ldr	r1, [pc, #36]	; (8004d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004d4c:	4b07      	ldr	r3, [pc, #28]	; (8004d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d001      	beq.n	8004d5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e000      	b.n	8004d60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3718      	adds	r7, #24
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	40022000 	.word	0x40022000

08004d70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d78:	2300      	movs	r3, #0
 8004d7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d041      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004d94:	d02a      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004d96:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004d9a:	d824      	bhi.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d9c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004da0:	d008      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004da2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004da6:	d81e      	bhi.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00a      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004dac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004db0:	d010      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004db2:	e018      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004db4:	4b86      	ldr	r3, [pc, #536]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	4a85      	ldr	r2, [pc, #532]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dbe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004dc0:	e015      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f000 facb 	bl	8005364 <RCCEx_PLLSAI1_Config>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004dd2:	e00c      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3320      	adds	r3, #32
 8004dd8:	2100      	movs	r1, #0
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 fbb6 	bl	800554c <RCCEx_PLLSAI2_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004de4:	e003      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	74fb      	strb	r3, [r7, #19]
      break;
 8004dea:	e000      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004dec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dee:	7cfb      	ldrb	r3, [r7, #19]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10b      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004df4:	4b76      	ldr	r3, [pc, #472]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dfa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e02:	4973      	ldr	r1, [pc, #460]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004e0a:	e001      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e0c:	7cfb      	ldrb	r3, [r7, #19]
 8004e0e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d041      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e20:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e24:	d02a      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004e26:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e2a:	d824      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e30:	d008      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004e32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e36:	d81e      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00a      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004e3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e40:	d010      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e42:	e018      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e44:	4b62      	ldr	r3, [pc, #392]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4a61      	ldr	r2, [pc, #388]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e4e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e50:	e015      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	3304      	adds	r3, #4
 8004e56:	2100      	movs	r1, #0
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 fa83 	bl	8005364 <RCCEx_PLLSAI1_Config>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e62:	e00c      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3320      	adds	r3, #32
 8004e68:	2100      	movs	r1, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fb6e 	bl	800554c <RCCEx_PLLSAI2_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e74:	e003      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	74fb      	strb	r3, [r7, #19]
      break;
 8004e7a:	e000      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004e7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e7e:	7cfb      	ldrb	r3, [r7, #19]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e84:	4b52      	ldr	r3, [pc, #328]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e92:	494f      	ldr	r1, [pc, #316]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004e9a:	e001      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9c:	7cfb      	ldrb	r3, [r7, #19]
 8004e9e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f000 80a0 	beq.w	8004fee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004eb2:	4b47      	ldr	r3, [pc, #284]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d101      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e000      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00d      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ec8:	4b41      	ldr	r3, [pc, #260]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ecc:	4a40      	ldr	r2, [pc, #256]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ed2:	6593      	str	r3, [r2, #88]	; 0x58
 8004ed4:	4b3e      	ldr	r3, [pc, #248]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004edc:	60bb      	str	r3, [r7, #8]
 8004ede:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ee4:	4b3b      	ldr	r3, [pc, #236]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a3a      	ldr	r2, [pc, #232]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ef0:	f7fd fb46 	bl	8002580 <HAL_GetTick>
 8004ef4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ef6:	e009      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ef8:	f7fd fb42 	bl	8002580 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d902      	bls.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	74fb      	strb	r3, [r7, #19]
        break;
 8004f0a:	e005      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f0c:	4b31      	ldr	r3, [pc, #196]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0ef      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d15c      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f1e:	4b2c      	ldr	r3, [pc, #176]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f28:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d01f      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d019      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f3c:	4b24      	ldr	r3, [pc, #144]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f48:	4b21      	ldr	r3, [pc, #132]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f4e:	4a20      	ldr	r2, [pc, #128]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f58:	4b1d      	ldr	r3, [pc, #116]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f5e:	4a1c      	ldr	r2, [pc, #112]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f68:	4a19      	ldr	r2, [pc, #100]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d016      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7a:	f7fd fb01 	bl	8002580 <HAL_GetTick>
 8004f7e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f80:	e00b      	b.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f82:	f7fd fafd 	bl	8002580 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d902      	bls.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	74fb      	strb	r3, [r7, #19]
            break;
 8004f98:	e006      	b.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f9a:	4b0d      	ldr	r3, [pc, #52]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0ec      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10c      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fae:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fbe:	4904      	ldr	r1, [pc, #16]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004fc6:	e009      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fc8:	7cfb      	ldrb	r3, [r7, #19]
 8004fca:	74bb      	strb	r3, [r7, #18]
 8004fcc:	e006      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004fce:	bf00      	nop
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd8:	7cfb      	ldrb	r3, [r7, #19]
 8004fda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fdc:	7c7b      	ldrb	r3, [r7, #17]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d105      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fe2:	4b9e      	ldr	r3, [pc, #632]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe6:	4a9d      	ldr	r2, [pc, #628]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00a      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ffa:	4b98      	ldr	r3, [pc, #608]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005000:	f023 0203 	bic.w	r2, r3, #3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005008:	4994      	ldr	r1, [pc, #592]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800500a:	4313      	orrs	r3, r2
 800500c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00a      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800501c:	4b8f      	ldr	r3, [pc, #572]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005022:	f023 020c 	bic.w	r2, r3, #12
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800502a:	498c      	ldr	r1, [pc, #560]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800502c:	4313      	orrs	r3, r2
 800502e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0304 	and.w	r3, r3, #4
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00a      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800503e:	4b87      	ldr	r3, [pc, #540]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005044:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504c:	4983      	ldr	r1, [pc, #524]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800504e:	4313      	orrs	r3, r2
 8005050:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0308 	and.w	r3, r3, #8
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00a      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005060:	4b7e      	ldr	r3, [pc, #504]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005066:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506e:	497b      	ldr	r1, [pc, #492]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005070:	4313      	orrs	r3, r2
 8005072:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0310 	and.w	r3, r3, #16
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00a      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005082:	4b76      	ldr	r3, [pc, #472]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005088:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005090:	4972      	ldr	r1, [pc, #456]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005092:	4313      	orrs	r3, r2
 8005094:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0320 	and.w	r3, r3, #32
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00a      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050a4:	4b6d      	ldr	r3, [pc, #436]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050b2:	496a      	ldr	r1, [pc, #424]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00a      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050c6:	4b65      	ldr	r3, [pc, #404]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050d4:	4961      	ldr	r1, [pc, #388]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00a      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050e8:	4b5c      	ldr	r3, [pc, #368]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050f6:	4959      	ldr	r1, [pc, #356]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00a      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800510a:	4b54      	ldr	r3, [pc, #336]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005110:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005118:	4950      	ldr	r1, [pc, #320]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00a      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800512c:	4b4b      	ldr	r3, [pc, #300]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005132:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800513a:	4948      	ldr	r1, [pc, #288]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800513c:	4313      	orrs	r3, r2
 800513e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00a      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800514e:	4b43      	ldr	r3, [pc, #268]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005154:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800515c:	493f      	ldr	r1, [pc, #252]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800515e:	4313      	orrs	r3, r2
 8005160:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d028      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005170:	4b3a      	ldr	r3, [pc, #232]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005176:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800517e:	4937      	ldr	r1, [pc, #220]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005180:	4313      	orrs	r3, r2
 8005182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800518a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800518e:	d106      	bne.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005190:	4b32      	ldr	r3, [pc, #200]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	4a31      	ldr	r2, [pc, #196]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005196:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800519a:	60d3      	str	r3, [r2, #12]
 800519c:	e011      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051a6:	d10c      	bne.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3304      	adds	r3, #4
 80051ac:	2101      	movs	r1, #1
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 f8d8 	bl	8005364 <RCCEx_PLLSAI1_Config>
 80051b4:	4603      	mov	r3, r0
 80051b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80051b8:	7cfb      	ldrb	r3, [r7, #19]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80051be:	7cfb      	ldrb	r3, [r7, #19]
 80051c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d028      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80051ce:	4b23      	ldr	r3, [pc, #140]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051dc:	491f      	ldr	r1, [pc, #124]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051ec:	d106      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051ee:	4b1b      	ldr	r3, [pc, #108]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	4a1a      	ldr	r2, [pc, #104]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051f8:	60d3      	str	r3, [r2, #12]
 80051fa:	e011      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005200:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005204:	d10c      	bne.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	3304      	adds	r3, #4
 800520a:	2101      	movs	r1, #1
 800520c:	4618      	mov	r0, r3
 800520e:	f000 f8a9 	bl	8005364 <RCCEx_PLLSAI1_Config>
 8005212:	4603      	mov	r3, r0
 8005214:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005216:	7cfb      	ldrb	r3, [r7, #19]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d001      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800521c:	7cfb      	ldrb	r3, [r7, #19]
 800521e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d02b      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800522c:	4b0b      	ldr	r3, [pc, #44]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005232:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800523a:	4908      	ldr	r1, [pc, #32]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005246:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800524a:	d109      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800524c:	4b03      	ldr	r3, [pc, #12]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4a02      	ldr	r2, [pc, #8]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005252:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005256:	60d3      	str	r3, [r2, #12]
 8005258:	e014      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800525a:	bf00      	nop
 800525c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005264:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005268:	d10c      	bne.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	3304      	adds	r3, #4
 800526e:	2101      	movs	r1, #1
 8005270:	4618      	mov	r0, r3
 8005272:	f000 f877 	bl	8005364 <RCCEx_PLLSAI1_Config>
 8005276:	4603      	mov	r3, r0
 8005278:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800527a:	7cfb      	ldrb	r3, [r7, #19]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005280:	7cfb      	ldrb	r3, [r7, #19]
 8005282:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d02f      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005290:	4b2b      	ldr	r3, [pc, #172]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005296:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800529e:	4928      	ldr	r1, [pc, #160]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80052ae:	d10d      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	3304      	adds	r3, #4
 80052b4:	2102      	movs	r1, #2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 f854 	bl	8005364 <RCCEx_PLLSAI1_Config>
 80052bc:	4603      	mov	r3, r0
 80052be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052c0:	7cfb      	ldrb	r3, [r7, #19]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d014      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80052c6:	7cfb      	ldrb	r3, [r7, #19]
 80052c8:	74bb      	strb	r3, [r7, #18]
 80052ca:	e011      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052d4:	d10c      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	3320      	adds	r3, #32
 80052da:	2102      	movs	r1, #2
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 f935 	bl	800554c <RCCEx_PLLSAI2_Config>
 80052e2:	4603      	mov	r3, r0
 80052e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052e6:	7cfb      	ldrb	r3, [r7, #19]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80052ec:	7cfb      	ldrb	r3, [r7, #19]
 80052ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00a      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80052fc:	4b10      	ldr	r3, [pc, #64]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005302:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800530a:	490d      	ldr	r1, [pc, #52]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800530c:	4313      	orrs	r3, r2
 800530e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00b      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800531e:	4b08      	ldr	r3, [pc, #32]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005324:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800532e:	4904      	ldr	r1, [pc, #16]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005336:	7cbb      	ldrb	r3, [r7, #18]
}
 8005338:	4618      	mov	r0, r3
 800533a:	3718      	adds	r7, #24
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}
 8005340:	40021000 	.word	0x40021000

08005344 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005348:	4b05      	ldr	r3, [pc, #20]	; (8005360 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a04      	ldr	r2, [pc, #16]	; (8005360 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800534e:	f043 0304 	orr.w	r3, r3, #4
 8005352:	6013      	str	r3, [r2, #0]
}
 8005354:	bf00      	nop
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40021000 	.word	0x40021000

08005364 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800536e:	2300      	movs	r3, #0
 8005370:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005372:	4b75      	ldr	r3, [pc, #468]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d018      	beq.n	80053b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800537e:	4b72      	ldr	r3, [pc, #456]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	f003 0203 	and.w	r2, r3, #3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d10d      	bne.n	80053aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
       ||
 8005392:	2b00      	cmp	r3, #0
 8005394:	d009      	beq.n	80053aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005396:	4b6c      	ldr	r3, [pc, #432]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	091b      	lsrs	r3, r3, #4
 800539c:	f003 0307 	and.w	r3, r3, #7
 80053a0:	1c5a      	adds	r2, r3, #1
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
       ||
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d047      	beq.n	800543a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	73fb      	strb	r3, [r7, #15]
 80053ae:	e044      	b.n	800543a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b03      	cmp	r3, #3
 80053b6:	d018      	beq.n	80053ea <RCCEx_PLLSAI1_Config+0x86>
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	d825      	bhi.n	8005408 <RCCEx_PLLSAI1_Config+0xa4>
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d002      	beq.n	80053c6 <RCCEx_PLLSAI1_Config+0x62>
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d009      	beq.n	80053d8 <RCCEx_PLLSAI1_Config+0x74>
 80053c4:	e020      	b.n	8005408 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053c6:	4b60      	ldr	r3, [pc, #384]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d11d      	bne.n	800540e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053d6:	e01a      	b.n	800540e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053d8:	4b5b      	ldr	r3, [pc, #364]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d116      	bne.n	8005412 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053e8:	e013      	b.n	8005412 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053ea:	4b57      	ldr	r3, [pc, #348]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10f      	bne.n	8005416 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053f6:	4b54      	ldr	r3, [pc, #336]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d109      	bne.n	8005416 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005406:	e006      	b.n	8005416 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	73fb      	strb	r3, [r7, #15]
      break;
 800540c:	e004      	b.n	8005418 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800540e:	bf00      	nop
 8005410:	e002      	b.n	8005418 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005412:	bf00      	nop
 8005414:	e000      	b.n	8005418 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005416:	bf00      	nop
    }

    if(status == HAL_OK)
 8005418:	7bfb      	ldrb	r3, [r7, #15]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10d      	bne.n	800543a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800541e:	4b4a      	ldr	r3, [pc, #296]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6819      	ldr	r1, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	3b01      	subs	r3, #1
 8005430:	011b      	lsls	r3, r3, #4
 8005432:	430b      	orrs	r3, r1
 8005434:	4944      	ldr	r1, [pc, #272]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005436:	4313      	orrs	r3, r2
 8005438:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800543a:	7bfb      	ldrb	r3, [r7, #15]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d17d      	bne.n	800553c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005440:	4b41      	ldr	r3, [pc, #260]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a40      	ldr	r2, [pc, #256]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005446:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800544a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800544c:	f7fd f898 	bl	8002580 <HAL_GetTick>
 8005450:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005452:	e009      	b.n	8005468 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005454:	f7fd f894 	bl	8002580 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	2b02      	cmp	r3, #2
 8005460:	d902      	bls.n	8005468 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	73fb      	strb	r3, [r7, #15]
        break;
 8005466:	e005      	b.n	8005474 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005468:	4b37      	ldr	r3, [pc, #220]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1ef      	bne.n	8005454 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005474:	7bfb      	ldrb	r3, [r7, #15]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d160      	bne.n	800553c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d111      	bne.n	80054a4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005480:	4b31      	ldr	r3, [pc, #196]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6892      	ldr	r2, [r2, #8]
 8005490:	0211      	lsls	r1, r2, #8
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	68d2      	ldr	r2, [r2, #12]
 8005496:	0912      	lsrs	r2, r2, #4
 8005498:	0452      	lsls	r2, r2, #17
 800549a:	430a      	orrs	r2, r1
 800549c:	492a      	ldr	r1, [pc, #168]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	610b      	str	r3, [r1, #16]
 80054a2:	e027      	b.n	80054f4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d112      	bne.n	80054d0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054aa:	4b27      	ldr	r3, [pc, #156]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80054b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6892      	ldr	r2, [r2, #8]
 80054ba:	0211      	lsls	r1, r2, #8
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6912      	ldr	r2, [r2, #16]
 80054c0:	0852      	lsrs	r2, r2, #1
 80054c2:	3a01      	subs	r2, #1
 80054c4:	0552      	lsls	r2, r2, #21
 80054c6:	430a      	orrs	r2, r1
 80054c8:	491f      	ldr	r1, [pc, #124]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	610b      	str	r3, [r1, #16]
 80054ce:	e011      	b.n	80054f4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054d0:	4b1d      	ldr	r3, [pc, #116]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80054d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	6892      	ldr	r2, [r2, #8]
 80054e0:	0211      	lsls	r1, r2, #8
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6952      	ldr	r2, [r2, #20]
 80054e6:	0852      	lsrs	r2, r2, #1
 80054e8:	3a01      	subs	r2, #1
 80054ea:	0652      	lsls	r2, r2, #25
 80054ec:	430a      	orrs	r2, r1
 80054ee:	4916      	ldr	r1, [pc, #88]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80054f4:	4b14      	ldr	r3, [pc, #80]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a13      	ldr	r2, [pc, #76]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80054fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005500:	f7fd f83e 	bl	8002580 <HAL_GetTick>
 8005504:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005506:	e009      	b.n	800551c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005508:	f7fd f83a 	bl	8002580 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b02      	cmp	r3, #2
 8005514:	d902      	bls.n	800551c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	73fb      	strb	r3, [r7, #15]
          break;
 800551a:	e005      	b.n	8005528 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800551c:	4b0a      	ldr	r3, [pc, #40]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0ef      	beq.n	8005508 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800552e:	4b06      	ldr	r3, [pc, #24]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005530:	691a      	ldr	r2, [r3, #16]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	4904      	ldr	r1, [pc, #16]	; (8005548 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005538:	4313      	orrs	r3, r2
 800553a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800553c:	7bfb      	ldrb	r3, [r7, #15]
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	40021000 	.word	0x40021000

0800554c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005556:	2300      	movs	r3, #0
 8005558:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800555a:	4b6a      	ldr	r3, [pc, #424]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f003 0303 	and.w	r3, r3, #3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d018      	beq.n	8005598 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005566:	4b67      	ldr	r3, [pc, #412]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	f003 0203 	and.w	r2, r3, #3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	429a      	cmp	r2, r3
 8005574:	d10d      	bne.n	8005592 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
       ||
 800557a:	2b00      	cmp	r3, #0
 800557c:	d009      	beq.n	8005592 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800557e:	4b61      	ldr	r3, [pc, #388]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	091b      	lsrs	r3, r3, #4
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	1c5a      	adds	r2, r3, #1
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
       ||
 800558e:	429a      	cmp	r2, r3
 8005590:	d047      	beq.n	8005622 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	73fb      	strb	r3, [r7, #15]
 8005596:	e044      	b.n	8005622 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2b03      	cmp	r3, #3
 800559e:	d018      	beq.n	80055d2 <RCCEx_PLLSAI2_Config+0x86>
 80055a0:	2b03      	cmp	r3, #3
 80055a2:	d825      	bhi.n	80055f0 <RCCEx_PLLSAI2_Config+0xa4>
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d002      	beq.n	80055ae <RCCEx_PLLSAI2_Config+0x62>
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d009      	beq.n	80055c0 <RCCEx_PLLSAI2_Config+0x74>
 80055ac:	e020      	b.n	80055f0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055ae:	4b55      	ldr	r3, [pc, #340]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d11d      	bne.n	80055f6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055be:	e01a      	b.n	80055f6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055c0:	4b50      	ldr	r3, [pc, #320]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d116      	bne.n	80055fa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055d0:	e013      	b.n	80055fa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055d2:	4b4c      	ldr	r3, [pc, #304]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10f      	bne.n	80055fe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055de:	4b49      	ldr	r3, [pc, #292]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055ee:	e006      	b.n	80055fe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	73fb      	strb	r3, [r7, #15]
      break;
 80055f4:	e004      	b.n	8005600 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055f6:	bf00      	nop
 80055f8:	e002      	b.n	8005600 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055fa:	bf00      	nop
 80055fc:	e000      	b.n	8005600 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8005600:	7bfb      	ldrb	r3, [r7, #15]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10d      	bne.n	8005622 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005606:	4b3f      	ldr	r3, [pc, #252]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	3b01      	subs	r3, #1
 8005618:	011b      	lsls	r3, r3, #4
 800561a:	430b      	orrs	r3, r1
 800561c:	4939      	ldr	r1, [pc, #228]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 800561e:	4313      	orrs	r3, r2
 8005620:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005622:	7bfb      	ldrb	r3, [r7, #15]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d167      	bne.n	80056f8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005628:	4b36      	ldr	r3, [pc, #216]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a35      	ldr	r2, [pc, #212]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 800562e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005632:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005634:	f7fc ffa4 	bl	8002580 <HAL_GetTick>
 8005638:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800563a:	e009      	b.n	8005650 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800563c:	f7fc ffa0 	bl	8002580 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b02      	cmp	r3, #2
 8005648:	d902      	bls.n	8005650 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	73fb      	strb	r3, [r7, #15]
        break;
 800564e:	e005      	b.n	800565c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005650:	4b2c      	ldr	r3, [pc, #176]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1ef      	bne.n	800563c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800565c:	7bfb      	ldrb	r3, [r7, #15]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d14a      	bne.n	80056f8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d111      	bne.n	800568c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005668:	4b26      	ldr	r3, [pc, #152]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	6892      	ldr	r2, [r2, #8]
 8005678:	0211      	lsls	r1, r2, #8
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68d2      	ldr	r2, [r2, #12]
 800567e:	0912      	lsrs	r2, r2, #4
 8005680:	0452      	lsls	r2, r2, #17
 8005682:	430a      	orrs	r2, r1
 8005684:	491f      	ldr	r1, [pc, #124]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005686:	4313      	orrs	r3, r2
 8005688:	614b      	str	r3, [r1, #20]
 800568a:	e011      	b.n	80056b0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800568c:	4b1d      	ldr	r3, [pc, #116]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005694:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	6892      	ldr	r2, [r2, #8]
 800569c:	0211      	lsls	r1, r2, #8
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	6912      	ldr	r2, [r2, #16]
 80056a2:	0852      	lsrs	r2, r2, #1
 80056a4:	3a01      	subs	r2, #1
 80056a6:	0652      	lsls	r2, r2, #25
 80056a8:	430a      	orrs	r2, r1
 80056aa:	4916      	ldr	r1, [pc, #88]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80056b0:	4b14      	ldr	r3, [pc, #80]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a13      	ldr	r2, [pc, #76]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056bc:	f7fc ff60 	bl	8002580 <HAL_GetTick>
 80056c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056c2:	e009      	b.n	80056d8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056c4:	f7fc ff5c 	bl	8002580 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d902      	bls.n	80056d8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	73fb      	strb	r3, [r7, #15]
          break;
 80056d6:	e005      	b.n	80056e4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056d8:	4b0a      	ldr	r3, [pc, #40]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0ef      	beq.n	80056c4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80056e4:	7bfb      	ldrb	r3, [r7, #15]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d106      	bne.n	80056f8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80056ea:	4b06      	ldr	r3, [pc, #24]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ec:	695a      	ldr	r2, [r3, #20]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	4904      	ldr	r1, [pc, #16]	; (8005704 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	40021000 	.word	0x40021000

08005708 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e095      	b.n	8005846 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571e:	2b00      	cmp	r3, #0
 8005720:	d108      	bne.n	8005734 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800572a:	d009      	beq.n	8005740 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	61da      	str	r2, [r3, #28]
 8005732:	e005      	b.n	8005740 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7fc f988 	bl	8001a70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005776:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005780:	d902      	bls.n	8005788 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005782:	2300      	movs	r3, #0
 8005784:	60fb      	str	r3, [r7, #12]
 8005786:	e002      	b.n	800578e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005788:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800578c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005796:	d007      	beq.n	80057a8 <HAL_SPI_Init+0xa0>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057a0:	d002      	beq.n	80057a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80057b8:	431a      	orrs	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	f003 0302 	and.w	r3, r3, #2
 80057c2:	431a      	orrs	r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	431a      	orrs	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057d6:	431a      	orrs	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	69db      	ldr	r3, [r3, #28]
 80057dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80057e0:	431a      	orrs	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ea:	ea42 0103 	orr.w	r1, r2, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	430a      	orrs	r2, r1
 80057fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	0c1b      	lsrs	r3, r3, #16
 8005804:	f003 0204 	and.w	r2, r3, #4
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	f003 0310 	and.w	r3, r3, #16
 8005810:	431a      	orrs	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005816:	f003 0308 	and.w	r3, r3, #8
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005824:	ea42 0103 	orr.w	r1, r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b082      	sub	sp, #8
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d101      	bne.n	8005860 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e040      	b.n	80058e2 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005864:	2b00      	cmp	r3, #0
 8005866:	d106      	bne.n	8005876 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f7fc f941 	bl	8001af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2224      	movs	r2, #36	; 0x24
 800587a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0201 	bic.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fb6b 	bl	8005f70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f8b0 	bl	8005a00 <UART_SetConfig>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e01b      	b.n	80058e2 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689a      	ldr	r2, [r3, #8]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058c8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f042 0201 	orr.w	r2, r2, #1
 80058d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fbea 	bl	80060b4 <UART_CheckIdleState>
 80058e0:	4603      	mov	r3, r0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b08a      	sub	sp, #40	; 0x28
 80058ee:	af02      	add	r7, sp, #8
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	4613      	mov	r3, r2
 80058f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058fe:	2b20      	cmp	r3, #32
 8005900:	d178      	bne.n	80059f4 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d002      	beq.n	800590e <HAL_UART_Transmit+0x24>
 8005908:	88fb      	ldrh	r3, [r7, #6]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d101      	bne.n	8005912 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e071      	b.n	80059f6 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2221      	movs	r2, #33	; 0x21
 800591e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005920:	f7fc fe2e 	bl	8002580 <HAL_GetTick>
 8005924:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	88fa      	ldrh	r2, [r7, #6]
 800592a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	88fa      	ldrh	r2, [r7, #6]
 8005932:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800593e:	d108      	bne.n	8005952 <HAL_UART_Transmit+0x68>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d104      	bne.n	8005952 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005948:	2300      	movs	r3, #0
 800594a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	61bb      	str	r3, [r7, #24]
 8005950:	e003      	b.n	800595a <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005956:	2300      	movs	r3, #0
 8005958:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800595a:	e030      	b.n	80059be <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	2200      	movs	r2, #0
 8005964:	2180      	movs	r1, #128	; 0x80
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 fc4c 	bl	8006204 <UART_WaitOnFlagUntilTimeout>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d004      	beq.n	800597c <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2220      	movs	r2, #32
 8005976:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e03c      	b.n	80059f6 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10b      	bne.n	800599a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	881a      	ldrh	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800598e:	b292      	uxth	r2, r2
 8005990:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	3302      	adds	r3, #2
 8005996:	61bb      	str	r3, [r7, #24]
 8005998:	e008      	b.n	80059ac <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	781a      	ldrb	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	b292      	uxth	r2, r2
 80059a4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	3301      	adds	r3, #1
 80059aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	3b01      	subs	r3, #1
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1c8      	bne.n	800595c <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	2200      	movs	r2, #0
 80059d2:	2140      	movs	r1, #64	; 0x40
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f000 fc15 	bl	8006204 <UART_WaitOnFlagUntilTimeout>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d004      	beq.n	80059ea <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2220      	movs	r2, #32
 80059e4:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e005      	b.n	80059f6 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2220      	movs	r2, #32
 80059ee:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80059f0:	2300      	movs	r3, #0
 80059f2:	e000      	b.n	80059f6 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80059f4:	2302      	movs	r3, #2
  }
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3720      	adds	r7, #32
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a04:	b08a      	sub	sp, #40	; 0x28
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	689a      	ldr	r2, [r3, #8]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	4ba4      	ldr	r3, [pc, #656]	; (8005cc0 <UART_SetConfig+0x2c0>)
 8005a30:	4013      	ands	r3, r2
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	6812      	ldr	r2, [r2, #0]
 8005a36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a38:	430b      	orrs	r3, r1
 8005a3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	68da      	ldr	r2, [r3, #12]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a99      	ldr	r2, [pc, #612]	; (8005cc4 <UART_SetConfig+0x2c4>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d004      	beq.n	8005a6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a90      	ldr	r2, [pc, #576]	; (8005cc8 <UART_SetConfig+0x2c8>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d126      	bne.n	8005ad8 <UART_SetConfig+0xd8>
 8005a8a:	4b90      	ldr	r3, [pc, #576]	; (8005ccc <UART_SetConfig+0x2cc>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a90:	f003 0303 	and.w	r3, r3, #3
 8005a94:	2b03      	cmp	r3, #3
 8005a96:	d81b      	bhi.n	8005ad0 <UART_SetConfig+0xd0>
 8005a98:	a201      	add	r2, pc, #4	; (adr r2, 8005aa0 <UART_SetConfig+0xa0>)
 8005a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9e:	bf00      	nop
 8005aa0:	08005ab1 	.word	0x08005ab1
 8005aa4:	08005ac1 	.word	0x08005ac1
 8005aa8:	08005ab9 	.word	0x08005ab9
 8005aac:	08005ac9 	.word	0x08005ac9
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ab6:	e116      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ab8:	2302      	movs	r3, #2
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005abe:	e112      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ac0:	2304      	movs	r3, #4
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ac6:	e10e      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ac8:	2308      	movs	r3, #8
 8005aca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ace:	e10a      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ad0:	2310      	movs	r3, #16
 8005ad2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ad6:	e106      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a7c      	ldr	r2, [pc, #496]	; (8005cd0 <UART_SetConfig+0x2d0>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d138      	bne.n	8005b54 <UART_SetConfig+0x154>
 8005ae2:	4b7a      	ldr	r3, [pc, #488]	; (8005ccc <UART_SetConfig+0x2cc>)
 8005ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ae8:	f003 030c 	and.w	r3, r3, #12
 8005aec:	2b0c      	cmp	r3, #12
 8005aee:	d82d      	bhi.n	8005b4c <UART_SetConfig+0x14c>
 8005af0:	a201      	add	r2, pc, #4	; (adr r2, 8005af8 <UART_SetConfig+0xf8>)
 8005af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af6:	bf00      	nop
 8005af8:	08005b2d 	.word	0x08005b2d
 8005afc:	08005b4d 	.word	0x08005b4d
 8005b00:	08005b4d 	.word	0x08005b4d
 8005b04:	08005b4d 	.word	0x08005b4d
 8005b08:	08005b3d 	.word	0x08005b3d
 8005b0c:	08005b4d 	.word	0x08005b4d
 8005b10:	08005b4d 	.word	0x08005b4d
 8005b14:	08005b4d 	.word	0x08005b4d
 8005b18:	08005b35 	.word	0x08005b35
 8005b1c:	08005b4d 	.word	0x08005b4d
 8005b20:	08005b4d 	.word	0x08005b4d
 8005b24:	08005b4d 	.word	0x08005b4d
 8005b28:	08005b45 	.word	0x08005b45
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b32:	e0d8      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b34:	2302      	movs	r3, #2
 8005b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b3a:	e0d4      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b3c:	2304      	movs	r3, #4
 8005b3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b42:	e0d0      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b44:	2308      	movs	r3, #8
 8005b46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b4a:	e0cc      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b4c:	2310      	movs	r3, #16
 8005b4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b52:	e0c8      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a5e      	ldr	r2, [pc, #376]	; (8005cd4 <UART_SetConfig+0x2d4>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d125      	bne.n	8005baa <UART_SetConfig+0x1aa>
 8005b5e:	4b5b      	ldr	r3, [pc, #364]	; (8005ccc <UART_SetConfig+0x2cc>)
 8005b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b64:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005b68:	2b30      	cmp	r3, #48	; 0x30
 8005b6a:	d016      	beq.n	8005b9a <UART_SetConfig+0x19a>
 8005b6c:	2b30      	cmp	r3, #48	; 0x30
 8005b6e:	d818      	bhi.n	8005ba2 <UART_SetConfig+0x1a2>
 8005b70:	2b20      	cmp	r3, #32
 8005b72:	d00a      	beq.n	8005b8a <UART_SetConfig+0x18a>
 8005b74:	2b20      	cmp	r3, #32
 8005b76:	d814      	bhi.n	8005ba2 <UART_SetConfig+0x1a2>
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d002      	beq.n	8005b82 <UART_SetConfig+0x182>
 8005b7c:	2b10      	cmp	r3, #16
 8005b7e:	d008      	beq.n	8005b92 <UART_SetConfig+0x192>
 8005b80:	e00f      	b.n	8005ba2 <UART_SetConfig+0x1a2>
 8005b82:	2300      	movs	r3, #0
 8005b84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b88:	e0ad      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b8a:	2302      	movs	r3, #2
 8005b8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b90:	e0a9      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b92:	2304      	movs	r3, #4
 8005b94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b98:	e0a5      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005b9a:	2308      	movs	r3, #8
 8005b9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ba0:	e0a1      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ba2:	2310      	movs	r3, #16
 8005ba4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ba8:	e09d      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a4a      	ldr	r2, [pc, #296]	; (8005cd8 <UART_SetConfig+0x2d8>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d125      	bne.n	8005c00 <UART_SetConfig+0x200>
 8005bb4:	4b45      	ldr	r3, [pc, #276]	; (8005ccc <UART_SetConfig+0x2cc>)
 8005bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005bbe:	2bc0      	cmp	r3, #192	; 0xc0
 8005bc0:	d016      	beq.n	8005bf0 <UART_SetConfig+0x1f0>
 8005bc2:	2bc0      	cmp	r3, #192	; 0xc0
 8005bc4:	d818      	bhi.n	8005bf8 <UART_SetConfig+0x1f8>
 8005bc6:	2b80      	cmp	r3, #128	; 0x80
 8005bc8:	d00a      	beq.n	8005be0 <UART_SetConfig+0x1e0>
 8005bca:	2b80      	cmp	r3, #128	; 0x80
 8005bcc:	d814      	bhi.n	8005bf8 <UART_SetConfig+0x1f8>
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d002      	beq.n	8005bd8 <UART_SetConfig+0x1d8>
 8005bd2:	2b40      	cmp	r3, #64	; 0x40
 8005bd4:	d008      	beq.n	8005be8 <UART_SetConfig+0x1e8>
 8005bd6:	e00f      	b.n	8005bf8 <UART_SetConfig+0x1f8>
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bde:	e082      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005be0:	2302      	movs	r3, #2
 8005be2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005be6:	e07e      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005be8:	2304      	movs	r3, #4
 8005bea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bee:	e07a      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005bf0:	2308      	movs	r3, #8
 8005bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf6:	e076      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005bf8:	2310      	movs	r3, #16
 8005bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bfe:	e072      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a35      	ldr	r2, [pc, #212]	; (8005cdc <UART_SetConfig+0x2dc>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d12a      	bne.n	8005c60 <UART_SetConfig+0x260>
 8005c0a:	4b30      	ldr	r3, [pc, #192]	; (8005ccc <UART_SetConfig+0x2cc>)
 8005c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c18:	d01a      	beq.n	8005c50 <UART_SetConfig+0x250>
 8005c1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c1e:	d81b      	bhi.n	8005c58 <UART_SetConfig+0x258>
 8005c20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c24:	d00c      	beq.n	8005c40 <UART_SetConfig+0x240>
 8005c26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c2a:	d815      	bhi.n	8005c58 <UART_SetConfig+0x258>
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d003      	beq.n	8005c38 <UART_SetConfig+0x238>
 8005c30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c34:	d008      	beq.n	8005c48 <UART_SetConfig+0x248>
 8005c36:	e00f      	b.n	8005c58 <UART_SetConfig+0x258>
 8005c38:	2300      	movs	r3, #0
 8005c3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c3e:	e052      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005c40:	2302      	movs	r3, #2
 8005c42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c46:	e04e      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005c48:	2304      	movs	r3, #4
 8005c4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c4e:	e04a      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005c50:	2308      	movs	r3, #8
 8005c52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c56:	e046      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005c58:	2310      	movs	r3, #16
 8005c5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c5e:	e042      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a17      	ldr	r2, [pc, #92]	; (8005cc4 <UART_SetConfig+0x2c4>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d13a      	bne.n	8005ce0 <UART_SetConfig+0x2e0>
 8005c6a:	4b18      	ldr	r3, [pc, #96]	; (8005ccc <UART_SetConfig+0x2cc>)
 8005c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c70:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005c74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c78:	d01a      	beq.n	8005cb0 <UART_SetConfig+0x2b0>
 8005c7a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c7e:	d81b      	bhi.n	8005cb8 <UART_SetConfig+0x2b8>
 8005c80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c84:	d00c      	beq.n	8005ca0 <UART_SetConfig+0x2a0>
 8005c86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c8a:	d815      	bhi.n	8005cb8 <UART_SetConfig+0x2b8>
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <UART_SetConfig+0x298>
 8005c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c94:	d008      	beq.n	8005ca8 <UART_SetConfig+0x2a8>
 8005c96:	e00f      	b.n	8005cb8 <UART_SetConfig+0x2b8>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c9e:	e022      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ca6:	e01e      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005ca8:	2304      	movs	r3, #4
 8005caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cae:	e01a      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005cb0:	2308      	movs	r3, #8
 8005cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cb6:	e016      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005cb8:	2310      	movs	r3, #16
 8005cba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cbe:	e012      	b.n	8005ce6 <UART_SetConfig+0x2e6>
 8005cc0:	efff69f3 	.word	0xefff69f3
 8005cc4:	40008000 	.word	0x40008000
 8005cc8:	40013800 	.word	0x40013800
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	40004400 	.word	0x40004400
 8005cd4:	40004800 	.word	0x40004800
 8005cd8:	40004c00 	.word	0x40004c00
 8005cdc:	40005000 	.word	0x40005000
 8005ce0:	2310      	movs	r3, #16
 8005ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a9f      	ldr	r2, [pc, #636]	; (8005f68 <UART_SetConfig+0x568>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d17a      	bne.n	8005de6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cf4:	2b08      	cmp	r3, #8
 8005cf6:	d824      	bhi.n	8005d42 <UART_SetConfig+0x342>
 8005cf8:	a201      	add	r2, pc, #4	; (adr r2, 8005d00 <UART_SetConfig+0x300>)
 8005cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfe:	bf00      	nop
 8005d00:	08005d25 	.word	0x08005d25
 8005d04:	08005d43 	.word	0x08005d43
 8005d08:	08005d2d 	.word	0x08005d2d
 8005d0c:	08005d43 	.word	0x08005d43
 8005d10:	08005d33 	.word	0x08005d33
 8005d14:	08005d43 	.word	0x08005d43
 8005d18:	08005d43 	.word	0x08005d43
 8005d1c:	08005d43 	.word	0x08005d43
 8005d20:	08005d3b 	.word	0x08005d3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d24:	f7fe ff98 	bl	8004c58 <HAL_RCC_GetPCLK1Freq>
 8005d28:	61f8      	str	r0, [r7, #28]
        break;
 8005d2a:	e010      	b.n	8005d4e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d2c:	4b8f      	ldr	r3, [pc, #572]	; (8005f6c <UART_SetConfig+0x56c>)
 8005d2e:	61fb      	str	r3, [r7, #28]
        break;
 8005d30:	e00d      	b.n	8005d4e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d32:	f7fe fef9 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8005d36:	61f8      	str	r0, [r7, #28]
        break;
 8005d38:	e009      	b.n	8005d4e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d3e:	61fb      	str	r3, [r7, #28]
        break;
 8005d40:	e005      	b.n	8005d4e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005d42:	2300      	movs	r3, #0
 8005d44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005d4c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 80fb 	beq.w	8005f4c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	005b      	lsls	r3, r3, #1
 8005d5e:	4413      	add	r3, r2
 8005d60:	69fa      	ldr	r2, [r7, #28]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d305      	bcc.n	8005d72 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d6c:	69fa      	ldr	r2, [r7, #28]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d903      	bls.n	8005d7a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005d78:	e0e8      	b.n	8005f4c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	461c      	mov	r4, r3
 8005d80:	4615      	mov	r5, r2
 8005d82:	f04f 0200 	mov.w	r2, #0
 8005d86:	f04f 0300 	mov.w	r3, #0
 8005d8a:	022b      	lsls	r3, r5, #8
 8005d8c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005d90:	0222      	lsls	r2, r4, #8
 8005d92:	68f9      	ldr	r1, [r7, #12]
 8005d94:	6849      	ldr	r1, [r1, #4]
 8005d96:	0849      	lsrs	r1, r1, #1
 8005d98:	2000      	movs	r0, #0
 8005d9a:	4688      	mov	r8, r1
 8005d9c:	4681      	mov	r9, r0
 8005d9e:	eb12 0a08 	adds.w	sl, r2, r8
 8005da2:	eb43 0b09 	adc.w	fp, r3, r9
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	603b      	str	r3, [r7, #0]
 8005dae:	607a      	str	r2, [r7, #4]
 8005db0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db4:	4650      	mov	r0, sl
 8005db6:	4659      	mov	r1, fp
 8005db8:	f7fa fef6 	bl	8000ba8 <__aeabi_uldivmod>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dca:	d308      	bcc.n	8005dde <UART_SetConfig+0x3de>
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dd2:	d204      	bcs.n	8005dde <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	69ba      	ldr	r2, [r7, #24]
 8005dda:	60da      	str	r2, [r3, #12]
 8005ddc:	e0b6      	b.n	8005f4c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005de4:	e0b2      	b.n	8005f4c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dee:	d15e      	bne.n	8005eae <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005df0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d828      	bhi.n	8005e4a <UART_SetConfig+0x44a>
 8005df8:	a201      	add	r2, pc, #4	; (adr r2, 8005e00 <UART_SetConfig+0x400>)
 8005dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dfe:	bf00      	nop
 8005e00:	08005e25 	.word	0x08005e25
 8005e04:	08005e2d 	.word	0x08005e2d
 8005e08:	08005e35 	.word	0x08005e35
 8005e0c:	08005e4b 	.word	0x08005e4b
 8005e10:	08005e3b 	.word	0x08005e3b
 8005e14:	08005e4b 	.word	0x08005e4b
 8005e18:	08005e4b 	.word	0x08005e4b
 8005e1c:	08005e4b 	.word	0x08005e4b
 8005e20:	08005e43 	.word	0x08005e43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e24:	f7fe ff18 	bl	8004c58 <HAL_RCC_GetPCLK1Freq>
 8005e28:	61f8      	str	r0, [r7, #28]
        break;
 8005e2a:	e014      	b.n	8005e56 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e2c:	f7fe ff2a 	bl	8004c84 <HAL_RCC_GetPCLK2Freq>
 8005e30:	61f8      	str	r0, [r7, #28]
        break;
 8005e32:	e010      	b.n	8005e56 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e34:	4b4d      	ldr	r3, [pc, #308]	; (8005f6c <UART_SetConfig+0x56c>)
 8005e36:	61fb      	str	r3, [r7, #28]
        break;
 8005e38:	e00d      	b.n	8005e56 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e3a:	f7fe fe75 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8005e3e:	61f8      	str	r0, [r7, #28]
        break;
 8005e40:	e009      	b.n	8005e56 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e46:	61fb      	str	r3, [r7, #28]
        break;
 8005e48:	e005      	b.n	8005e56 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005e54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d077      	beq.n	8005f4c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	005a      	lsls	r2, r3, #1
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	085b      	lsrs	r3, r3, #1
 8005e66:	441a      	add	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e70:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	2b0f      	cmp	r3, #15
 8005e76:	d916      	bls.n	8005ea6 <UART_SetConfig+0x4a6>
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e7e:	d212      	bcs.n	8005ea6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	f023 030f 	bic.w	r3, r3, #15
 8005e88:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	085b      	lsrs	r3, r3, #1
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	f003 0307 	and.w	r3, r3, #7
 8005e94:	b29a      	uxth	r2, r3
 8005e96:	8afb      	ldrh	r3, [r7, #22]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	8afa      	ldrh	r2, [r7, #22]
 8005ea2:	60da      	str	r2, [r3, #12]
 8005ea4:	e052      	b.n	8005f4c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005eac:	e04e      	b.n	8005f4c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005eae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005eb2:	2b08      	cmp	r3, #8
 8005eb4:	d827      	bhi.n	8005f06 <UART_SetConfig+0x506>
 8005eb6:	a201      	add	r2, pc, #4	; (adr r2, 8005ebc <UART_SetConfig+0x4bc>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005ee1 	.word	0x08005ee1
 8005ec0:	08005ee9 	.word	0x08005ee9
 8005ec4:	08005ef1 	.word	0x08005ef1
 8005ec8:	08005f07 	.word	0x08005f07
 8005ecc:	08005ef7 	.word	0x08005ef7
 8005ed0:	08005f07 	.word	0x08005f07
 8005ed4:	08005f07 	.word	0x08005f07
 8005ed8:	08005f07 	.word	0x08005f07
 8005edc:	08005eff 	.word	0x08005eff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ee0:	f7fe feba 	bl	8004c58 <HAL_RCC_GetPCLK1Freq>
 8005ee4:	61f8      	str	r0, [r7, #28]
        break;
 8005ee6:	e014      	b.n	8005f12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee8:	f7fe fecc 	bl	8004c84 <HAL_RCC_GetPCLK2Freq>
 8005eec:	61f8      	str	r0, [r7, #28]
        break;
 8005eee:	e010      	b.n	8005f12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ef0:	4b1e      	ldr	r3, [pc, #120]	; (8005f6c <UART_SetConfig+0x56c>)
 8005ef2:	61fb      	str	r3, [r7, #28]
        break;
 8005ef4:	e00d      	b.n	8005f12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ef6:	f7fe fe17 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8005efa:	61f8      	str	r0, [r7, #28]
        break;
 8005efc:	e009      	b.n	8005f12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005efe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f02:	61fb      	str	r3, [r7, #28]
        break;
 8005f04:	e005      	b.n	8005f12 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005f06:	2300      	movs	r3, #0
 8005f08:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005f10:	bf00      	nop
    }

    if (pclk != 0U)
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d019      	beq.n	8005f4c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	085a      	lsrs	r2, r3, #1
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	441a      	add	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	2b0f      	cmp	r3, #15
 8005f30:	d909      	bls.n	8005f46 <UART_SetConfig+0x546>
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f38:	d205      	bcs.n	8005f46 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	60da      	str	r2, [r3, #12]
 8005f44:	e002      	b.n	8005f4c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005f58:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3728      	adds	r7, #40	; 0x28
 8005f60:	46bd      	mov	sp, r7
 8005f62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f66:	bf00      	nop
 8005f68:	40008000 	.word	0x40008000
 8005f6c:	00f42400 	.word	0x00f42400

08005f70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7c:	f003 0308 	and.w	r3, r3, #8
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d00a      	beq.n	8005f9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	430a      	orrs	r2, r1
 8005f98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00a      	beq.n	8005fbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc0:	f003 0302 	and.w	r3, r3, #2
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00a      	beq.n	8005fde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe2:	f003 0304 	and.w	r3, r3, #4
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00a      	beq.n	8006000 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006004:	f003 0310 	and.w	r3, r3, #16
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006026:	f003 0320 	and.w	r3, r3, #32
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800604c:	2b00      	cmp	r3, #0
 800604e:	d01a      	beq.n	8006086 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	430a      	orrs	r2, r1
 8006064:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800606e:	d10a      	bne.n	8006086 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00a      	beq.n	80060a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	605a      	str	r2, [r3, #4]
  }
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b098      	sub	sp, #96	; 0x60
 80060b8:	af02      	add	r7, sp, #8
 80060ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060c4:	f7fc fa5c 	bl	8002580 <HAL_GetTick>
 80060c8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0308 	and.w	r3, r3, #8
 80060d4:	2b08      	cmp	r3, #8
 80060d6:	d12e      	bne.n	8006136 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060e0:	2200      	movs	r2, #0
 80060e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f88c 	bl	8006204 <UART_WaitOnFlagUntilTimeout>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d021      	beq.n	8006136 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060fa:	e853 3f00 	ldrex	r3, [r3]
 80060fe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006106:	653b      	str	r3, [r7, #80]	; 0x50
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	461a      	mov	r2, r3
 800610e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006110:	647b      	str	r3, [r7, #68]	; 0x44
 8006112:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006114:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006116:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006118:	e841 2300 	strex	r3, r2, [r1]
 800611c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800611e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1e6      	bne.n	80060f2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2220      	movs	r2, #32
 8006128:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e062      	b.n	80061fc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0304 	and.w	r3, r3, #4
 8006140:	2b04      	cmp	r3, #4
 8006142:	d149      	bne.n	80061d8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006144:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006148:	9300      	str	r3, [sp, #0]
 800614a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800614c:	2200      	movs	r2, #0
 800614e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f856 	bl	8006204 <UART_WaitOnFlagUntilTimeout>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d03c      	beq.n	80061d8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	e853 3f00 	ldrex	r3, [r3]
 800616a:	623b      	str	r3, [r7, #32]
   return(result);
 800616c:	6a3b      	ldr	r3, [r7, #32]
 800616e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006172:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	461a      	mov	r2, r3
 800617a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800617c:	633b      	str	r3, [r7, #48]	; 0x30
 800617e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006180:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006182:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006184:	e841 2300 	strex	r3, r2, [r1]
 8006188:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800618a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1e6      	bne.n	800615e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3308      	adds	r3, #8
 8006196:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	e853 3f00 	ldrex	r3, [r3]
 800619e:	60fb      	str	r3, [r7, #12]
   return(result);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f023 0301 	bic.w	r3, r3, #1
 80061a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	3308      	adds	r3, #8
 80061ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061b0:	61fa      	str	r2, [r7, #28]
 80061b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b4:	69b9      	ldr	r1, [r7, #24]
 80061b6:	69fa      	ldr	r2, [r7, #28]
 80061b8:	e841 2300 	strex	r3, r2, [r1]
 80061bc:	617b      	str	r3, [r7, #20]
   return(result);
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1e5      	bne.n	8006190 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2220      	movs	r2, #32
 80061c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e011      	b.n	80061fc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2220      	movs	r2, #32
 80061dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3758      	adds	r7, #88	; 0x58
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b084      	sub	sp, #16
 8006208:	af00      	add	r7, sp, #0
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	603b      	str	r3, [r7, #0]
 8006210:	4613      	mov	r3, r2
 8006212:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006214:	e049      	b.n	80062aa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800621c:	d045      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800621e:	f7fc f9af 	bl	8002580 <HAL_GetTick>
 8006222:	4602      	mov	r2, r0
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	1ad3      	subs	r3, r2, r3
 8006228:	69ba      	ldr	r2, [r7, #24]
 800622a:	429a      	cmp	r2, r3
 800622c:	d302      	bcc.n	8006234 <UART_WaitOnFlagUntilTimeout+0x30>
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e048      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0304 	and.w	r3, r3, #4
 8006242:	2b00      	cmp	r3, #0
 8006244:	d031      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	f003 0308 	and.w	r3, r3, #8
 8006250:	2b08      	cmp	r3, #8
 8006252:	d110      	bne.n	8006276 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2208      	movs	r2, #8
 800625a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f000 f838 	bl	80062d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2208      	movs	r2, #8
 8006266:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e029      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69db      	ldr	r3, [r3, #28]
 800627c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006280:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006284:	d111      	bne.n	80062aa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800628e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f000 f81e 	bl	80062d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2220      	movs	r2, #32
 800629a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e00f      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	69da      	ldr	r2, [r3, #28]
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	4013      	ands	r3, r2
 80062b4:	68ba      	ldr	r2, [r7, #8]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	bf0c      	ite	eq
 80062ba:	2301      	moveq	r3, #1
 80062bc:	2300      	movne	r3, #0
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	461a      	mov	r2, r3
 80062c2:	79fb      	ldrb	r3, [r7, #7]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d0a6      	beq.n	8006216 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b095      	sub	sp, #84	; 0x54
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e2:	e853 3f00 	ldrex	r3, [r3]
 80062e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80062e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80062ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	461a      	mov	r2, r3
 80062f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062f8:	643b      	str	r3, [r7, #64]	; 0x40
 80062fa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80062fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006300:	e841 2300 	strex	r3, r2, [r1]
 8006304:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006308:	2b00      	cmp	r3, #0
 800630a:	d1e6      	bne.n	80062da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3308      	adds	r3, #8
 8006312:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006314:	6a3b      	ldr	r3, [r7, #32]
 8006316:	e853 3f00 	ldrex	r3, [r3]
 800631a:	61fb      	str	r3, [r7, #28]
   return(result);
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	f023 0301 	bic.w	r3, r3, #1
 8006322:	64bb      	str	r3, [r7, #72]	; 0x48
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3308      	adds	r3, #8
 800632a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800632c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800632e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006334:	e841 2300 	strex	r3, r2, [r1]
 8006338:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800633a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1e5      	bne.n	800630c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006344:	2b01      	cmp	r3, #1
 8006346:	d118      	bne.n	800637a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	e853 3f00 	ldrex	r3, [r3]
 8006354:	60bb      	str	r3, [r7, #8]
   return(result);
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	f023 0310 	bic.w	r3, r3, #16
 800635c:	647b      	str	r3, [r7, #68]	; 0x44
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	461a      	mov	r2, r3
 8006364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006366:	61bb      	str	r3, [r7, #24]
 8006368:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636a:	6979      	ldr	r1, [r7, #20]
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	e841 2300 	strex	r3, r2, [r1]
 8006372:	613b      	str	r3, [r7, #16]
   return(result);
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1e6      	bne.n	8006348 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2220      	movs	r2, #32
 800637e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800638e:	bf00      	nop
 8006390:	3754      	adds	r7, #84	; 0x54
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800639a:	b084      	sub	sp, #16
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	f107 001c 	add.w	r0, r7, #28
 80063a8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 fa65 	bl	8006888 <USB_CoreReset>
 80063be:	4603      	mov	r3, r0
 80063c0:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80063c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d106      	bne.n	80063d6 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	639a      	str	r2, [r3, #56]	; 0x38
 80063d4:	e005      	b.n	80063e2 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80063e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3710      	adds	r7, #16
 80063e8:	46bd      	mov	sp, r7
 80063ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063ee:	b004      	add	sp, #16
 80063f0:	4770      	bx	lr

080063f2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	f023 0201 	bic.w	r2, r3, #1
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006406:	2300      	movs	r3, #0
}
 8006408:	4618      	mov	r0, r3
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	460b      	mov	r3, r1
 800641e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006420:	2300      	movs	r3, #0
 8006422:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006430:	78fb      	ldrb	r3, [r7, #3]
 8006432:	2b01      	cmp	r3, #1
 8006434:	d115      	bne.n	8006462 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006442:	2001      	movs	r0, #1
 8006444:	f7fc f8a8 	bl	8002598 <HAL_Delay>
      ms++;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	3301      	adds	r3, #1
 800644c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fa0c 	bl	800686c <USB_GetMode>
 8006454:	4603      	mov	r3, r0
 8006456:	2b01      	cmp	r3, #1
 8006458:	d01e      	beq.n	8006498 <USB_SetCurrentMode+0x84>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2b31      	cmp	r3, #49	; 0x31
 800645e:	d9f0      	bls.n	8006442 <USB_SetCurrentMode+0x2e>
 8006460:	e01a      	b.n	8006498 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006462:	78fb      	ldrb	r3, [r7, #3]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d115      	bne.n	8006494 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006474:	2001      	movs	r0, #1
 8006476:	f7fc f88f 	bl	8002598 <HAL_Delay>
      ms++;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	3301      	adds	r3, #1
 800647e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f9f3 	bl	800686c <USB_GetMode>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d005      	beq.n	8006498 <USB_SetCurrentMode+0x84>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2b31      	cmp	r3, #49	; 0x31
 8006490:	d9f0      	bls.n	8006474 <USB_SetCurrentMode+0x60>
 8006492:	e001      	b.n	8006498 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e005      	b.n	80064a4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2b32      	cmp	r3, #50	; 0x32
 800649c:	d101      	bne.n	80064a2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e000      	b.n	80064a4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3710      	adds	r7, #16
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064ac:	b084      	sub	sp, #16
 80064ae:	b580      	push	{r7, lr}
 80064b0:	b086      	sub	sp, #24
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
 80064b6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80064ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80064be:	2300      	movs	r3, #0
 80064c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80064c6:	2300      	movs	r3, #0
 80064c8:	613b      	str	r3, [r7, #16]
 80064ca:	e009      	b.n	80064e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	3340      	adds	r3, #64	; 0x40
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4413      	add	r3, r2
 80064d6:	2200      	movs	r2, #0
 80064d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	3301      	adds	r3, #1
 80064de:	613b      	str	r3, [r7, #16]
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	2b0e      	cmp	r3, #14
 80064e4:	d9f2      	bls.n	80064cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80064e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d11c      	bne.n	8006526 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80064fa:	f043 0302 	orr.w	r3, r3, #2
 80064fe:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006504:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	601a      	str	r2, [r3, #0]
 8006524:	e005      	b.n	8006532 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006538:	461a      	mov	r2, r3
 800653a:	2300      	movs	r3, #0
 800653c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800653e:	2103      	movs	r1, #3
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 f959 	bl	80067f8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006546:	2110      	movs	r1, #16
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f8f1 	bl	8006730 <USB_FlushTxFifo>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d001      	beq.n	8006558 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 f91d 	bl	8006798 <USB_FlushRxFifo>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800656e:	461a      	mov	r2, r3
 8006570:	2300      	movs	r3, #0
 8006572:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800657a:	461a      	mov	r2, r3
 800657c:	2300      	movs	r3, #0
 800657e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006586:	461a      	mov	r2, r3
 8006588:	2300      	movs	r3, #0
 800658a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800658c:	2300      	movs	r3, #0
 800658e:	613b      	str	r3, [r7, #16]
 8006590:	e043      	b.n	800661a <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	015a      	lsls	r2, r3, #5
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	4413      	add	r3, r2
 800659a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065a8:	d118      	bne.n	80065dc <USB_DevInit+0x130>
    {
      if (i == 0U)
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d10a      	bne.n	80065c6 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065bc:	461a      	mov	r2, r3
 80065be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80065c2:	6013      	str	r3, [r2, #0]
 80065c4:	e013      	b.n	80065ee <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	015a      	lsls	r2, r3, #5
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	4413      	add	r3, r2
 80065ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065d2:	461a      	mov	r2, r3
 80065d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80065d8:	6013      	str	r3, [r2, #0]
 80065da:	e008      	b.n	80065ee <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	015a      	lsls	r2, r3, #5
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	4413      	add	r3, r2
 80065e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065e8:	461a      	mov	r2, r3
 80065ea:	2300      	movs	r3, #0
 80065ec:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	015a      	lsls	r2, r3, #5
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	4413      	add	r3, r2
 80065f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065fa:	461a      	mov	r2, r3
 80065fc:	2300      	movs	r3, #0
 80065fe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	015a      	lsls	r2, r3, #5
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	4413      	add	r3, r2
 8006608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800660c:	461a      	mov	r2, r3
 800660e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006612:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	3301      	adds	r3, #1
 8006618:	613b      	str	r3, [r7, #16]
 800661a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	429a      	cmp	r2, r3
 8006620:	d3b7      	bcc.n	8006592 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006622:	2300      	movs	r3, #0
 8006624:	613b      	str	r3, [r7, #16]
 8006626:	e043      	b.n	80066b0 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	015a      	lsls	r2, r3, #5
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	4413      	add	r3, r2
 8006630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800663a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800663e:	d118      	bne.n	8006672 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d10a      	bne.n	800665c <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	015a      	lsls	r2, r3, #5
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	4413      	add	r3, r2
 800664e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006652:	461a      	mov	r2, r3
 8006654:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	e013      	b.n	8006684 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	015a      	lsls	r2, r3, #5
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	4413      	add	r3, r2
 8006664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006668:	461a      	mov	r2, r3
 800666a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800666e:	6013      	str	r3, [r2, #0]
 8006670:	e008      	b.n	8006684 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	015a      	lsls	r2, r3, #5
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	4413      	add	r3, r2
 800667a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800667e:	461a      	mov	r2, r3
 8006680:	2300      	movs	r3, #0
 8006682:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	015a      	lsls	r2, r3, #5
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	4413      	add	r3, r2
 800668c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006690:	461a      	mov	r2, r3
 8006692:	2300      	movs	r3, #0
 8006694:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	015a      	lsls	r2, r3, #5
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	4413      	add	r3, r2
 800669e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a2:	461a      	mov	r2, r3
 80066a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80066a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	3301      	adds	r3, #1
 80066ae:	613b      	str	r3, [r7, #16]
 80066b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d3b7      	bcc.n	8006628 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066be:	691b      	ldr	r3, [r3, #16]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066ca:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80066d8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	f043 0210 	orr.w	r2, r3, #16
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	4b10      	ldr	r3, [pc, #64]	; (800672c <USB_DevInit+0x280>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80066f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d005      	beq.n	8006704 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	f043 0208 	orr.w	r2, r3, #8
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006704:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006706:	2b01      	cmp	r3, #1
 8006708:	d107      	bne.n	800671a <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006712:	f043 0304 	orr.w	r3, r3, #4
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800671a:	7dfb      	ldrb	r3, [r7, #23]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3718      	adds	r7, #24
 8006720:	46bd      	mov	sp, r7
 8006722:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006726:	b004      	add	sp, #16
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	803c3800 	.word	0x803c3800

08006730 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800673a:	2300      	movs	r3, #0
 800673c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	3301      	adds	r3, #1
 8006742:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	4a13      	ldr	r2, [pc, #76]	; (8006794 <USB_FlushTxFifo+0x64>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d901      	bls.n	8006750 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e01b      	b.n	8006788 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	2b00      	cmp	r3, #0
 8006756:	daf2      	bge.n	800673e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	019b      	lsls	r3, r3, #6
 8006760:	f043 0220 	orr.w	r2, r3, #32
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	3301      	adds	r3, #1
 800676c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	4a08      	ldr	r2, [pc, #32]	; (8006794 <USB_FlushTxFifo+0x64>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d901      	bls.n	800677a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e006      	b.n	8006788 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	f003 0320 	and.w	r3, r3, #32
 8006782:	2b20      	cmp	r3, #32
 8006784:	d0f0      	beq.n	8006768 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3714      	adds	r7, #20
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr
 8006794:	00030d40 	.word	0x00030d40

08006798 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80067a0:	2300      	movs	r3, #0
 80067a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	3301      	adds	r3, #1
 80067a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	4a11      	ldr	r2, [pc, #68]	; (80067f4 <USB_FlushRxFifo+0x5c>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d901      	bls.n	80067b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e018      	b.n	80067e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	daf2      	bge.n	80067a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80067be:	2300      	movs	r3, #0
 80067c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2210      	movs	r2, #16
 80067c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	3301      	adds	r3, #1
 80067cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	4a08      	ldr	r2, [pc, #32]	; (80067f4 <USB_FlushRxFifo+0x5c>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d901      	bls.n	80067da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e006      	b.n	80067e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	f003 0310 	and.w	r3, r3, #16
 80067e2:	2b10      	cmp	r3, #16
 80067e4:	d0f0      	beq.n	80067c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3714      	adds	r7, #20
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr
 80067f4:	00030d40 	.word	0x00030d40

080067f8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	460b      	mov	r3, r1
 8006802:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	78fb      	ldrb	r3, [r7, #3]
 8006812:	68f9      	ldr	r1, [r7, #12]
 8006814:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006818:	4313      	orrs	r3, r2
 800681a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3714      	adds	r7, #20
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr

0800682a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800682a:	b480      	push	{r7}
 800682c:	b085      	sub	sp, #20
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006844:	f023 0303 	bic.w	r3, r3, #3
 8006848:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006858:	f043 0302 	orr.w	r3, r3, #2
 800685c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3714      	adds	r7, #20
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	695b      	ldr	r3, [r3, #20]
 8006878:	f003 0301 	and.w	r3, r3, #1
}
 800687c:	4618      	mov	r0, r3
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006888:	b480      	push	{r7}
 800688a:	b085      	sub	sp, #20
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	3301      	adds	r3, #1
 8006898:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	4a13      	ldr	r2, [pc, #76]	; (80068ec <USB_CoreReset+0x64>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d901      	bls.n	80068a6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e01b      	b.n	80068de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	daf2      	bge.n	8006894 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80068ae:	2300      	movs	r3, #0
 80068b0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	f043 0201 	orr.w	r2, r3, #1
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	3301      	adds	r3, #1
 80068c2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4a09      	ldr	r2, [pc, #36]	; (80068ec <USB_CoreReset+0x64>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d901      	bls.n	80068d0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e006      	b.n	80068de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	f003 0301 	and.w	r3, r3, #1
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d0f0      	beq.n	80068be <USB_CoreReset+0x36>

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3714      	adds	r7, #20
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	00030d40 	.word	0x00030d40

080068f0 <__cvt>:
 80068f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068f4:	ec55 4b10 	vmov	r4, r5, d0
 80068f8:	2d00      	cmp	r5, #0
 80068fa:	460e      	mov	r6, r1
 80068fc:	4619      	mov	r1, r3
 80068fe:	462b      	mov	r3, r5
 8006900:	bfbb      	ittet	lt
 8006902:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006906:	461d      	movlt	r5, r3
 8006908:	2300      	movge	r3, #0
 800690a:	232d      	movlt	r3, #45	; 0x2d
 800690c:	700b      	strb	r3, [r1, #0]
 800690e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006910:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006914:	4691      	mov	r9, r2
 8006916:	f023 0820 	bic.w	r8, r3, #32
 800691a:	bfbc      	itt	lt
 800691c:	4622      	movlt	r2, r4
 800691e:	4614      	movlt	r4, r2
 8006920:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006924:	d005      	beq.n	8006932 <__cvt+0x42>
 8006926:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800692a:	d100      	bne.n	800692e <__cvt+0x3e>
 800692c:	3601      	adds	r6, #1
 800692e:	2102      	movs	r1, #2
 8006930:	e000      	b.n	8006934 <__cvt+0x44>
 8006932:	2103      	movs	r1, #3
 8006934:	ab03      	add	r3, sp, #12
 8006936:	9301      	str	r3, [sp, #4]
 8006938:	ab02      	add	r3, sp, #8
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	ec45 4b10 	vmov	d0, r4, r5
 8006940:	4653      	mov	r3, sl
 8006942:	4632      	mov	r2, r6
 8006944:	f000 fde0 	bl	8007508 <_dtoa_r>
 8006948:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800694c:	4607      	mov	r7, r0
 800694e:	d102      	bne.n	8006956 <__cvt+0x66>
 8006950:	f019 0f01 	tst.w	r9, #1
 8006954:	d022      	beq.n	800699c <__cvt+0xac>
 8006956:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800695a:	eb07 0906 	add.w	r9, r7, r6
 800695e:	d110      	bne.n	8006982 <__cvt+0x92>
 8006960:	783b      	ldrb	r3, [r7, #0]
 8006962:	2b30      	cmp	r3, #48	; 0x30
 8006964:	d10a      	bne.n	800697c <__cvt+0x8c>
 8006966:	2200      	movs	r2, #0
 8006968:	2300      	movs	r3, #0
 800696a:	4620      	mov	r0, r4
 800696c:	4629      	mov	r1, r5
 800696e:	f7fa f8ab 	bl	8000ac8 <__aeabi_dcmpeq>
 8006972:	b918      	cbnz	r0, 800697c <__cvt+0x8c>
 8006974:	f1c6 0601 	rsb	r6, r6, #1
 8006978:	f8ca 6000 	str.w	r6, [sl]
 800697c:	f8da 3000 	ldr.w	r3, [sl]
 8006980:	4499      	add	r9, r3
 8006982:	2200      	movs	r2, #0
 8006984:	2300      	movs	r3, #0
 8006986:	4620      	mov	r0, r4
 8006988:	4629      	mov	r1, r5
 800698a:	f7fa f89d 	bl	8000ac8 <__aeabi_dcmpeq>
 800698e:	b108      	cbz	r0, 8006994 <__cvt+0xa4>
 8006990:	f8cd 900c 	str.w	r9, [sp, #12]
 8006994:	2230      	movs	r2, #48	; 0x30
 8006996:	9b03      	ldr	r3, [sp, #12]
 8006998:	454b      	cmp	r3, r9
 800699a:	d307      	bcc.n	80069ac <__cvt+0xbc>
 800699c:	9b03      	ldr	r3, [sp, #12]
 800699e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069a0:	1bdb      	subs	r3, r3, r7
 80069a2:	4638      	mov	r0, r7
 80069a4:	6013      	str	r3, [r2, #0]
 80069a6:	b004      	add	sp, #16
 80069a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ac:	1c59      	adds	r1, r3, #1
 80069ae:	9103      	str	r1, [sp, #12]
 80069b0:	701a      	strb	r2, [r3, #0]
 80069b2:	e7f0      	b.n	8006996 <__cvt+0xa6>

080069b4 <__exponent>:
 80069b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069b6:	4603      	mov	r3, r0
 80069b8:	2900      	cmp	r1, #0
 80069ba:	bfb8      	it	lt
 80069bc:	4249      	neglt	r1, r1
 80069be:	f803 2b02 	strb.w	r2, [r3], #2
 80069c2:	bfb4      	ite	lt
 80069c4:	222d      	movlt	r2, #45	; 0x2d
 80069c6:	222b      	movge	r2, #43	; 0x2b
 80069c8:	2909      	cmp	r1, #9
 80069ca:	7042      	strb	r2, [r0, #1]
 80069cc:	dd2a      	ble.n	8006a24 <__exponent+0x70>
 80069ce:	f10d 0207 	add.w	r2, sp, #7
 80069d2:	4617      	mov	r7, r2
 80069d4:	260a      	movs	r6, #10
 80069d6:	4694      	mov	ip, r2
 80069d8:	fb91 f5f6 	sdiv	r5, r1, r6
 80069dc:	fb06 1415 	mls	r4, r6, r5, r1
 80069e0:	3430      	adds	r4, #48	; 0x30
 80069e2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80069e6:	460c      	mov	r4, r1
 80069e8:	2c63      	cmp	r4, #99	; 0x63
 80069ea:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80069ee:	4629      	mov	r1, r5
 80069f0:	dcf1      	bgt.n	80069d6 <__exponent+0x22>
 80069f2:	3130      	adds	r1, #48	; 0x30
 80069f4:	f1ac 0402 	sub.w	r4, ip, #2
 80069f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80069fc:	1c41      	adds	r1, r0, #1
 80069fe:	4622      	mov	r2, r4
 8006a00:	42ba      	cmp	r2, r7
 8006a02:	d30a      	bcc.n	8006a1a <__exponent+0x66>
 8006a04:	f10d 0209 	add.w	r2, sp, #9
 8006a08:	eba2 020c 	sub.w	r2, r2, ip
 8006a0c:	42bc      	cmp	r4, r7
 8006a0e:	bf88      	it	hi
 8006a10:	2200      	movhi	r2, #0
 8006a12:	4413      	add	r3, r2
 8006a14:	1a18      	subs	r0, r3, r0
 8006a16:	b003      	add	sp, #12
 8006a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a1a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006a1e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006a22:	e7ed      	b.n	8006a00 <__exponent+0x4c>
 8006a24:	2330      	movs	r3, #48	; 0x30
 8006a26:	3130      	adds	r1, #48	; 0x30
 8006a28:	7083      	strb	r3, [r0, #2]
 8006a2a:	70c1      	strb	r1, [r0, #3]
 8006a2c:	1d03      	adds	r3, r0, #4
 8006a2e:	e7f1      	b.n	8006a14 <__exponent+0x60>

08006a30 <_printf_float>:
 8006a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a34:	ed2d 8b02 	vpush	{d8}
 8006a38:	b08d      	sub	sp, #52	; 0x34
 8006a3a:	460c      	mov	r4, r1
 8006a3c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006a40:	4616      	mov	r6, r2
 8006a42:	461f      	mov	r7, r3
 8006a44:	4605      	mov	r5, r0
 8006a46:	f000 fc95 	bl	8007374 <_localeconv_r>
 8006a4a:	f8d0 a000 	ldr.w	sl, [r0]
 8006a4e:	4650      	mov	r0, sl
 8006a50:	f7f9 fc0e 	bl	8000270 <strlen>
 8006a54:	2300      	movs	r3, #0
 8006a56:	930a      	str	r3, [sp, #40]	; 0x28
 8006a58:	6823      	ldr	r3, [r4, #0]
 8006a5a:	9305      	str	r3, [sp, #20]
 8006a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8006a60:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a64:	3307      	adds	r3, #7
 8006a66:	f023 0307 	bic.w	r3, r3, #7
 8006a6a:	f103 0208 	add.w	r2, r3, #8
 8006a6e:	f8c8 2000 	str.w	r2, [r8]
 8006a72:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a7a:	9307      	str	r3, [sp, #28]
 8006a7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a80:	ee08 0a10 	vmov	s16, r0
 8006a84:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006a88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a8c:	4b9e      	ldr	r3, [pc, #632]	; (8006d08 <_printf_float+0x2d8>)
 8006a8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a92:	f7fa f84b 	bl	8000b2c <__aeabi_dcmpun>
 8006a96:	bb88      	cbnz	r0, 8006afc <_printf_float+0xcc>
 8006a98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a9c:	4b9a      	ldr	r3, [pc, #616]	; (8006d08 <_printf_float+0x2d8>)
 8006a9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006aa2:	f7fa f825 	bl	8000af0 <__aeabi_dcmple>
 8006aa6:	bb48      	cbnz	r0, 8006afc <_printf_float+0xcc>
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2300      	movs	r3, #0
 8006aac:	4640      	mov	r0, r8
 8006aae:	4649      	mov	r1, r9
 8006ab0:	f7fa f814 	bl	8000adc <__aeabi_dcmplt>
 8006ab4:	b110      	cbz	r0, 8006abc <_printf_float+0x8c>
 8006ab6:	232d      	movs	r3, #45	; 0x2d
 8006ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006abc:	4a93      	ldr	r2, [pc, #588]	; (8006d0c <_printf_float+0x2dc>)
 8006abe:	4b94      	ldr	r3, [pc, #592]	; (8006d10 <_printf_float+0x2e0>)
 8006ac0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006ac4:	bf94      	ite	ls
 8006ac6:	4690      	movls	r8, r2
 8006ac8:	4698      	movhi	r8, r3
 8006aca:	2303      	movs	r3, #3
 8006acc:	6123      	str	r3, [r4, #16]
 8006ace:	9b05      	ldr	r3, [sp, #20]
 8006ad0:	f023 0304 	bic.w	r3, r3, #4
 8006ad4:	6023      	str	r3, [r4, #0]
 8006ad6:	f04f 0900 	mov.w	r9, #0
 8006ada:	9700      	str	r7, [sp, #0]
 8006adc:	4633      	mov	r3, r6
 8006ade:	aa0b      	add	r2, sp, #44	; 0x2c
 8006ae0:	4621      	mov	r1, r4
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f000 f9da 	bl	8006e9c <_printf_common>
 8006ae8:	3001      	adds	r0, #1
 8006aea:	f040 8090 	bne.w	8006c0e <_printf_float+0x1de>
 8006aee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006af2:	b00d      	add	sp, #52	; 0x34
 8006af4:	ecbd 8b02 	vpop	{d8}
 8006af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006afc:	4642      	mov	r2, r8
 8006afe:	464b      	mov	r3, r9
 8006b00:	4640      	mov	r0, r8
 8006b02:	4649      	mov	r1, r9
 8006b04:	f7fa f812 	bl	8000b2c <__aeabi_dcmpun>
 8006b08:	b140      	cbz	r0, 8006b1c <_printf_float+0xec>
 8006b0a:	464b      	mov	r3, r9
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	bfbc      	itt	lt
 8006b10:	232d      	movlt	r3, #45	; 0x2d
 8006b12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b16:	4a7f      	ldr	r2, [pc, #508]	; (8006d14 <_printf_float+0x2e4>)
 8006b18:	4b7f      	ldr	r3, [pc, #508]	; (8006d18 <_printf_float+0x2e8>)
 8006b1a:	e7d1      	b.n	8006ac0 <_printf_float+0x90>
 8006b1c:	6863      	ldr	r3, [r4, #4]
 8006b1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006b22:	9206      	str	r2, [sp, #24]
 8006b24:	1c5a      	adds	r2, r3, #1
 8006b26:	d13f      	bne.n	8006ba8 <_printf_float+0x178>
 8006b28:	2306      	movs	r3, #6
 8006b2a:	6063      	str	r3, [r4, #4]
 8006b2c:	9b05      	ldr	r3, [sp, #20]
 8006b2e:	6861      	ldr	r1, [r4, #4]
 8006b30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b34:	2300      	movs	r3, #0
 8006b36:	9303      	str	r3, [sp, #12]
 8006b38:	ab0a      	add	r3, sp, #40	; 0x28
 8006b3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006b3e:	ab09      	add	r3, sp, #36	; 0x24
 8006b40:	ec49 8b10 	vmov	d0, r8, r9
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	6022      	str	r2, [r4, #0]
 8006b48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	f7ff fecf 	bl	80068f0 <__cvt>
 8006b52:	9b06      	ldr	r3, [sp, #24]
 8006b54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b56:	2b47      	cmp	r3, #71	; 0x47
 8006b58:	4680      	mov	r8, r0
 8006b5a:	d108      	bne.n	8006b6e <_printf_float+0x13e>
 8006b5c:	1cc8      	adds	r0, r1, #3
 8006b5e:	db02      	blt.n	8006b66 <_printf_float+0x136>
 8006b60:	6863      	ldr	r3, [r4, #4]
 8006b62:	4299      	cmp	r1, r3
 8006b64:	dd41      	ble.n	8006bea <_printf_float+0x1ba>
 8006b66:	f1ab 0302 	sub.w	r3, fp, #2
 8006b6a:	fa5f fb83 	uxtb.w	fp, r3
 8006b6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b72:	d820      	bhi.n	8006bb6 <_printf_float+0x186>
 8006b74:	3901      	subs	r1, #1
 8006b76:	465a      	mov	r2, fp
 8006b78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b7c:	9109      	str	r1, [sp, #36]	; 0x24
 8006b7e:	f7ff ff19 	bl	80069b4 <__exponent>
 8006b82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b84:	1813      	adds	r3, r2, r0
 8006b86:	2a01      	cmp	r2, #1
 8006b88:	4681      	mov	r9, r0
 8006b8a:	6123      	str	r3, [r4, #16]
 8006b8c:	dc02      	bgt.n	8006b94 <_printf_float+0x164>
 8006b8e:	6822      	ldr	r2, [r4, #0]
 8006b90:	07d2      	lsls	r2, r2, #31
 8006b92:	d501      	bpl.n	8006b98 <_printf_float+0x168>
 8006b94:	3301      	adds	r3, #1
 8006b96:	6123      	str	r3, [r4, #16]
 8006b98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d09c      	beq.n	8006ada <_printf_float+0xaa>
 8006ba0:	232d      	movs	r3, #45	; 0x2d
 8006ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ba6:	e798      	b.n	8006ada <_printf_float+0xaa>
 8006ba8:	9a06      	ldr	r2, [sp, #24]
 8006baa:	2a47      	cmp	r2, #71	; 0x47
 8006bac:	d1be      	bne.n	8006b2c <_printf_float+0xfc>
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1bc      	bne.n	8006b2c <_printf_float+0xfc>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e7b9      	b.n	8006b2a <_printf_float+0xfa>
 8006bb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006bba:	d118      	bne.n	8006bee <_printf_float+0x1be>
 8006bbc:	2900      	cmp	r1, #0
 8006bbe:	6863      	ldr	r3, [r4, #4]
 8006bc0:	dd0b      	ble.n	8006bda <_printf_float+0x1aa>
 8006bc2:	6121      	str	r1, [r4, #16]
 8006bc4:	b913      	cbnz	r3, 8006bcc <_printf_float+0x19c>
 8006bc6:	6822      	ldr	r2, [r4, #0]
 8006bc8:	07d0      	lsls	r0, r2, #31
 8006bca:	d502      	bpl.n	8006bd2 <_printf_float+0x1a2>
 8006bcc:	3301      	adds	r3, #1
 8006bce:	440b      	add	r3, r1
 8006bd0:	6123      	str	r3, [r4, #16]
 8006bd2:	65a1      	str	r1, [r4, #88]	; 0x58
 8006bd4:	f04f 0900 	mov.w	r9, #0
 8006bd8:	e7de      	b.n	8006b98 <_printf_float+0x168>
 8006bda:	b913      	cbnz	r3, 8006be2 <_printf_float+0x1b2>
 8006bdc:	6822      	ldr	r2, [r4, #0]
 8006bde:	07d2      	lsls	r2, r2, #31
 8006be0:	d501      	bpl.n	8006be6 <_printf_float+0x1b6>
 8006be2:	3302      	adds	r3, #2
 8006be4:	e7f4      	b.n	8006bd0 <_printf_float+0x1a0>
 8006be6:	2301      	movs	r3, #1
 8006be8:	e7f2      	b.n	8006bd0 <_printf_float+0x1a0>
 8006bea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bf0:	4299      	cmp	r1, r3
 8006bf2:	db05      	blt.n	8006c00 <_printf_float+0x1d0>
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	6121      	str	r1, [r4, #16]
 8006bf8:	07d8      	lsls	r0, r3, #31
 8006bfa:	d5ea      	bpl.n	8006bd2 <_printf_float+0x1a2>
 8006bfc:	1c4b      	adds	r3, r1, #1
 8006bfe:	e7e7      	b.n	8006bd0 <_printf_float+0x1a0>
 8006c00:	2900      	cmp	r1, #0
 8006c02:	bfd4      	ite	le
 8006c04:	f1c1 0202 	rsble	r2, r1, #2
 8006c08:	2201      	movgt	r2, #1
 8006c0a:	4413      	add	r3, r2
 8006c0c:	e7e0      	b.n	8006bd0 <_printf_float+0x1a0>
 8006c0e:	6823      	ldr	r3, [r4, #0]
 8006c10:	055a      	lsls	r2, r3, #21
 8006c12:	d407      	bmi.n	8006c24 <_printf_float+0x1f4>
 8006c14:	6923      	ldr	r3, [r4, #16]
 8006c16:	4642      	mov	r2, r8
 8006c18:	4631      	mov	r1, r6
 8006c1a:	4628      	mov	r0, r5
 8006c1c:	47b8      	blx	r7
 8006c1e:	3001      	adds	r0, #1
 8006c20:	d12c      	bne.n	8006c7c <_printf_float+0x24c>
 8006c22:	e764      	b.n	8006aee <_printf_float+0xbe>
 8006c24:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c28:	f240 80e0 	bls.w	8006dec <_printf_float+0x3bc>
 8006c2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c30:	2200      	movs	r2, #0
 8006c32:	2300      	movs	r3, #0
 8006c34:	f7f9 ff48 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	d034      	beq.n	8006ca6 <_printf_float+0x276>
 8006c3c:	4a37      	ldr	r2, [pc, #220]	; (8006d1c <_printf_float+0x2ec>)
 8006c3e:	2301      	movs	r3, #1
 8006c40:	4631      	mov	r1, r6
 8006c42:	4628      	mov	r0, r5
 8006c44:	47b8      	blx	r7
 8006c46:	3001      	adds	r0, #1
 8006c48:	f43f af51 	beq.w	8006aee <_printf_float+0xbe>
 8006c4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c50:	429a      	cmp	r2, r3
 8006c52:	db02      	blt.n	8006c5a <_printf_float+0x22a>
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	07d8      	lsls	r0, r3, #31
 8006c58:	d510      	bpl.n	8006c7c <_printf_float+0x24c>
 8006c5a:	ee18 3a10 	vmov	r3, s16
 8006c5e:	4652      	mov	r2, sl
 8006c60:	4631      	mov	r1, r6
 8006c62:	4628      	mov	r0, r5
 8006c64:	47b8      	blx	r7
 8006c66:	3001      	adds	r0, #1
 8006c68:	f43f af41 	beq.w	8006aee <_printf_float+0xbe>
 8006c6c:	f04f 0800 	mov.w	r8, #0
 8006c70:	f104 091a 	add.w	r9, r4, #26
 8006c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c76:	3b01      	subs	r3, #1
 8006c78:	4543      	cmp	r3, r8
 8006c7a:	dc09      	bgt.n	8006c90 <_printf_float+0x260>
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	079b      	lsls	r3, r3, #30
 8006c80:	f100 8107 	bmi.w	8006e92 <_printf_float+0x462>
 8006c84:	68e0      	ldr	r0, [r4, #12]
 8006c86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c88:	4298      	cmp	r0, r3
 8006c8a:	bfb8      	it	lt
 8006c8c:	4618      	movlt	r0, r3
 8006c8e:	e730      	b.n	8006af2 <_printf_float+0xc2>
 8006c90:	2301      	movs	r3, #1
 8006c92:	464a      	mov	r2, r9
 8006c94:	4631      	mov	r1, r6
 8006c96:	4628      	mov	r0, r5
 8006c98:	47b8      	blx	r7
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	f43f af27 	beq.w	8006aee <_printf_float+0xbe>
 8006ca0:	f108 0801 	add.w	r8, r8, #1
 8006ca4:	e7e6      	b.n	8006c74 <_printf_float+0x244>
 8006ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	dc39      	bgt.n	8006d20 <_printf_float+0x2f0>
 8006cac:	4a1b      	ldr	r2, [pc, #108]	; (8006d1c <_printf_float+0x2ec>)
 8006cae:	2301      	movs	r3, #1
 8006cb0:	4631      	mov	r1, r6
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	47b8      	blx	r7
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	f43f af19 	beq.w	8006aee <_printf_float+0xbe>
 8006cbc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	d102      	bne.n	8006cca <_printf_float+0x29a>
 8006cc4:	6823      	ldr	r3, [r4, #0]
 8006cc6:	07d9      	lsls	r1, r3, #31
 8006cc8:	d5d8      	bpl.n	8006c7c <_printf_float+0x24c>
 8006cca:	ee18 3a10 	vmov	r3, s16
 8006cce:	4652      	mov	r2, sl
 8006cd0:	4631      	mov	r1, r6
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	47b8      	blx	r7
 8006cd6:	3001      	adds	r0, #1
 8006cd8:	f43f af09 	beq.w	8006aee <_printf_float+0xbe>
 8006cdc:	f04f 0900 	mov.w	r9, #0
 8006ce0:	f104 0a1a 	add.w	sl, r4, #26
 8006ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce6:	425b      	negs	r3, r3
 8006ce8:	454b      	cmp	r3, r9
 8006cea:	dc01      	bgt.n	8006cf0 <_printf_float+0x2c0>
 8006cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cee:	e792      	b.n	8006c16 <_printf_float+0x1e6>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	4652      	mov	r2, sl
 8006cf4:	4631      	mov	r1, r6
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	47b8      	blx	r7
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	f43f aef7 	beq.w	8006aee <_printf_float+0xbe>
 8006d00:	f109 0901 	add.w	r9, r9, #1
 8006d04:	e7ee      	b.n	8006ce4 <_printf_float+0x2b4>
 8006d06:	bf00      	nop
 8006d08:	7fefffff 	.word	0x7fefffff
 8006d0c:	08009308 	.word	0x08009308
 8006d10:	0800930c 	.word	0x0800930c
 8006d14:	08009310 	.word	0x08009310
 8006d18:	08009314 	.word	0x08009314
 8006d1c:	08009318 	.word	0x08009318
 8006d20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d24:	429a      	cmp	r2, r3
 8006d26:	bfa8      	it	ge
 8006d28:	461a      	movge	r2, r3
 8006d2a:	2a00      	cmp	r2, #0
 8006d2c:	4691      	mov	r9, r2
 8006d2e:	dc37      	bgt.n	8006da0 <_printf_float+0x370>
 8006d30:	f04f 0b00 	mov.w	fp, #0
 8006d34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d38:	f104 021a 	add.w	r2, r4, #26
 8006d3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d3e:	9305      	str	r3, [sp, #20]
 8006d40:	eba3 0309 	sub.w	r3, r3, r9
 8006d44:	455b      	cmp	r3, fp
 8006d46:	dc33      	bgt.n	8006db0 <_printf_float+0x380>
 8006d48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	db3b      	blt.n	8006dc8 <_printf_float+0x398>
 8006d50:	6823      	ldr	r3, [r4, #0]
 8006d52:	07da      	lsls	r2, r3, #31
 8006d54:	d438      	bmi.n	8006dc8 <_printf_float+0x398>
 8006d56:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006d5a:	eba2 0903 	sub.w	r9, r2, r3
 8006d5e:	9b05      	ldr	r3, [sp, #20]
 8006d60:	1ad2      	subs	r2, r2, r3
 8006d62:	4591      	cmp	r9, r2
 8006d64:	bfa8      	it	ge
 8006d66:	4691      	movge	r9, r2
 8006d68:	f1b9 0f00 	cmp.w	r9, #0
 8006d6c:	dc35      	bgt.n	8006dda <_printf_float+0x3aa>
 8006d6e:	f04f 0800 	mov.w	r8, #0
 8006d72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d76:	f104 0a1a 	add.w	sl, r4, #26
 8006d7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d7e:	1a9b      	subs	r3, r3, r2
 8006d80:	eba3 0309 	sub.w	r3, r3, r9
 8006d84:	4543      	cmp	r3, r8
 8006d86:	f77f af79 	ble.w	8006c7c <_printf_float+0x24c>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	4652      	mov	r2, sl
 8006d8e:	4631      	mov	r1, r6
 8006d90:	4628      	mov	r0, r5
 8006d92:	47b8      	blx	r7
 8006d94:	3001      	adds	r0, #1
 8006d96:	f43f aeaa 	beq.w	8006aee <_printf_float+0xbe>
 8006d9a:	f108 0801 	add.w	r8, r8, #1
 8006d9e:	e7ec      	b.n	8006d7a <_printf_float+0x34a>
 8006da0:	4613      	mov	r3, r2
 8006da2:	4631      	mov	r1, r6
 8006da4:	4642      	mov	r2, r8
 8006da6:	4628      	mov	r0, r5
 8006da8:	47b8      	blx	r7
 8006daa:	3001      	adds	r0, #1
 8006dac:	d1c0      	bne.n	8006d30 <_printf_float+0x300>
 8006dae:	e69e      	b.n	8006aee <_printf_float+0xbe>
 8006db0:	2301      	movs	r3, #1
 8006db2:	4631      	mov	r1, r6
 8006db4:	4628      	mov	r0, r5
 8006db6:	9205      	str	r2, [sp, #20]
 8006db8:	47b8      	blx	r7
 8006dba:	3001      	adds	r0, #1
 8006dbc:	f43f ae97 	beq.w	8006aee <_printf_float+0xbe>
 8006dc0:	9a05      	ldr	r2, [sp, #20]
 8006dc2:	f10b 0b01 	add.w	fp, fp, #1
 8006dc6:	e7b9      	b.n	8006d3c <_printf_float+0x30c>
 8006dc8:	ee18 3a10 	vmov	r3, s16
 8006dcc:	4652      	mov	r2, sl
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	47b8      	blx	r7
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	d1be      	bne.n	8006d56 <_printf_float+0x326>
 8006dd8:	e689      	b.n	8006aee <_printf_float+0xbe>
 8006dda:	9a05      	ldr	r2, [sp, #20]
 8006ddc:	464b      	mov	r3, r9
 8006dde:	4442      	add	r2, r8
 8006de0:	4631      	mov	r1, r6
 8006de2:	4628      	mov	r0, r5
 8006de4:	47b8      	blx	r7
 8006de6:	3001      	adds	r0, #1
 8006de8:	d1c1      	bne.n	8006d6e <_printf_float+0x33e>
 8006dea:	e680      	b.n	8006aee <_printf_float+0xbe>
 8006dec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dee:	2a01      	cmp	r2, #1
 8006df0:	dc01      	bgt.n	8006df6 <_printf_float+0x3c6>
 8006df2:	07db      	lsls	r3, r3, #31
 8006df4:	d53a      	bpl.n	8006e6c <_printf_float+0x43c>
 8006df6:	2301      	movs	r3, #1
 8006df8:	4642      	mov	r2, r8
 8006dfa:	4631      	mov	r1, r6
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	47b8      	blx	r7
 8006e00:	3001      	adds	r0, #1
 8006e02:	f43f ae74 	beq.w	8006aee <_printf_float+0xbe>
 8006e06:	ee18 3a10 	vmov	r3, s16
 8006e0a:	4652      	mov	r2, sl
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4628      	mov	r0, r5
 8006e10:	47b8      	blx	r7
 8006e12:	3001      	adds	r0, #1
 8006e14:	f43f ae6b 	beq.w	8006aee <_printf_float+0xbe>
 8006e18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	2300      	movs	r3, #0
 8006e20:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006e24:	f7f9 fe50 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e28:	b9d8      	cbnz	r0, 8006e62 <_printf_float+0x432>
 8006e2a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006e2e:	f108 0201 	add.w	r2, r8, #1
 8006e32:	4631      	mov	r1, r6
 8006e34:	4628      	mov	r0, r5
 8006e36:	47b8      	blx	r7
 8006e38:	3001      	adds	r0, #1
 8006e3a:	d10e      	bne.n	8006e5a <_printf_float+0x42a>
 8006e3c:	e657      	b.n	8006aee <_printf_float+0xbe>
 8006e3e:	2301      	movs	r3, #1
 8006e40:	4652      	mov	r2, sl
 8006e42:	4631      	mov	r1, r6
 8006e44:	4628      	mov	r0, r5
 8006e46:	47b8      	blx	r7
 8006e48:	3001      	adds	r0, #1
 8006e4a:	f43f ae50 	beq.w	8006aee <_printf_float+0xbe>
 8006e4e:	f108 0801 	add.w	r8, r8, #1
 8006e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e54:	3b01      	subs	r3, #1
 8006e56:	4543      	cmp	r3, r8
 8006e58:	dcf1      	bgt.n	8006e3e <_printf_float+0x40e>
 8006e5a:	464b      	mov	r3, r9
 8006e5c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e60:	e6da      	b.n	8006c18 <_printf_float+0x1e8>
 8006e62:	f04f 0800 	mov.w	r8, #0
 8006e66:	f104 0a1a 	add.w	sl, r4, #26
 8006e6a:	e7f2      	b.n	8006e52 <_printf_float+0x422>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	4642      	mov	r2, r8
 8006e70:	e7df      	b.n	8006e32 <_printf_float+0x402>
 8006e72:	2301      	movs	r3, #1
 8006e74:	464a      	mov	r2, r9
 8006e76:	4631      	mov	r1, r6
 8006e78:	4628      	mov	r0, r5
 8006e7a:	47b8      	blx	r7
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	f43f ae36 	beq.w	8006aee <_printf_float+0xbe>
 8006e82:	f108 0801 	add.w	r8, r8, #1
 8006e86:	68e3      	ldr	r3, [r4, #12]
 8006e88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e8a:	1a5b      	subs	r3, r3, r1
 8006e8c:	4543      	cmp	r3, r8
 8006e8e:	dcf0      	bgt.n	8006e72 <_printf_float+0x442>
 8006e90:	e6f8      	b.n	8006c84 <_printf_float+0x254>
 8006e92:	f04f 0800 	mov.w	r8, #0
 8006e96:	f104 0919 	add.w	r9, r4, #25
 8006e9a:	e7f4      	b.n	8006e86 <_printf_float+0x456>

08006e9c <_printf_common>:
 8006e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea0:	4616      	mov	r6, r2
 8006ea2:	4699      	mov	r9, r3
 8006ea4:	688a      	ldr	r2, [r1, #8]
 8006ea6:	690b      	ldr	r3, [r1, #16]
 8006ea8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006eac:	4293      	cmp	r3, r2
 8006eae:	bfb8      	it	lt
 8006eb0:	4613      	movlt	r3, r2
 8006eb2:	6033      	str	r3, [r6, #0]
 8006eb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006eb8:	4607      	mov	r7, r0
 8006eba:	460c      	mov	r4, r1
 8006ebc:	b10a      	cbz	r2, 8006ec2 <_printf_common+0x26>
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	6033      	str	r3, [r6, #0]
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	0699      	lsls	r1, r3, #26
 8006ec6:	bf42      	ittt	mi
 8006ec8:	6833      	ldrmi	r3, [r6, #0]
 8006eca:	3302      	addmi	r3, #2
 8006ecc:	6033      	strmi	r3, [r6, #0]
 8006ece:	6825      	ldr	r5, [r4, #0]
 8006ed0:	f015 0506 	ands.w	r5, r5, #6
 8006ed4:	d106      	bne.n	8006ee4 <_printf_common+0x48>
 8006ed6:	f104 0a19 	add.w	sl, r4, #25
 8006eda:	68e3      	ldr	r3, [r4, #12]
 8006edc:	6832      	ldr	r2, [r6, #0]
 8006ede:	1a9b      	subs	r3, r3, r2
 8006ee0:	42ab      	cmp	r3, r5
 8006ee2:	dc26      	bgt.n	8006f32 <_printf_common+0x96>
 8006ee4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ee8:	1e13      	subs	r3, r2, #0
 8006eea:	6822      	ldr	r2, [r4, #0]
 8006eec:	bf18      	it	ne
 8006eee:	2301      	movne	r3, #1
 8006ef0:	0692      	lsls	r2, r2, #26
 8006ef2:	d42b      	bmi.n	8006f4c <_printf_common+0xb0>
 8006ef4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ef8:	4649      	mov	r1, r9
 8006efa:	4638      	mov	r0, r7
 8006efc:	47c0      	blx	r8
 8006efe:	3001      	adds	r0, #1
 8006f00:	d01e      	beq.n	8006f40 <_printf_common+0xa4>
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	6922      	ldr	r2, [r4, #16]
 8006f06:	f003 0306 	and.w	r3, r3, #6
 8006f0a:	2b04      	cmp	r3, #4
 8006f0c:	bf02      	ittt	eq
 8006f0e:	68e5      	ldreq	r5, [r4, #12]
 8006f10:	6833      	ldreq	r3, [r6, #0]
 8006f12:	1aed      	subeq	r5, r5, r3
 8006f14:	68a3      	ldr	r3, [r4, #8]
 8006f16:	bf0c      	ite	eq
 8006f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f1c:	2500      	movne	r5, #0
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	bfc4      	itt	gt
 8006f22:	1a9b      	subgt	r3, r3, r2
 8006f24:	18ed      	addgt	r5, r5, r3
 8006f26:	2600      	movs	r6, #0
 8006f28:	341a      	adds	r4, #26
 8006f2a:	42b5      	cmp	r5, r6
 8006f2c:	d11a      	bne.n	8006f64 <_printf_common+0xc8>
 8006f2e:	2000      	movs	r0, #0
 8006f30:	e008      	b.n	8006f44 <_printf_common+0xa8>
 8006f32:	2301      	movs	r3, #1
 8006f34:	4652      	mov	r2, sl
 8006f36:	4649      	mov	r1, r9
 8006f38:	4638      	mov	r0, r7
 8006f3a:	47c0      	blx	r8
 8006f3c:	3001      	adds	r0, #1
 8006f3e:	d103      	bne.n	8006f48 <_printf_common+0xac>
 8006f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f48:	3501      	adds	r5, #1
 8006f4a:	e7c6      	b.n	8006eda <_printf_common+0x3e>
 8006f4c:	18e1      	adds	r1, r4, r3
 8006f4e:	1c5a      	adds	r2, r3, #1
 8006f50:	2030      	movs	r0, #48	; 0x30
 8006f52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f56:	4422      	add	r2, r4
 8006f58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f60:	3302      	adds	r3, #2
 8006f62:	e7c7      	b.n	8006ef4 <_printf_common+0x58>
 8006f64:	2301      	movs	r3, #1
 8006f66:	4622      	mov	r2, r4
 8006f68:	4649      	mov	r1, r9
 8006f6a:	4638      	mov	r0, r7
 8006f6c:	47c0      	blx	r8
 8006f6e:	3001      	adds	r0, #1
 8006f70:	d0e6      	beq.n	8006f40 <_printf_common+0xa4>
 8006f72:	3601      	adds	r6, #1
 8006f74:	e7d9      	b.n	8006f2a <_printf_common+0x8e>
	...

08006f78 <_printf_i>:
 8006f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f7c:	7e0f      	ldrb	r7, [r1, #24]
 8006f7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f80:	2f78      	cmp	r7, #120	; 0x78
 8006f82:	4691      	mov	r9, r2
 8006f84:	4680      	mov	r8, r0
 8006f86:	460c      	mov	r4, r1
 8006f88:	469a      	mov	sl, r3
 8006f8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f8e:	d807      	bhi.n	8006fa0 <_printf_i+0x28>
 8006f90:	2f62      	cmp	r7, #98	; 0x62
 8006f92:	d80a      	bhi.n	8006faa <_printf_i+0x32>
 8006f94:	2f00      	cmp	r7, #0
 8006f96:	f000 80d4 	beq.w	8007142 <_printf_i+0x1ca>
 8006f9a:	2f58      	cmp	r7, #88	; 0x58
 8006f9c:	f000 80c0 	beq.w	8007120 <_printf_i+0x1a8>
 8006fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006fa8:	e03a      	b.n	8007020 <_printf_i+0xa8>
 8006faa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006fae:	2b15      	cmp	r3, #21
 8006fb0:	d8f6      	bhi.n	8006fa0 <_printf_i+0x28>
 8006fb2:	a101      	add	r1, pc, #4	; (adr r1, 8006fb8 <_printf_i+0x40>)
 8006fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fb8:	08007011 	.word	0x08007011
 8006fbc:	08007025 	.word	0x08007025
 8006fc0:	08006fa1 	.word	0x08006fa1
 8006fc4:	08006fa1 	.word	0x08006fa1
 8006fc8:	08006fa1 	.word	0x08006fa1
 8006fcc:	08006fa1 	.word	0x08006fa1
 8006fd0:	08007025 	.word	0x08007025
 8006fd4:	08006fa1 	.word	0x08006fa1
 8006fd8:	08006fa1 	.word	0x08006fa1
 8006fdc:	08006fa1 	.word	0x08006fa1
 8006fe0:	08006fa1 	.word	0x08006fa1
 8006fe4:	08007129 	.word	0x08007129
 8006fe8:	08007051 	.word	0x08007051
 8006fec:	080070e3 	.word	0x080070e3
 8006ff0:	08006fa1 	.word	0x08006fa1
 8006ff4:	08006fa1 	.word	0x08006fa1
 8006ff8:	0800714b 	.word	0x0800714b
 8006ffc:	08006fa1 	.word	0x08006fa1
 8007000:	08007051 	.word	0x08007051
 8007004:	08006fa1 	.word	0x08006fa1
 8007008:	08006fa1 	.word	0x08006fa1
 800700c:	080070eb 	.word	0x080070eb
 8007010:	682b      	ldr	r3, [r5, #0]
 8007012:	1d1a      	adds	r2, r3, #4
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	602a      	str	r2, [r5, #0]
 8007018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800701c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007020:	2301      	movs	r3, #1
 8007022:	e09f      	b.n	8007164 <_printf_i+0x1ec>
 8007024:	6820      	ldr	r0, [r4, #0]
 8007026:	682b      	ldr	r3, [r5, #0]
 8007028:	0607      	lsls	r7, r0, #24
 800702a:	f103 0104 	add.w	r1, r3, #4
 800702e:	6029      	str	r1, [r5, #0]
 8007030:	d501      	bpl.n	8007036 <_printf_i+0xbe>
 8007032:	681e      	ldr	r6, [r3, #0]
 8007034:	e003      	b.n	800703e <_printf_i+0xc6>
 8007036:	0646      	lsls	r6, r0, #25
 8007038:	d5fb      	bpl.n	8007032 <_printf_i+0xba>
 800703a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800703e:	2e00      	cmp	r6, #0
 8007040:	da03      	bge.n	800704a <_printf_i+0xd2>
 8007042:	232d      	movs	r3, #45	; 0x2d
 8007044:	4276      	negs	r6, r6
 8007046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800704a:	485a      	ldr	r0, [pc, #360]	; (80071b4 <_printf_i+0x23c>)
 800704c:	230a      	movs	r3, #10
 800704e:	e012      	b.n	8007076 <_printf_i+0xfe>
 8007050:	682b      	ldr	r3, [r5, #0]
 8007052:	6820      	ldr	r0, [r4, #0]
 8007054:	1d19      	adds	r1, r3, #4
 8007056:	6029      	str	r1, [r5, #0]
 8007058:	0605      	lsls	r5, r0, #24
 800705a:	d501      	bpl.n	8007060 <_printf_i+0xe8>
 800705c:	681e      	ldr	r6, [r3, #0]
 800705e:	e002      	b.n	8007066 <_printf_i+0xee>
 8007060:	0641      	lsls	r1, r0, #25
 8007062:	d5fb      	bpl.n	800705c <_printf_i+0xe4>
 8007064:	881e      	ldrh	r6, [r3, #0]
 8007066:	4853      	ldr	r0, [pc, #332]	; (80071b4 <_printf_i+0x23c>)
 8007068:	2f6f      	cmp	r7, #111	; 0x6f
 800706a:	bf0c      	ite	eq
 800706c:	2308      	moveq	r3, #8
 800706e:	230a      	movne	r3, #10
 8007070:	2100      	movs	r1, #0
 8007072:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007076:	6865      	ldr	r5, [r4, #4]
 8007078:	60a5      	str	r5, [r4, #8]
 800707a:	2d00      	cmp	r5, #0
 800707c:	bfa2      	ittt	ge
 800707e:	6821      	ldrge	r1, [r4, #0]
 8007080:	f021 0104 	bicge.w	r1, r1, #4
 8007084:	6021      	strge	r1, [r4, #0]
 8007086:	b90e      	cbnz	r6, 800708c <_printf_i+0x114>
 8007088:	2d00      	cmp	r5, #0
 800708a:	d04b      	beq.n	8007124 <_printf_i+0x1ac>
 800708c:	4615      	mov	r5, r2
 800708e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007092:	fb03 6711 	mls	r7, r3, r1, r6
 8007096:	5dc7      	ldrb	r7, [r0, r7]
 8007098:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800709c:	4637      	mov	r7, r6
 800709e:	42bb      	cmp	r3, r7
 80070a0:	460e      	mov	r6, r1
 80070a2:	d9f4      	bls.n	800708e <_printf_i+0x116>
 80070a4:	2b08      	cmp	r3, #8
 80070a6:	d10b      	bne.n	80070c0 <_printf_i+0x148>
 80070a8:	6823      	ldr	r3, [r4, #0]
 80070aa:	07de      	lsls	r6, r3, #31
 80070ac:	d508      	bpl.n	80070c0 <_printf_i+0x148>
 80070ae:	6923      	ldr	r3, [r4, #16]
 80070b0:	6861      	ldr	r1, [r4, #4]
 80070b2:	4299      	cmp	r1, r3
 80070b4:	bfde      	ittt	le
 80070b6:	2330      	movle	r3, #48	; 0x30
 80070b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070bc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80070c0:	1b52      	subs	r2, r2, r5
 80070c2:	6122      	str	r2, [r4, #16]
 80070c4:	f8cd a000 	str.w	sl, [sp]
 80070c8:	464b      	mov	r3, r9
 80070ca:	aa03      	add	r2, sp, #12
 80070cc:	4621      	mov	r1, r4
 80070ce:	4640      	mov	r0, r8
 80070d0:	f7ff fee4 	bl	8006e9c <_printf_common>
 80070d4:	3001      	adds	r0, #1
 80070d6:	d14a      	bne.n	800716e <_printf_i+0x1f6>
 80070d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070dc:	b004      	add	sp, #16
 80070de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	f043 0320 	orr.w	r3, r3, #32
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	4833      	ldr	r0, [pc, #204]	; (80071b8 <_printf_i+0x240>)
 80070ec:	2778      	movs	r7, #120	; 0x78
 80070ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80070f2:	6823      	ldr	r3, [r4, #0]
 80070f4:	6829      	ldr	r1, [r5, #0]
 80070f6:	061f      	lsls	r7, r3, #24
 80070f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80070fc:	d402      	bmi.n	8007104 <_printf_i+0x18c>
 80070fe:	065f      	lsls	r7, r3, #25
 8007100:	bf48      	it	mi
 8007102:	b2b6      	uxthmi	r6, r6
 8007104:	07df      	lsls	r7, r3, #31
 8007106:	bf48      	it	mi
 8007108:	f043 0320 	orrmi.w	r3, r3, #32
 800710c:	6029      	str	r1, [r5, #0]
 800710e:	bf48      	it	mi
 8007110:	6023      	strmi	r3, [r4, #0]
 8007112:	b91e      	cbnz	r6, 800711c <_printf_i+0x1a4>
 8007114:	6823      	ldr	r3, [r4, #0]
 8007116:	f023 0320 	bic.w	r3, r3, #32
 800711a:	6023      	str	r3, [r4, #0]
 800711c:	2310      	movs	r3, #16
 800711e:	e7a7      	b.n	8007070 <_printf_i+0xf8>
 8007120:	4824      	ldr	r0, [pc, #144]	; (80071b4 <_printf_i+0x23c>)
 8007122:	e7e4      	b.n	80070ee <_printf_i+0x176>
 8007124:	4615      	mov	r5, r2
 8007126:	e7bd      	b.n	80070a4 <_printf_i+0x12c>
 8007128:	682b      	ldr	r3, [r5, #0]
 800712a:	6826      	ldr	r6, [r4, #0]
 800712c:	6961      	ldr	r1, [r4, #20]
 800712e:	1d18      	adds	r0, r3, #4
 8007130:	6028      	str	r0, [r5, #0]
 8007132:	0635      	lsls	r5, r6, #24
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	d501      	bpl.n	800713c <_printf_i+0x1c4>
 8007138:	6019      	str	r1, [r3, #0]
 800713a:	e002      	b.n	8007142 <_printf_i+0x1ca>
 800713c:	0670      	lsls	r0, r6, #25
 800713e:	d5fb      	bpl.n	8007138 <_printf_i+0x1c0>
 8007140:	8019      	strh	r1, [r3, #0]
 8007142:	2300      	movs	r3, #0
 8007144:	6123      	str	r3, [r4, #16]
 8007146:	4615      	mov	r5, r2
 8007148:	e7bc      	b.n	80070c4 <_printf_i+0x14c>
 800714a:	682b      	ldr	r3, [r5, #0]
 800714c:	1d1a      	adds	r2, r3, #4
 800714e:	602a      	str	r2, [r5, #0]
 8007150:	681d      	ldr	r5, [r3, #0]
 8007152:	6862      	ldr	r2, [r4, #4]
 8007154:	2100      	movs	r1, #0
 8007156:	4628      	mov	r0, r5
 8007158:	f7f9 f83a 	bl	80001d0 <memchr>
 800715c:	b108      	cbz	r0, 8007162 <_printf_i+0x1ea>
 800715e:	1b40      	subs	r0, r0, r5
 8007160:	6060      	str	r0, [r4, #4]
 8007162:	6863      	ldr	r3, [r4, #4]
 8007164:	6123      	str	r3, [r4, #16]
 8007166:	2300      	movs	r3, #0
 8007168:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800716c:	e7aa      	b.n	80070c4 <_printf_i+0x14c>
 800716e:	6923      	ldr	r3, [r4, #16]
 8007170:	462a      	mov	r2, r5
 8007172:	4649      	mov	r1, r9
 8007174:	4640      	mov	r0, r8
 8007176:	47d0      	blx	sl
 8007178:	3001      	adds	r0, #1
 800717a:	d0ad      	beq.n	80070d8 <_printf_i+0x160>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	079b      	lsls	r3, r3, #30
 8007180:	d413      	bmi.n	80071aa <_printf_i+0x232>
 8007182:	68e0      	ldr	r0, [r4, #12]
 8007184:	9b03      	ldr	r3, [sp, #12]
 8007186:	4298      	cmp	r0, r3
 8007188:	bfb8      	it	lt
 800718a:	4618      	movlt	r0, r3
 800718c:	e7a6      	b.n	80070dc <_printf_i+0x164>
 800718e:	2301      	movs	r3, #1
 8007190:	4632      	mov	r2, r6
 8007192:	4649      	mov	r1, r9
 8007194:	4640      	mov	r0, r8
 8007196:	47d0      	blx	sl
 8007198:	3001      	adds	r0, #1
 800719a:	d09d      	beq.n	80070d8 <_printf_i+0x160>
 800719c:	3501      	adds	r5, #1
 800719e:	68e3      	ldr	r3, [r4, #12]
 80071a0:	9903      	ldr	r1, [sp, #12]
 80071a2:	1a5b      	subs	r3, r3, r1
 80071a4:	42ab      	cmp	r3, r5
 80071a6:	dcf2      	bgt.n	800718e <_printf_i+0x216>
 80071a8:	e7eb      	b.n	8007182 <_printf_i+0x20a>
 80071aa:	2500      	movs	r5, #0
 80071ac:	f104 0619 	add.w	r6, r4, #25
 80071b0:	e7f5      	b.n	800719e <_printf_i+0x226>
 80071b2:	bf00      	nop
 80071b4:	0800931a 	.word	0x0800931a
 80071b8:	0800932b 	.word	0x0800932b

080071bc <std>:
 80071bc:	2300      	movs	r3, #0
 80071be:	b510      	push	{r4, lr}
 80071c0:	4604      	mov	r4, r0
 80071c2:	e9c0 3300 	strd	r3, r3, [r0]
 80071c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071ca:	6083      	str	r3, [r0, #8]
 80071cc:	8181      	strh	r1, [r0, #12]
 80071ce:	6643      	str	r3, [r0, #100]	; 0x64
 80071d0:	81c2      	strh	r2, [r0, #14]
 80071d2:	6183      	str	r3, [r0, #24]
 80071d4:	4619      	mov	r1, r3
 80071d6:	2208      	movs	r2, #8
 80071d8:	305c      	adds	r0, #92	; 0x5c
 80071da:	f000 f8c3 	bl	8007364 <memset>
 80071de:	4b0d      	ldr	r3, [pc, #52]	; (8007214 <std+0x58>)
 80071e0:	6263      	str	r3, [r4, #36]	; 0x24
 80071e2:	4b0d      	ldr	r3, [pc, #52]	; (8007218 <std+0x5c>)
 80071e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80071e6:	4b0d      	ldr	r3, [pc, #52]	; (800721c <std+0x60>)
 80071e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80071ea:	4b0d      	ldr	r3, [pc, #52]	; (8007220 <std+0x64>)
 80071ec:	6323      	str	r3, [r4, #48]	; 0x30
 80071ee:	4b0d      	ldr	r3, [pc, #52]	; (8007224 <std+0x68>)
 80071f0:	6224      	str	r4, [r4, #32]
 80071f2:	429c      	cmp	r4, r3
 80071f4:	d006      	beq.n	8007204 <std+0x48>
 80071f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80071fa:	4294      	cmp	r4, r2
 80071fc:	d002      	beq.n	8007204 <std+0x48>
 80071fe:	33d0      	adds	r3, #208	; 0xd0
 8007200:	429c      	cmp	r4, r3
 8007202:	d105      	bne.n	8007210 <std+0x54>
 8007204:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800720c:	f000 b8e0 	b.w	80073d0 <__retarget_lock_init_recursive>
 8007210:	bd10      	pop	{r4, pc}
 8007212:	bf00      	nop
 8007214:	08008d31 	.word	0x08008d31
 8007218:	08008d53 	.word	0x08008d53
 800721c:	08008d8b 	.word	0x08008d8b
 8007220:	08008daf 	.word	0x08008daf
 8007224:	200009f8 	.word	0x200009f8

08007228 <stdio_exit_handler>:
 8007228:	4a02      	ldr	r2, [pc, #8]	; (8007234 <stdio_exit_handler+0xc>)
 800722a:	4903      	ldr	r1, [pc, #12]	; (8007238 <stdio_exit_handler+0x10>)
 800722c:	4803      	ldr	r0, [pc, #12]	; (800723c <stdio_exit_handler+0x14>)
 800722e:	f000 b869 	b.w	8007304 <_fwalk_sglue>
 8007232:	bf00      	nop
 8007234:	20000040 	.word	0x20000040
 8007238:	080085d1 	.word	0x080085d1
 800723c:	2000004c 	.word	0x2000004c

08007240 <cleanup_stdio>:
 8007240:	6841      	ldr	r1, [r0, #4]
 8007242:	4b0c      	ldr	r3, [pc, #48]	; (8007274 <cleanup_stdio+0x34>)
 8007244:	4299      	cmp	r1, r3
 8007246:	b510      	push	{r4, lr}
 8007248:	4604      	mov	r4, r0
 800724a:	d001      	beq.n	8007250 <cleanup_stdio+0x10>
 800724c:	f001 f9c0 	bl	80085d0 <_fflush_r>
 8007250:	68a1      	ldr	r1, [r4, #8]
 8007252:	4b09      	ldr	r3, [pc, #36]	; (8007278 <cleanup_stdio+0x38>)
 8007254:	4299      	cmp	r1, r3
 8007256:	d002      	beq.n	800725e <cleanup_stdio+0x1e>
 8007258:	4620      	mov	r0, r4
 800725a:	f001 f9b9 	bl	80085d0 <_fflush_r>
 800725e:	68e1      	ldr	r1, [r4, #12]
 8007260:	4b06      	ldr	r3, [pc, #24]	; (800727c <cleanup_stdio+0x3c>)
 8007262:	4299      	cmp	r1, r3
 8007264:	d004      	beq.n	8007270 <cleanup_stdio+0x30>
 8007266:	4620      	mov	r0, r4
 8007268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800726c:	f001 b9b0 	b.w	80085d0 <_fflush_r>
 8007270:	bd10      	pop	{r4, pc}
 8007272:	bf00      	nop
 8007274:	200009f8 	.word	0x200009f8
 8007278:	20000a60 	.word	0x20000a60
 800727c:	20000ac8 	.word	0x20000ac8

08007280 <global_stdio_init.part.0>:
 8007280:	b510      	push	{r4, lr}
 8007282:	4b0b      	ldr	r3, [pc, #44]	; (80072b0 <global_stdio_init.part.0+0x30>)
 8007284:	4c0b      	ldr	r4, [pc, #44]	; (80072b4 <global_stdio_init.part.0+0x34>)
 8007286:	4a0c      	ldr	r2, [pc, #48]	; (80072b8 <global_stdio_init.part.0+0x38>)
 8007288:	601a      	str	r2, [r3, #0]
 800728a:	4620      	mov	r0, r4
 800728c:	2200      	movs	r2, #0
 800728e:	2104      	movs	r1, #4
 8007290:	f7ff ff94 	bl	80071bc <std>
 8007294:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007298:	2201      	movs	r2, #1
 800729a:	2109      	movs	r1, #9
 800729c:	f7ff ff8e 	bl	80071bc <std>
 80072a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80072a4:	2202      	movs	r2, #2
 80072a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072aa:	2112      	movs	r1, #18
 80072ac:	f7ff bf86 	b.w	80071bc <std>
 80072b0:	20000b30 	.word	0x20000b30
 80072b4:	200009f8 	.word	0x200009f8
 80072b8:	08007229 	.word	0x08007229

080072bc <__sfp_lock_acquire>:
 80072bc:	4801      	ldr	r0, [pc, #4]	; (80072c4 <__sfp_lock_acquire+0x8>)
 80072be:	f000 b888 	b.w	80073d2 <__retarget_lock_acquire_recursive>
 80072c2:	bf00      	nop
 80072c4:	20000b35 	.word	0x20000b35

080072c8 <__sfp_lock_release>:
 80072c8:	4801      	ldr	r0, [pc, #4]	; (80072d0 <__sfp_lock_release+0x8>)
 80072ca:	f000 b883 	b.w	80073d4 <__retarget_lock_release_recursive>
 80072ce:	bf00      	nop
 80072d0:	20000b35 	.word	0x20000b35

080072d4 <__sinit>:
 80072d4:	b510      	push	{r4, lr}
 80072d6:	4604      	mov	r4, r0
 80072d8:	f7ff fff0 	bl	80072bc <__sfp_lock_acquire>
 80072dc:	6a23      	ldr	r3, [r4, #32]
 80072de:	b11b      	cbz	r3, 80072e8 <__sinit+0x14>
 80072e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072e4:	f7ff bff0 	b.w	80072c8 <__sfp_lock_release>
 80072e8:	4b04      	ldr	r3, [pc, #16]	; (80072fc <__sinit+0x28>)
 80072ea:	6223      	str	r3, [r4, #32]
 80072ec:	4b04      	ldr	r3, [pc, #16]	; (8007300 <__sinit+0x2c>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1f5      	bne.n	80072e0 <__sinit+0xc>
 80072f4:	f7ff ffc4 	bl	8007280 <global_stdio_init.part.0>
 80072f8:	e7f2      	b.n	80072e0 <__sinit+0xc>
 80072fa:	bf00      	nop
 80072fc:	08007241 	.word	0x08007241
 8007300:	20000b30 	.word	0x20000b30

08007304 <_fwalk_sglue>:
 8007304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007308:	4607      	mov	r7, r0
 800730a:	4688      	mov	r8, r1
 800730c:	4614      	mov	r4, r2
 800730e:	2600      	movs	r6, #0
 8007310:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007314:	f1b9 0901 	subs.w	r9, r9, #1
 8007318:	d505      	bpl.n	8007326 <_fwalk_sglue+0x22>
 800731a:	6824      	ldr	r4, [r4, #0]
 800731c:	2c00      	cmp	r4, #0
 800731e:	d1f7      	bne.n	8007310 <_fwalk_sglue+0xc>
 8007320:	4630      	mov	r0, r6
 8007322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007326:	89ab      	ldrh	r3, [r5, #12]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d907      	bls.n	800733c <_fwalk_sglue+0x38>
 800732c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007330:	3301      	adds	r3, #1
 8007332:	d003      	beq.n	800733c <_fwalk_sglue+0x38>
 8007334:	4629      	mov	r1, r5
 8007336:	4638      	mov	r0, r7
 8007338:	47c0      	blx	r8
 800733a:	4306      	orrs	r6, r0
 800733c:	3568      	adds	r5, #104	; 0x68
 800733e:	e7e9      	b.n	8007314 <_fwalk_sglue+0x10>

08007340 <iprintf>:
 8007340:	b40f      	push	{r0, r1, r2, r3}
 8007342:	b507      	push	{r0, r1, r2, lr}
 8007344:	4906      	ldr	r1, [pc, #24]	; (8007360 <iprintf+0x20>)
 8007346:	ab04      	add	r3, sp, #16
 8007348:	6808      	ldr	r0, [r1, #0]
 800734a:	f853 2b04 	ldr.w	r2, [r3], #4
 800734e:	6881      	ldr	r1, [r0, #8]
 8007350:	9301      	str	r3, [sp, #4]
 8007352:	f000 fef5 	bl	8008140 <_vfiprintf_r>
 8007356:	b003      	add	sp, #12
 8007358:	f85d eb04 	ldr.w	lr, [sp], #4
 800735c:	b004      	add	sp, #16
 800735e:	4770      	bx	lr
 8007360:	20000098 	.word	0x20000098

08007364 <memset>:
 8007364:	4402      	add	r2, r0
 8007366:	4603      	mov	r3, r0
 8007368:	4293      	cmp	r3, r2
 800736a:	d100      	bne.n	800736e <memset+0xa>
 800736c:	4770      	bx	lr
 800736e:	f803 1b01 	strb.w	r1, [r3], #1
 8007372:	e7f9      	b.n	8007368 <memset+0x4>

08007374 <_localeconv_r>:
 8007374:	4800      	ldr	r0, [pc, #0]	; (8007378 <_localeconv_r+0x4>)
 8007376:	4770      	bx	lr
 8007378:	2000018c 	.word	0x2000018c

0800737c <__errno>:
 800737c:	4b01      	ldr	r3, [pc, #4]	; (8007384 <__errno+0x8>)
 800737e:	6818      	ldr	r0, [r3, #0]
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	20000098 	.word	0x20000098

08007388 <__libc_init_array>:
 8007388:	b570      	push	{r4, r5, r6, lr}
 800738a:	4d0d      	ldr	r5, [pc, #52]	; (80073c0 <__libc_init_array+0x38>)
 800738c:	4c0d      	ldr	r4, [pc, #52]	; (80073c4 <__libc_init_array+0x3c>)
 800738e:	1b64      	subs	r4, r4, r5
 8007390:	10a4      	asrs	r4, r4, #2
 8007392:	2600      	movs	r6, #0
 8007394:	42a6      	cmp	r6, r4
 8007396:	d109      	bne.n	80073ac <__libc_init_array+0x24>
 8007398:	4d0b      	ldr	r5, [pc, #44]	; (80073c8 <__libc_init_array+0x40>)
 800739a:	4c0c      	ldr	r4, [pc, #48]	; (80073cc <__libc_init_array+0x44>)
 800739c:	f001 ff76 	bl	800928c <_init>
 80073a0:	1b64      	subs	r4, r4, r5
 80073a2:	10a4      	asrs	r4, r4, #2
 80073a4:	2600      	movs	r6, #0
 80073a6:	42a6      	cmp	r6, r4
 80073a8:	d105      	bne.n	80073b6 <__libc_init_array+0x2e>
 80073aa:	bd70      	pop	{r4, r5, r6, pc}
 80073ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80073b0:	4798      	blx	r3
 80073b2:	3601      	adds	r6, #1
 80073b4:	e7ee      	b.n	8007394 <__libc_init_array+0xc>
 80073b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073ba:	4798      	blx	r3
 80073bc:	3601      	adds	r6, #1
 80073be:	e7f2      	b.n	80073a6 <__libc_init_array+0x1e>
 80073c0:	08009684 	.word	0x08009684
 80073c4:	08009684 	.word	0x08009684
 80073c8:	08009684 	.word	0x08009684
 80073cc:	08009688 	.word	0x08009688

080073d0 <__retarget_lock_init_recursive>:
 80073d0:	4770      	bx	lr

080073d2 <__retarget_lock_acquire_recursive>:
 80073d2:	4770      	bx	lr

080073d4 <__retarget_lock_release_recursive>:
 80073d4:	4770      	bx	lr

080073d6 <memcpy>:
 80073d6:	440a      	add	r2, r1
 80073d8:	4291      	cmp	r1, r2
 80073da:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80073de:	d100      	bne.n	80073e2 <memcpy+0xc>
 80073e0:	4770      	bx	lr
 80073e2:	b510      	push	{r4, lr}
 80073e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073ec:	4291      	cmp	r1, r2
 80073ee:	d1f9      	bne.n	80073e4 <memcpy+0xe>
 80073f0:	bd10      	pop	{r4, pc}

080073f2 <quorem>:
 80073f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f6:	6903      	ldr	r3, [r0, #16]
 80073f8:	690c      	ldr	r4, [r1, #16]
 80073fa:	42a3      	cmp	r3, r4
 80073fc:	4607      	mov	r7, r0
 80073fe:	db7e      	blt.n	80074fe <quorem+0x10c>
 8007400:	3c01      	subs	r4, #1
 8007402:	f101 0814 	add.w	r8, r1, #20
 8007406:	f100 0514 	add.w	r5, r0, #20
 800740a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800740e:	9301      	str	r3, [sp, #4]
 8007410:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007414:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007418:	3301      	adds	r3, #1
 800741a:	429a      	cmp	r2, r3
 800741c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007420:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007424:	fbb2 f6f3 	udiv	r6, r2, r3
 8007428:	d331      	bcc.n	800748e <quorem+0x9c>
 800742a:	f04f 0e00 	mov.w	lr, #0
 800742e:	4640      	mov	r0, r8
 8007430:	46ac      	mov	ip, r5
 8007432:	46f2      	mov	sl, lr
 8007434:	f850 2b04 	ldr.w	r2, [r0], #4
 8007438:	b293      	uxth	r3, r2
 800743a:	fb06 e303 	mla	r3, r6, r3, lr
 800743e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007442:	0c1a      	lsrs	r2, r3, #16
 8007444:	b29b      	uxth	r3, r3
 8007446:	ebaa 0303 	sub.w	r3, sl, r3
 800744a:	f8dc a000 	ldr.w	sl, [ip]
 800744e:	fa13 f38a 	uxtah	r3, r3, sl
 8007452:	fb06 220e 	mla	r2, r6, lr, r2
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	9b00      	ldr	r3, [sp, #0]
 800745a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800745e:	b292      	uxth	r2, r2
 8007460:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007464:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007468:	f8bd 3000 	ldrh.w	r3, [sp]
 800746c:	4581      	cmp	r9, r0
 800746e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007472:	f84c 3b04 	str.w	r3, [ip], #4
 8007476:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800747a:	d2db      	bcs.n	8007434 <quorem+0x42>
 800747c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007480:	b92b      	cbnz	r3, 800748e <quorem+0x9c>
 8007482:	9b01      	ldr	r3, [sp, #4]
 8007484:	3b04      	subs	r3, #4
 8007486:	429d      	cmp	r5, r3
 8007488:	461a      	mov	r2, r3
 800748a:	d32c      	bcc.n	80074e6 <quorem+0xf4>
 800748c:	613c      	str	r4, [r7, #16]
 800748e:	4638      	mov	r0, r7
 8007490:	f001 fb4e 	bl	8008b30 <__mcmp>
 8007494:	2800      	cmp	r0, #0
 8007496:	db22      	blt.n	80074de <quorem+0xec>
 8007498:	3601      	adds	r6, #1
 800749a:	4629      	mov	r1, r5
 800749c:	2000      	movs	r0, #0
 800749e:	f858 2b04 	ldr.w	r2, [r8], #4
 80074a2:	f8d1 c000 	ldr.w	ip, [r1]
 80074a6:	b293      	uxth	r3, r2
 80074a8:	1ac3      	subs	r3, r0, r3
 80074aa:	0c12      	lsrs	r2, r2, #16
 80074ac:	fa13 f38c 	uxtah	r3, r3, ip
 80074b0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80074b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074be:	45c1      	cmp	r9, r8
 80074c0:	f841 3b04 	str.w	r3, [r1], #4
 80074c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80074c8:	d2e9      	bcs.n	800749e <quorem+0xac>
 80074ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074d2:	b922      	cbnz	r2, 80074de <quorem+0xec>
 80074d4:	3b04      	subs	r3, #4
 80074d6:	429d      	cmp	r5, r3
 80074d8:	461a      	mov	r2, r3
 80074da:	d30a      	bcc.n	80074f2 <quorem+0x100>
 80074dc:	613c      	str	r4, [r7, #16]
 80074de:	4630      	mov	r0, r6
 80074e0:	b003      	add	sp, #12
 80074e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e6:	6812      	ldr	r2, [r2, #0]
 80074e8:	3b04      	subs	r3, #4
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	d1ce      	bne.n	800748c <quorem+0x9a>
 80074ee:	3c01      	subs	r4, #1
 80074f0:	e7c9      	b.n	8007486 <quorem+0x94>
 80074f2:	6812      	ldr	r2, [r2, #0]
 80074f4:	3b04      	subs	r3, #4
 80074f6:	2a00      	cmp	r2, #0
 80074f8:	d1f0      	bne.n	80074dc <quorem+0xea>
 80074fa:	3c01      	subs	r4, #1
 80074fc:	e7eb      	b.n	80074d6 <quorem+0xe4>
 80074fe:	2000      	movs	r0, #0
 8007500:	e7ee      	b.n	80074e0 <quorem+0xee>
 8007502:	0000      	movs	r0, r0
 8007504:	0000      	movs	r0, r0
	...

08007508 <_dtoa_r>:
 8007508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	ed2d 8b04 	vpush	{d8-d9}
 8007510:	69c5      	ldr	r5, [r0, #28]
 8007512:	b093      	sub	sp, #76	; 0x4c
 8007514:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007518:	ec57 6b10 	vmov	r6, r7, d0
 800751c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007520:	9107      	str	r1, [sp, #28]
 8007522:	4604      	mov	r4, r0
 8007524:	920a      	str	r2, [sp, #40]	; 0x28
 8007526:	930d      	str	r3, [sp, #52]	; 0x34
 8007528:	b975      	cbnz	r5, 8007548 <_dtoa_r+0x40>
 800752a:	2010      	movs	r0, #16
 800752c:	f000 ff22 	bl	8008374 <malloc>
 8007530:	4602      	mov	r2, r0
 8007532:	61e0      	str	r0, [r4, #28]
 8007534:	b920      	cbnz	r0, 8007540 <_dtoa_r+0x38>
 8007536:	4bae      	ldr	r3, [pc, #696]	; (80077f0 <_dtoa_r+0x2e8>)
 8007538:	21ef      	movs	r1, #239	; 0xef
 800753a:	48ae      	ldr	r0, [pc, #696]	; (80077f4 <_dtoa_r+0x2ec>)
 800753c:	f001 fdaa 	bl	8009094 <__assert_func>
 8007540:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007544:	6005      	str	r5, [r0, #0]
 8007546:	60c5      	str	r5, [r0, #12]
 8007548:	69e3      	ldr	r3, [r4, #28]
 800754a:	6819      	ldr	r1, [r3, #0]
 800754c:	b151      	cbz	r1, 8007564 <_dtoa_r+0x5c>
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	604a      	str	r2, [r1, #4]
 8007552:	2301      	movs	r3, #1
 8007554:	4093      	lsls	r3, r2
 8007556:	608b      	str	r3, [r1, #8]
 8007558:	4620      	mov	r0, r4
 800755a:	f001 f8ad 	bl	80086b8 <_Bfree>
 800755e:	69e3      	ldr	r3, [r4, #28]
 8007560:	2200      	movs	r2, #0
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	1e3b      	subs	r3, r7, #0
 8007566:	bfbb      	ittet	lt
 8007568:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800756c:	9303      	strlt	r3, [sp, #12]
 800756e:	2300      	movge	r3, #0
 8007570:	2201      	movlt	r2, #1
 8007572:	bfac      	ite	ge
 8007574:	f8c8 3000 	strge.w	r3, [r8]
 8007578:	f8c8 2000 	strlt.w	r2, [r8]
 800757c:	4b9e      	ldr	r3, [pc, #632]	; (80077f8 <_dtoa_r+0x2f0>)
 800757e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007582:	ea33 0308 	bics.w	r3, r3, r8
 8007586:	d11b      	bne.n	80075c0 <_dtoa_r+0xb8>
 8007588:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800758a:	f242 730f 	movw	r3, #9999	; 0x270f
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007594:	4333      	orrs	r3, r6
 8007596:	f000 8593 	beq.w	80080c0 <_dtoa_r+0xbb8>
 800759a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800759c:	b963      	cbnz	r3, 80075b8 <_dtoa_r+0xb0>
 800759e:	4b97      	ldr	r3, [pc, #604]	; (80077fc <_dtoa_r+0x2f4>)
 80075a0:	e027      	b.n	80075f2 <_dtoa_r+0xea>
 80075a2:	4b97      	ldr	r3, [pc, #604]	; (8007800 <_dtoa_r+0x2f8>)
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	3308      	adds	r3, #8
 80075a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075aa:	6013      	str	r3, [r2, #0]
 80075ac:	9800      	ldr	r0, [sp, #0]
 80075ae:	b013      	add	sp, #76	; 0x4c
 80075b0:	ecbd 8b04 	vpop	{d8-d9}
 80075b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b8:	4b90      	ldr	r3, [pc, #576]	; (80077fc <_dtoa_r+0x2f4>)
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	3303      	adds	r3, #3
 80075be:	e7f3      	b.n	80075a8 <_dtoa_r+0xa0>
 80075c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075c4:	2200      	movs	r2, #0
 80075c6:	ec51 0b17 	vmov	r0, r1, d7
 80075ca:	eeb0 8a47 	vmov.f32	s16, s14
 80075ce:	eef0 8a67 	vmov.f32	s17, s15
 80075d2:	2300      	movs	r3, #0
 80075d4:	f7f9 fa78 	bl	8000ac8 <__aeabi_dcmpeq>
 80075d8:	4681      	mov	r9, r0
 80075da:	b160      	cbz	r0, 80075f6 <_dtoa_r+0xee>
 80075dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075de:	2301      	movs	r3, #1
 80075e0:	6013      	str	r3, [r2, #0]
 80075e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	f000 8568 	beq.w	80080ba <_dtoa_r+0xbb2>
 80075ea:	4b86      	ldr	r3, [pc, #536]	; (8007804 <_dtoa_r+0x2fc>)
 80075ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075ee:	6013      	str	r3, [r2, #0]
 80075f0:	3b01      	subs	r3, #1
 80075f2:	9300      	str	r3, [sp, #0]
 80075f4:	e7da      	b.n	80075ac <_dtoa_r+0xa4>
 80075f6:	aa10      	add	r2, sp, #64	; 0x40
 80075f8:	a911      	add	r1, sp, #68	; 0x44
 80075fa:	4620      	mov	r0, r4
 80075fc:	eeb0 0a48 	vmov.f32	s0, s16
 8007600:	eef0 0a68 	vmov.f32	s1, s17
 8007604:	f001 fb3a 	bl	8008c7c <__d2b>
 8007608:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800760c:	4682      	mov	sl, r0
 800760e:	2d00      	cmp	r5, #0
 8007610:	d07f      	beq.n	8007712 <_dtoa_r+0x20a>
 8007612:	ee18 3a90 	vmov	r3, s17
 8007616:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800761a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800761e:	ec51 0b18 	vmov	r0, r1, d8
 8007622:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007626:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800762a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800762e:	4619      	mov	r1, r3
 8007630:	2200      	movs	r2, #0
 8007632:	4b75      	ldr	r3, [pc, #468]	; (8007808 <_dtoa_r+0x300>)
 8007634:	f7f8 fe28 	bl	8000288 <__aeabi_dsub>
 8007638:	a367      	add	r3, pc, #412	; (adr r3, 80077d8 <_dtoa_r+0x2d0>)
 800763a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763e:	f7f8 ffdb 	bl	80005f8 <__aeabi_dmul>
 8007642:	a367      	add	r3, pc, #412	; (adr r3, 80077e0 <_dtoa_r+0x2d8>)
 8007644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007648:	f7f8 fe20 	bl	800028c <__adddf3>
 800764c:	4606      	mov	r6, r0
 800764e:	4628      	mov	r0, r5
 8007650:	460f      	mov	r7, r1
 8007652:	f7f8 ff67 	bl	8000524 <__aeabi_i2d>
 8007656:	a364      	add	r3, pc, #400	; (adr r3, 80077e8 <_dtoa_r+0x2e0>)
 8007658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765c:	f7f8 ffcc 	bl	80005f8 <__aeabi_dmul>
 8007660:	4602      	mov	r2, r0
 8007662:	460b      	mov	r3, r1
 8007664:	4630      	mov	r0, r6
 8007666:	4639      	mov	r1, r7
 8007668:	f7f8 fe10 	bl	800028c <__adddf3>
 800766c:	4606      	mov	r6, r0
 800766e:	460f      	mov	r7, r1
 8007670:	f7f9 fa72 	bl	8000b58 <__aeabi_d2iz>
 8007674:	2200      	movs	r2, #0
 8007676:	4683      	mov	fp, r0
 8007678:	2300      	movs	r3, #0
 800767a:	4630      	mov	r0, r6
 800767c:	4639      	mov	r1, r7
 800767e:	f7f9 fa2d 	bl	8000adc <__aeabi_dcmplt>
 8007682:	b148      	cbz	r0, 8007698 <_dtoa_r+0x190>
 8007684:	4658      	mov	r0, fp
 8007686:	f7f8 ff4d 	bl	8000524 <__aeabi_i2d>
 800768a:	4632      	mov	r2, r6
 800768c:	463b      	mov	r3, r7
 800768e:	f7f9 fa1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007692:	b908      	cbnz	r0, 8007698 <_dtoa_r+0x190>
 8007694:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007698:	f1bb 0f16 	cmp.w	fp, #22
 800769c:	d857      	bhi.n	800774e <_dtoa_r+0x246>
 800769e:	4b5b      	ldr	r3, [pc, #364]	; (800780c <_dtoa_r+0x304>)
 80076a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a8:	ec51 0b18 	vmov	r0, r1, d8
 80076ac:	f7f9 fa16 	bl	8000adc <__aeabi_dcmplt>
 80076b0:	2800      	cmp	r0, #0
 80076b2:	d04e      	beq.n	8007752 <_dtoa_r+0x24a>
 80076b4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80076b8:	2300      	movs	r3, #0
 80076ba:	930c      	str	r3, [sp, #48]	; 0x30
 80076bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076be:	1b5b      	subs	r3, r3, r5
 80076c0:	1e5a      	subs	r2, r3, #1
 80076c2:	bf45      	ittet	mi
 80076c4:	f1c3 0301 	rsbmi	r3, r3, #1
 80076c8:	9305      	strmi	r3, [sp, #20]
 80076ca:	2300      	movpl	r3, #0
 80076cc:	2300      	movmi	r3, #0
 80076ce:	9206      	str	r2, [sp, #24]
 80076d0:	bf54      	ite	pl
 80076d2:	9305      	strpl	r3, [sp, #20]
 80076d4:	9306      	strmi	r3, [sp, #24]
 80076d6:	f1bb 0f00 	cmp.w	fp, #0
 80076da:	db3c      	blt.n	8007756 <_dtoa_r+0x24e>
 80076dc:	9b06      	ldr	r3, [sp, #24]
 80076de:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80076e2:	445b      	add	r3, fp
 80076e4:	9306      	str	r3, [sp, #24]
 80076e6:	2300      	movs	r3, #0
 80076e8:	9308      	str	r3, [sp, #32]
 80076ea:	9b07      	ldr	r3, [sp, #28]
 80076ec:	2b09      	cmp	r3, #9
 80076ee:	d868      	bhi.n	80077c2 <_dtoa_r+0x2ba>
 80076f0:	2b05      	cmp	r3, #5
 80076f2:	bfc4      	itt	gt
 80076f4:	3b04      	subgt	r3, #4
 80076f6:	9307      	strgt	r3, [sp, #28]
 80076f8:	9b07      	ldr	r3, [sp, #28]
 80076fa:	f1a3 0302 	sub.w	r3, r3, #2
 80076fe:	bfcc      	ite	gt
 8007700:	2500      	movgt	r5, #0
 8007702:	2501      	movle	r5, #1
 8007704:	2b03      	cmp	r3, #3
 8007706:	f200 8085 	bhi.w	8007814 <_dtoa_r+0x30c>
 800770a:	e8df f003 	tbb	[pc, r3]
 800770e:	3b2e      	.short	0x3b2e
 8007710:	5839      	.short	0x5839
 8007712:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007716:	441d      	add	r5, r3
 8007718:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800771c:	2b20      	cmp	r3, #32
 800771e:	bfc1      	itttt	gt
 8007720:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007724:	fa08 f803 	lslgt.w	r8, r8, r3
 8007728:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800772c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007730:	bfd6      	itet	le
 8007732:	f1c3 0320 	rsble	r3, r3, #32
 8007736:	ea48 0003 	orrgt.w	r0, r8, r3
 800773a:	fa06 f003 	lslle.w	r0, r6, r3
 800773e:	f7f8 fee1 	bl	8000504 <__aeabi_ui2d>
 8007742:	2201      	movs	r2, #1
 8007744:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007748:	3d01      	subs	r5, #1
 800774a:	920e      	str	r2, [sp, #56]	; 0x38
 800774c:	e76f      	b.n	800762e <_dtoa_r+0x126>
 800774e:	2301      	movs	r3, #1
 8007750:	e7b3      	b.n	80076ba <_dtoa_r+0x1b2>
 8007752:	900c      	str	r0, [sp, #48]	; 0x30
 8007754:	e7b2      	b.n	80076bc <_dtoa_r+0x1b4>
 8007756:	9b05      	ldr	r3, [sp, #20]
 8007758:	eba3 030b 	sub.w	r3, r3, fp
 800775c:	9305      	str	r3, [sp, #20]
 800775e:	f1cb 0300 	rsb	r3, fp, #0
 8007762:	9308      	str	r3, [sp, #32]
 8007764:	2300      	movs	r3, #0
 8007766:	930b      	str	r3, [sp, #44]	; 0x2c
 8007768:	e7bf      	b.n	80076ea <_dtoa_r+0x1e2>
 800776a:	2300      	movs	r3, #0
 800776c:	9309      	str	r3, [sp, #36]	; 0x24
 800776e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007770:	2b00      	cmp	r3, #0
 8007772:	dc52      	bgt.n	800781a <_dtoa_r+0x312>
 8007774:	2301      	movs	r3, #1
 8007776:	9301      	str	r3, [sp, #4]
 8007778:	9304      	str	r3, [sp, #16]
 800777a:	461a      	mov	r2, r3
 800777c:	920a      	str	r2, [sp, #40]	; 0x28
 800777e:	e00b      	b.n	8007798 <_dtoa_r+0x290>
 8007780:	2301      	movs	r3, #1
 8007782:	e7f3      	b.n	800776c <_dtoa_r+0x264>
 8007784:	2300      	movs	r3, #0
 8007786:	9309      	str	r3, [sp, #36]	; 0x24
 8007788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800778a:	445b      	add	r3, fp
 800778c:	9301      	str	r3, [sp, #4]
 800778e:	3301      	adds	r3, #1
 8007790:	2b01      	cmp	r3, #1
 8007792:	9304      	str	r3, [sp, #16]
 8007794:	bfb8      	it	lt
 8007796:	2301      	movlt	r3, #1
 8007798:	69e0      	ldr	r0, [r4, #28]
 800779a:	2100      	movs	r1, #0
 800779c:	2204      	movs	r2, #4
 800779e:	f102 0614 	add.w	r6, r2, #20
 80077a2:	429e      	cmp	r6, r3
 80077a4:	d93d      	bls.n	8007822 <_dtoa_r+0x31a>
 80077a6:	6041      	str	r1, [r0, #4]
 80077a8:	4620      	mov	r0, r4
 80077aa:	f000 ff45 	bl	8008638 <_Balloc>
 80077ae:	9000      	str	r0, [sp, #0]
 80077b0:	2800      	cmp	r0, #0
 80077b2:	d139      	bne.n	8007828 <_dtoa_r+0x320>
 80077b4:	4b16      	ldr	r3, [pc, #88]	; (8007810 <_dtoa_r+0x308>)
 80077b6:	4602      	mov	r2, r0
 80077b8:	f240 11af 	movw	r1, #431	; 0x1af
 80077bc:	e6bd      	b.n	800753a <_dtoa_r+0x32>
 80077be:	2301      	movs	r3, #1
 80077c0:	e7e1      	b.n	8007786 <_dtoa_r+0x27e>
 80077c2:	2501      	movs	r5, #1
 80077c4:	2300      	movs	r3, #0
 80077c6:	9307      	str	r3, [sp, #28]
 80077c8:	9509      	str	r5, [sp, #36]	; 0x24
 80077ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80077ce:	9301      	str	r3, [sp, #4]
 80077d0:	9304      	str	r3, [sp, #16]
 80077d2:	2200      	movs	r2, #0
 80077d4:	2312      	movs	r3, #18
 80077d6:	e7d1      	b.n	800777c <_dtoa_r+0x274>
 80077d8:	636f4361 	.word	0x636f4361
 80077dc:	3fd287a7 	.word	0x3fd287a7
 80077e0:	8b60c8b3 	.word	0x8b60c8b3
 80077e4:	3fc68a28 	.word	0x3fc68a28
 80077e8:	509f79fb 	.word	0x509f79fb
 80077ec:	3fd34413 	.word	0x3fd34413
 80077f0:	08009349 	.word	0x08009349
 80077f4:	08009360 	.word	0x08009360
 80077f8:	7ff00000 	.word	0x7ff00000
 80077fc:	08009345 	.word	0x08009345
 8007800:	0800933c 	.word	0x0800933c
 8007804:	08009319 	.word	0x08009319
 8007808:	3ff80000 	.word	0x3ff80000
 800780c:	08009460 	.word	0x08009460
 8007810:	080093b8 	.word	0x080093b8
 8007814:	2301      	movs	r3, #1
 8007816:	9309      	str	r3, [sp, #36]	; 0x24
 8007818:	e7d7      	b.n	80077ca <_dtoa_r+0x2c2>
 800781a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800781c:	9301      	str	r3, [sp, #4]
 800781e:	9304      	str	r3, [sp, #16]
 8007820:	e7ba      	b.n	8007798 <_dtoa_r+0x290>
 8007822:	3101      	adds	r1, #1
 8007824:	0052      	lsls	r2, r2, #1
 8007826:	e7ba      	b.n	800779e <_dtoa_r+0x296>
 8007828:	69e3      	ldr	r3, [r4, #28]
 800782a:	9a00      	ldr	r2, [sp, #0]
 800782c:	601a      	str	r2, [r3, #0]
 800782e:	9b04      	ldr	r3, [sp, #16]
 8007830:	2b0e      	cmp	r3, #14
 8007832:	f200 80a8 	bhi.w	8007986 <_dtoa_r+0x47e>
 8007836:	2d00      	cmp	r5, #0
 8007838:	f000 80a5 	beq.w	8007986 <_dtoa_r+0x47e>
 800783c:	f1bb 0f00 	cmp.w	fp, #0
 8007840:	dd38      	ble.n	80078b4 <_dtoa_r+0x3ac>
 8007842:	4bc0      	ldr	r3, [pc, #768]	; (8007b44 <_dtoa_r+0x63c>)
 8007844:	f00b 020f 	and.w	r2, fp, #15
 8007848:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800784c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007850:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007854:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007858:	d019      	beq.n	800788e <_dtoa_r+0x386>
 800785a:	4bbb      	ldr	r3, [pc, #748]	; (8007b48 <_dtoa_r+0x640>)
 800785c:	ec51 0b18 	vmov	r0, r1, d8
 8007860:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007864:	f7f8 fff2 	bl	800084c <__aeabi_ddiv>
 8007868:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800786c:	f008 080f 	and.w	r8, r8, #15
 8007870:	2503      	movs	r5, #3
 8007872:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007b48 <_dtoa_r+0x640>
 8007876:	f1b8 0f00 	cmp.w	r8, #0
 800787a:	d10a      	bne.n	8007892 <_dtoa_r+0x38a>
 800787c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007880:	4632      	mov	r2, r6
 8007882:	463b      	mov	r3, r7
 8007884:	f7f8 ffe2 	bl	800084c <__aeabi_ddiv>
 8007888:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800788c:	e02b      	b.n	80078e6 <_dtoa_r+0x3de>
 800788e:	2502      	movs	r5, #2
 8007890:	e7ef      	b.n	8007872 <_dtoa_r+0x36a>
 8007892:	f018 0f01 	tst.w	r8, #1
 8007896:	d008      	beq.n	80078aa <_dtoa_r+0x3a2>
 8007898:	4630      	mov	r0, r6
 800789a:	4639      	mov	r1, r7
 800789c:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078a0:	f7f8 feaa 	bl	80005f8 <__aeabi_dmul>
 80078a4:	3501      	adds	r5, #1
 80078a6:	4606      	mov	r6, r0
 80078a8:	460f      	mov	r7, r1
 80078aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80078ae:	f109 0908 	add.w	r9, r9, #8
 80078b2:	e7e0      	b.n	8007876 <_dtoa_r+0x36e>
 80078b4:	f000 809f 	beq.w	80079f6 <_dtoa_r+0x4ee>
 80078b8:	f1cb 0600 	rsb	r6, fp, #0
 80078bc:	4ba1      	ldr	r3, [pc, #644]	; (8007b44 <_dtoa_r+0x63c>)
 80078be:	4fa2      	ldr	r7, [pc, #648]	; (8007b48 <_dtoa_r+0x640>)
 80078c0:	f006 020f 	and.w	r2, r6, #15
 80078c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078cc:	ec51 0b18 	vmov	r0, r1, d8
 80078d0:	f7f8 fe92 	bl	80005f8 <__aeabi_dmul>
 80078d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078d8:	1136      	asrs	r6, r6, #4
 80078da:	2300      	movs	r3, #0
 80078dc:	2502      	movs	r5, #2
 80078de:	2e00      	cmp	r6, #0
 80078e0:	d17e      	bne.n	80079e0 <_dtoa_r+0x4d8>
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1d0      	bne.n	8007888 <_dtoa_r+0x380>
 80078e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 8084 	beq.w	80079fa <_dtoa_r+0x4f2>
 80078f2:	4b96      	ldr	r3, [pc, #600]	; (8007b4c <_dtoa_r+0x644>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	4640      	mov	r0, r8
 80078f8:	4649      	mov	r1, r9
 80078fa:	f7f9 f8ef 	bl	8000adc <__aeabi_dcmplt>
 80078fe:	2800      	cmp	r0, #0
 8007900:	d07b      	beq.n	80079fa <_dtoa_r+0x4f2>
 8007902:	9b04      	ldr	r3, [sp, #16]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d078      	beq.n	80079fa <_dtoa_r+0x4f2>
 8007908:	9b01      	ldr	r3, [sp, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	dd39      	ble.n	8007982 <_dtoa_r+0x47a>
 800790e:	4b90      	ldr	r3, [pc, #576]	; (8007b50 <_dtoa_r+0x648>)
 8007910:	2200      	movs	r2, #0
 8007912:	4640      	mov	r0, r8
 8007914:	4649      	mov	r1, r9
 8007916:	f7f8 fe6f 	bl	80005f8 <__aeabi_dmul>
 800791a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800791e:	9e01      	ldr	r6, [sp, #4]
 8007920:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007924:	3501      	adds	r5, #1
 8007926:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800792a:	4628      	mov	r0, r5
 800792c:	f7f8 fdfa 	bl	8000524 <__aeabi_i2d>
 8007930:	4642      	mov	r2, r8
 8007932:	464b      	mov	r3, r9
 8007934:	f7f8 fe60 	bl	80005f8 <__aeabi_dmul>
 8007938:	4b86      	ldr	r3, [pc, #536]	; (8007b54 <_dtoa_r+0x64c>)
 800793a:	2200      	movs	r2, #0
 800793c:	f7f8 fca6 	bl	800028c <__adddf3>
 8007940:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007948:	9303      	str	r3, [sp, #12]
 800794a:	2e00      	cmp	r6, #0
 800794c:	d158      	bne.n	8007a00 <_dtoa_r+0x4f8>
 800794e:	4b82      	ldr	r3, [pc, #520]	; (8007b58 <_dtoa_r+0x650>)
 8007950:	2200      	movs	r2, #0
 8007952:	4640      	mov	r0, r8
 8007954:	4649      	mov	r1, r9
 8007956:	f7f8 fc97 	bl	8000288 <__aeabi_dsub>
 800795a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800795e:	4680      	mov	r8, r0
 8007960:	4689      	mov	r9, r1
 8007962:	f7f9 f8d9 	bl	8000b18 <__aeabi_dcmpgt>
 8007966:	2800      	cmp	r0, #0
 8007968:	f040 8296 	bne.w	8007e98 <_dtoa_r+0x990>
 800796c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007970:	4640      	mov	r0, r8
 8007972:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007976:	4649      	mov	r1, r9
 8007978:	f7f9 f8b0 	bl	8000adc <__aeabi_dcmplt>
 800797c:	2800      	cmp	r0, #0
 800797e:	f040 8289 	bne.w	8007e94 <_dtoa_r+0x98c>
 8007982:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007986:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007988:	2b00      	cmp	r3, #0
 800798a:	f2c0 814e 	blt.w	8007c2a <_dtoa_r+0x722>
 800798e:	f1bb 0f0e 	cmp.w	fp, #14
 8007992:	f300 814a 	bgt.w	8007c2a <_dtoa_r+0x722>
 8007996:	4b6b      	ldr	r3, [pc, #428]	; (8007b44 <_dtoa_r+0x63c>)
 8007998:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800799c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	f280 80dc 	bge.w	8007b60 <_dtoa_r+0x658>
 80079a8:	9b04      	ldr	r3, [sp, #16]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f300 80d8 	bgt.w	8007b60 <_dtoa_r+0x658>
 80079b0:	f040 826f 	bne.w	8007e92 <_dtoa_r+0x98a>
 80079b4:	4b68      	ldr	r3, [pc, #416]	; (8007b58 <_dtoa_r+0x650>)
 80079b6:	2200      	movs	r2, #0
 80079b8:	4640      	mov	r0, r8
 80079ba:	4649      	mov	r1, r9
 80079bc:	f7f8 fe1c 	bl	80005f8 <__aeabi_dmul>
 80079c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079c4:	f7f9 f89e 	bl	8000b04 <__aeabi_dcmpge>
 80079c8:	9e04      	ldr	r6, [sp, #16]
 80079ca:	4637      	mov	r7, r6
 80079cc:	2800      	cmp	r0, #0
 80079ce:	f040 8245 	bne.w	8007e5c <_dtoa_r+0x954>
 80079d2:	9d00      	ldr	r5, [sp, #0]
 80079d4:	2331      	movs	r3, #49	; 0x31
 80079d6:	f805 3b01 	strb.w	r3, [r5], #1
 80079da:	f10b 0b01 	add.w	fp, fp, #1
 80079de:	e241      	b.n	8007e64 <_dtoa_r+0x95c>
 80079e0:	07f2      	lsls	r2, r6, #31
 80079e2:	d505      	bpl.n	80079f0 <_dtoa_r+0x4e8>
 80079e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079e8:	f7f8 fe06 	bl	80005f8 <__aeabi_dmul>
 80079ec:	3501      	adds	r5, #1
 80079ee:	2301      	movs	r3, #1
 80079f0:	1076      	asrs	r6, r6, #1
 80079f2:	3708      	adds	r7, #8
 80079f4:	e773      	b.n	80078de <_dtoa_r+0x3d6>
 80079f6:	2502      	movs	r5, #2
 80079f8:	e775      	b.n	80078e6 <_dtoa_r+0x3de>
 80079fa:	9e04      	ldr	r6, [sp, #16]
 80079fc:	465f      	mov	r7, fp
 80079fe:	e792      	b.n	8007926 <_dtoa_r+0x41e>
 8007a00:	9900      	ldr	r1, [sp, #0]
 8007a02:	4b50      	ldr	r3, [pc, #320]	; (8007b44 <_dtoa_r+0x63c>)
 8007a04:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a08:	4431      	add	r1, r6
 8007a0a:	9102      	str	r1, [sp, #8]
 8007a0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a0e:	eeb0 9a47 	vmov.f32	s18, s14
 8007a12:	eef0 9a67 	vmov.f32	s19, s15
 8007a16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a1e:	2900      	cmp	r1, #0
 8007a20:	d044      	beq.n	8007aac <_dtoa_r+0x5a4>
 8007a22:	494e      	ldr	r1, [pc, #312]	; (8007b5c <_dtoa_r+0x654>)
 8007a24:	2000      	movs	r0, #0
 8007a26:	f7f8 ff11 	bl	800084c <__aeabi_ddiv>
 8007a2a:	ec53 2b19 	vmov	r2, r3, d9
 8007a2e:	f7f8 fc2b 	bl	8000288 <__aeabi_dsub>
 8007a32:	9d00      	ldr	r5, [sp, #0]
 8007a34:	ec41 0b19 	vmov	d9, r0, r1
 8007a38:	4649      	mov	r1, r9
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	f7f9 f88c 	bl	8000b58 <__aeabi_d2iz>
 8007a40:	4606      	mov	r6, r0
 8007a42:	f7f8 fd6f 	bl	8000524 <__aeabi_i2d>
 8007a46:	4602      	mov	r2, r0
 8007a48:	460b      	mov	r3, r1
 8007a4a:	4640      	mov	r0, r8
 8007a4c:	4649      	mov	r1, r9
 8007a4e:	f7f8 fc1b 	bl	8000288 <__aeabi_dsub>
 8007a52:	3630      	adds	r6, #48	; 0x30
 8007a54:	f805 6b01 	strb.w	r6, [r5], #1
 8007a58:	ec53 2b19 	vmov	r2, r3, d9
 8007a5c:	4680      	mov	r8, r0
 8007a5e:	4689      	mov	r9, r1
 8007a60:	f7f9 f83c 	bl	8000adc <__aeabi_dcmplt>
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d164      	bne.n	8007b32 <_dtoa_r+0x62a>
 8007a68:	4642      	mov	r2, r8
 8007a6a:	464b      	mov	r3, r9
 8007a6c:	4937      	ldr	r1, [pc, #220]	; (8007b4c <_dtoa_r+0x644>)
 8007a6e:	2000      	movs	r0, #0
 8007a70:	f7f8 fc0a 	bl	8000288 <__aeabi_dsub>
 8007a74:	ec53 2b19 	vmov	r2, r3, d9
 8007a78:	f7f9 f830 	bl	8000adc <__aeabi_dcmplt>
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	f040 80b6 	bne.w	8007bee <_dtoa_r+0x6e6>
 8007a82:	9b02      	ldr	r3, [sp, #8]
 8007a84:	429d      	cmp	r5, r3
 8007a86:	f43f af7c 	beq.w	8007982 <_dtoa_r+0x47a>
 8007a8a:	4b31      	ldr	r3, [pc, #196]	; (8007b50 <_dtoa_r+0x648>)
 8007a8c:	ec51 0b19 	vmov	r0, r1, d9
 8007a90:	2200      	movs	r2, #0
 8007a92:	f7f8 fdb1 	bl	80005f8 <__aeabi_dmul>
 8007a96:	4b2e      	ldr	r3, [pc, #184]	; (8007b50 <_dtoa_r+0x648>)
 8007a98:	ec41 0b19 	vmov	d9, r0, r1
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	4640      	mov	r0, r8
 8007aa0:	4649      	mov	r1, r9
 8007aa2:	f7f8 fda9 	bl	80005f8 <__aeabi_dmul>
 8007aa6:	4680      	mov	r8, r0
 8007aa8:	4689      	mov	r9, r1
 8007aaa:	e7c5      	b.n	8007a38 <_dtoa_r+0x530>
 8007aac:	ec51 0b17 	vmov	r0, r1, d7
 8007ab0:	f7f8 fda2 	bl	80005f8 <__aeabi_dmul>
 8007ab4:	9b02      	ldr	r3, [sp, #8]
 8007ab6:	9d00      	ldr	r5, [sp, #0]
 8007ab8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007aba:	ec41 0b19 	vmov	d9, r0, r1
 8007abe:	4649      	mov	r1, r9
 8007ac0:	4640      	mov	r0, r8
 8007ac2:	f7f9 f849 	bl	8000b58 <__aeabi_d2iz>
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	f7f8 fd2c 	bl	8000524 <__aeabi_i2d>
 8007acc:	3630      	adds	r6, #48	; 0x30
 8007ace:	4602      	mov	r2, r0
 8007ad0:	460b      	mov	r3, r1
 8007ad2:	4640      	mov	r0, r8
 8007ad4:	4649      	mov	r1, r9
 8007ad6:	f7f8 fbd7 	bl	8000288 <__aeabi_dsub>
 8007ada:	f805 6b01 	strb.w	r6, [r5], #1
 8007ade:	9b02      	ldr	r3, [sp, #8]
 8007ae0:	429d      	cmp	r5, r3
 8007ae2:	4680      	mov	r8, r0
 8007ae4:	4689      	mov	r9, r1
 8007ae6:	f04f 0200 	mov.w	r2, #0
 8007aea:	d124      	bne.n	8007b36 <_dtoa_r+0x62e>
 8007aec:	4b1b      	ldr	r3, [pc, #108]	; (8007b5c <_dtoa_r+0x654>)
 8007aee:	ec51 0b19 	vmov	r0, r1, d9
 8007af2:	f7f8 fbcb 	bl	800028c <__adddf3>
 8007af6:	4602      	mov	r2, r0
 8007af8:	460b      	mov	r3, r1
 8007afa:	4640      	mov	r0, r8
 8007afc:	4649      	mov	r1, r9
 8007afe:	f7f9 f80b 	bl	8000b18 <__aeabi_dcmpgt>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d173      	bne.n	8007bee <_dtoa_r+0x6e6>
 8007b06:	ec53 2b19 	vmov	r2, r3, d9
 8007b0a:	4914      	ldr	r1, [pc, #80]	; (8007b5c <_dtoa_r+0x654>)
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	f7f8 fbbb 	bl	8000288 <__aeabi_dsub>
 8007b12:	4602      	mov	r2, r0
 8007b14:	460b      	mov	r3, r1
 8007b16:	4640      	mov	r0, r8
 8007b18:	4649      	mov	r1, r9
 8007b1a:	f7f8 ffdf 	bl	8000adc <__aeabi_dcmplt>
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	f43f af2f 	beq.w	8007982 <_dtoa_r+0x47a>
 8007b24:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b26:	1e6b      	subs	r3, r5, #1
 8007b28:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b2e:	2b30      	cmp	r3, #48	; 0x30
 8007b30:	d0f8      	beq.n	8007b24 <_dtoa_r+0x61c>
 8007b32:	46bb      	mov	fp, r7
 8007b34:	e04a      	b.n	8007bcc <_dtoa_r+0x6c4>
 8007b36:	4b06      	ldr	r3, [pc, #24]	; (8007b50 <_dtoa_r+0x648>)
 8007b38:	f7f8 fd5e 	bl	80005f8 <__aeabi_dmul>
 8007b3c:	4680      	mov	r8, r0
 8007b3e:	4689      	mov	r9, r1
 8007b40:	e7bd      	b.n	8007abe <_dtoa_r+0x5b6>
 8007b42:	bf00      	nop
 8007b44:	08009460 	.word	0x08009460
 8007b48:	08009438 	.word	0x08009438
 8007b4c:	3ff00000 	.word	0x3ff00000
 8007b50:	40240000 	.word	0x40240000
 8007b54:	401c0000 	.word	0x401c0000
 8007b58:	40140000 	.word	0x40140000
 8007b5c:	3fe00000 	.word	0x3fe00000
 8007b60:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b64:	9d00      	ldr	r5, [sp, #0]
 8007b66:	4642      	mov	r2, r8
 8007b68:	464b      	mov	r3, r9
 8007b6a:	4630      	mov	r0, r6
 8007b6c:	4639      	mov	r1, r7
 8007b6e:	f7f8 fe6d 	bl	800084c <__aeabi_ddiv>
 8007b72:	f7f8 fff1 	bl	8000b58 <__aeabi_d2iz>
 8007b76:	9001      	str	r0, [sp, #4]
 8007b78:	f7f8 fcd4 	bl	8000524 <__aeabi_i2d>
 8007b7c:	4642      	mov	r2, r8
 8007b7e:	464b      	mov	r3, r9
 8007b80:	f7f8 fd3a 	bl	80005f8 <__aeabi_dmul>
 8007b84:	4602      	mov	r2, r0
 8007b86:	460b      	mov	r3, r1
 8007b88:	4630      	mov	r0, r6
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	f7f8 fb7c 	bl	8000288 <__aeabi_dsub>
 8007b90:	9e01      	ldr	r6, [sp, #4]
 8007b92:	9f04      	ldr	r7, [sp, #16]
 8007b94:	3630      	adds	r6, #48	; 0x30
 8007b96:	f805 6b01 	strb.w	r6, [r5], #1
 8007b9a:	9e00      	ldr	r6, [sp, #0]
 8007b9c:	1bae      	subs	r6, r5, r6
 8007b9e:	42b7      	cmp	r7, r6
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	d134      	bne.n	8007c10 <_dtoa_r+0x708>
 8007ba6:	f7f8 fb71 	bl	800028c <__adddf3>
 8007baa:	4642      	mov	r2, r8
 8007bac:	464b      	mov	r3, r9
 8007bae:	4606      	mov	r6, r0
 8007bb0:	460f      	mov	r7, r1
 8007bb2:	f7f8 ffb1 	bl	8000b18 <__aeabi_dcmpgt>
 8007bb6:	b9c8      	cbnz	r0, 8007bec <_dtoa_r+0x6e4>
 8007bb8:	4642      	mov	r2, r8
 8007bba:	464b      	mov	r3, r9
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	f7f8 ff82 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bc4:	b110      	cbz	r0, 8007bcc <_dtoa_r+0x6c4>
 8007bc6:	9b01      	ldr	r3, [sp, #4]
 8007bc8:	07db      	lsls	r3, r3, #31
 8007bca:	d40f      	bmi.n	8007bec <_dtoa_r+0x6e4>
 8007bcc:	4651      	mov	r1, sl
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f000 fd72 	bl	80086b8 <_Bfree>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bd8:	702b      	strb	r3, [r5, #0]
 8007bda:	f10b 0301 	add.w	r3, fp, #1
 8007bde:	6013      	str	r3, [r2, #0]
 8007be0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f43f ace2 	beq.w	80075ac <_dtoa_r+0xa4>
 8007be8:	601d      	str	r5, [r3, #0]
 8007bea:	e4df      	b.n	80075ac <_dtoa_r+0xa4>
 8007bec:	465f      	mov	r7, fp
 8007bee:	462b      	mov	r3, r5
 8007bf0:	461d      	mov	r5, r3
 8007bf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bf6:	2a39      	cmp	r2, #57	; 0x39
 8007bf8:	d106      	bne.n	8007c08 <_dtoa_r+0x700>
 8007bfa:	9a00      	ldr	r2, [sp, #0]
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	d1f7      	bne.n	8007bf0 <_dtoa_r+0x6e8>
 8007c00:	9900      	ldr	r1, [sp, #0]
 8007c02:	2230      	movs	r2, #48	; 0x30
 8007c04:	3701      	adds	r7, #1
 8007c06:	700a      	strb	r2, [r1, #0]
 8007c08:	781a      	ldrb	r2, [r3, #0]
 8007c0a:	3201      	adds	r2, #1
 8007c0c:	701a      	strb	r2, [r3, #0]
 8007c0e:	e790      	b.n	8007b32 <_dtoa_r+0x62a>
 8007c10:	4ba3      	ldr	r3, [pc, #652]	; (8007ea0 <_dtoa_r+0x998>)
 8007c12:	2200      	movs	r2, #0
 8007c14:	f7f8 fcf0 	bl	80005f8 <__aeabi_dmul>
 8007c18:	2200      	movs	r2, #0
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	4606      	mov	r6, r0
 8007c1e:	460f      	mov	r7, r1
 8007c20:	f7f8 ff52 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	d09e      	beq.n	8007b66 <_dtoa_r+0x65e>
 8007c28:	e7d0      	b.n	8007bcc <_dtoa_r+0x6c4>
 8007c2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c2c:	2a00      	cmp	r2, #0
 8007c2e:	f000 80ca 	beq.w	8007dc6 <_dtoa_r+0x8be>
 8007c32:	9a07      	ldr	r2, [sp, #28]
 8007c34:	2a01      	cmp	r2, #1
 8007c36:	f300 80ad 	bgt.w	8007d94 <_dtoa_r+0x88c>
 8007c3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	f000 80a5 	beq.w	8007d8c <_dtoa_r+0x884>
 8007c42:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c46:	9e08      	ldr	r6, [sp, #32]
 8007c48:	9d05      	ldr	r5, [sp, #20]
 8007c4a:	9a05      	ldr	r2, [sp, #20]
 8007c4c:	441a      	add	r2, r3
 8007c4e:	9205      	str	r2, [sp, #20]
 8007c50:	9a06      	ldr	r2, [sp, #24]
 8007c52:	2101      	movs	r1, #1
 8007c54:	441a      	add	r2, r3
 8007c56:	4620      	mov	r0, r4
 8007c58:	9206      	str	r2, [sp, #24]
 8007c5a:	f000 fde3 	bl	8008824 <__i2b>
 8007c5e:	4607      	mov	r7, r0
 8007c60:	b165      	cbz	r5, 8007c7c <_dtoa_r+0x774>
 8007c62:	9b06      	ldr	r3, [sp, #24]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	dd09      	ble.n	8007c7c <_dtoa_r+0x774>
 8007c68:	42ab      	cmp	r3, r5
 8007c6a:	9a05      	ldr	r2, [sp, #20]
 8007c6c:	bfa8      	it	ge
 8007c6e:	462b      	movge	r3, r5
 8007c70:	1ad2      	subs	r2, r2, r3
 8007c72:	9205      	str	r2, [sp, #20]
 8007c74:	9a06      	ldr	r2, [sp, #24]
 8007c76:	1aed      	subs	r5, r5, r3
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	9306      	str	r3, [sp, #24]
 8007c7c:	9b08      	ldr	r3, [sp, #32]
 8007c7e:	b1f3      	cbz	r3, 8007cbe <_dtoa_r+0x7b6>
 8007c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f000 80a3 	beq.w	8007dce <_dtoa_r+0x8c6>
 8007c88:	2e00      	cmp	r6, #0
 8007c8a:	dd10      	ble.n	8007cae <_dtoa_r+0x7a6>
 8007c8c:	4639      	mov	r1, r7
 8007c8e:	4632      	mov	r2, r6
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 fe87 	bl	80089a4 <__pow5mult>
 8007c96:	4652      	mov	r2, sl
 8007c98:	4601      	mov	r1, r0
 8007c9a:	4607      	mov	r7, r0
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	f000 fdd7 	bl	8008850 <__multiply>
 8007ca2:	4651      	mov	r1, sl
 8007ca4:	4680      	mov	r8, r0
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	f000 fd06 	bl	80086b8 <_Bfree>
 8007cac:	46c2      	mov	sl, r8
 8007cae:	9b08      	ldr	r3, [sp, #32]
 8007cb0:	1b9a      	subs	r2, r3, r6
 8007cb2:	d004      	beq.n	8007cbe <_dtoa_r+0x7b6>
 8007cb4:	4651      	mov	r1, sl
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f000 fe74 	bl	80089a4 <__pow5mult>
 8007cbc:	4682      	mov	sl, r0
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	f000 fdaf 	bl	8008824 <__i2b>
 8007cc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	4606      	mov	r6, r0
 8007ccc:	f340 8081 	ble.w	8007dd2 <_dtoa_r+0x8ca>
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	4601      	mov	r1, r0
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	f000 fe65 	bl	80089a4 <__pow5mult>
 8007cda:	9b07      	ldr	r3, [sp, #28]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	4606      	mov	r6, r0
 8007ce0:	dd7a      	ble.n	8007dd8 <_dtoa_r+0x8d0>
 8007ce2:	f04f 0800 	mov.w	r8, #0
 8007ce6:	6933      	ldr	r3, [r6, #16]
 8007ce8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007cec:	6918      	ldr	r0, [r3, #16]
 8007cee:	f000 fd4b 	bl	8008788 <__hi0bits>
 8007cf2:	f1c0 0020 	rsb	r0, r0, #32
 8007cf6:	9b06      	ldr	r3, [sp, #24]
 8007cf8:	4418      	add	r0, r3
 8007cfa:	f010 001f 	ands.w	r0, r0, #31
 8007cfe:	f000 8094 	beq.w	8007e2a <_dtoa_r+0x922>
 8007d02:	f1c0 0320 	rsb	r3, r0, #32
 8007d06:	2b04      	cmp	r3, #4
 8007d08:	f340 8085 	ble.w	8007e16 <_dtoa_r+0x90e>
 8007d0c:	9b05      	ldr	r3, [sp, #20]
 8007d0e:	f1c0 001c 	rsb	r0, r0, #28
 8007d12:	4403      	add	r3, r0
 8007d14:	9305      	str	r3, [sp, #20]
 8007d16:	9b06      	ldr	r3, [sp, #24]
 8007d18:	4403      	add	r3, r0
 8007d1a:	4405      	add	r5, r0
 8007d1c:	9306      	str	r3, [sp, #24]
 8007d1e:	9b05      	ldr	r3, [sp, #20]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	dd05      	ble.n	8007d30 <_dtoa_r+0x828>
 8007d24:	4651      	mov	r1, sl
 8007d26:	461a      	mov	r2, r3
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f000 fe95 	bl	8008a58 <__lshift>
 8007d2e:	4682      	mov	sl, r0
 8007d30:	9b06      	ldr	r3, [sp, #24]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	dd05      	ble.n	8007d42 <_dtoa_r+0x83a>
 8007d36:	4631      	mov	r1, r6
 8007d38:	461a      	mov	r2, r3
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f000 fe8c 	bl	8008a58 <__lshift>
 8007d40:	4606      	mov	r6, r0
 8007d42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d072      	beq.n	8007e2e <_dtoa_r+0x926>
 8007d48:	4631      	mov	r1, r6
 8007d4a:	4650      	mov	r0, sl
 8007d4c:	f000 fef0 	bl	8008b30 <__mcmp>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	da6c      	bge.n	8007e2e <_dtoa_r+0x926>
 8007d54:	2300      	movs	r3, #0
 8007d56:	4651      	mov	r1, sl
 8007d58:	220a      	movs	r2, #10
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f000 fcce 	bl	80086fc <__multadd>
 8007d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d62:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007d66:	4682      	mov	sl, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 81b0 	beq.w	80080ce <_dtoa_r+0xbc6>
 8007d6e:	2300      	movs	r3, #0
 8007d70:	4639      	mov	r1, r7
 8007d72:	220a      	movs	r2, #10
 8007d74:	4620      	mov	r0, r4
 8007d76:	f000 fcc1 	bl	80086fc <__multadd>
 8007d7a:	9b01      	ldr	r3, [sp, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	4607      	mov	r7, r0
 8007d80:	f300 8096 	bgt.w	8007eb0 <_dtoa_r+0x9a8>
 8007d84:	9b07      	ldr	r3, [sp, #28]
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	dc59      	bgt.n	8007e3e <_dtoa_r+0x936>
 8007d8a:	e091      	b.n	8007eb0 <_dtoa_r+0x9a8>
 8007d8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d8e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d92:	e758      	b.n	8007c46 <_dtoa_r+0x73e>
 8007d94:	9b04      	ldr	r3, [sp, #16]
 8007d96:	1e5e      	subs	r6, r3, #1
 8007d98:	9b08      	ldr	r3, [sp, #32]
 8007d9a:	42b3      	cmp	r3, r6
 8007d9c:	bfbf      	itttt	lt
 8007d9e:	9b08      	ldrlt	r3, [sp, #32]
 8007da0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007da2:	9608      	strlt	r6, [sp, #32]
 8007da4:	1af3      	sublt	r3, r6, r3
 8007da6:	bfb4      	ite	lt
 8007da8:	18d2      	addlt	r2, r2, r3
 8007daa:	1b9e      	subge	r6, r3, r6
 8007dac:	9b04      	ldr	r3, [sp, #16]
 8007dae:	bfbc      	itt	lt
 8007db0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007db2:	2600      	movlt	r6, #0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	bfb7      	itett	lt
 8007db8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007dbc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007dc0:	1a9d      	sublt	r5, r3, r2
 8007dc2:	2300      	movlt	r3, #0
 8007dc4:	e741      	b.n	8007c4a <_dtoa_r+0x742>
 8007dc6:	9e08      	ldr	r6, [sp, #32]
 8007dc8:	9d05      	ldr	r5, [sp, #20]
 8007dca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007dcc:	e748      	b.n	8007c60 <_dtoa_r+0x758>
 8007dce:	9a08      	ldr	r2, [sp, #32]
 8007dd0:	e770      	b.n	8007cb4 <_dtoa_r+0x7ac>
 8007dd2:	9b07      	ldr	r3, [sp, #28]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	dc19      	bgt.n	8007e0c <_dtoa_r+0x904>
 8007dd8:	9b02      	ldr	r3, [sp, #8]
 8007dda:	b9bb      	cbnz	r3, 8007e0c <_dtoa_r+0x904>
 8007ddc:	9b03      	ldr	r3, [sp, #12]
 8007dde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007de2:	b99b      	cbnz	r3, 8007e0c <_dtoa_r+0x904>
 8007de4:	9b03      	ldr	r3, [sp, #12]
 8007de6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007dea:	0d1b      	lsrs	r3, r3, #20
 8007dec:	051b      	lsls	r3, r3, #20
 8007dee:	b183      	cbz	r3, 8007e12 <_dtoa_r+0x90a>
 8007df0:	9b05      	ldr	r3, [sp, #20]
 8007df2:	3301      	adds	r3, #1
 8007df4:	9305      	str	r3, [sp, #20]
 8007df6:	9b06      	ldr	r3, [sp, #24]
 8007df8:	3301      	adds	r3, #1
 8007dfa:	9306      	str	r3, [sp, #24]
 8007dfc:	f04f 0801 	mov.w	r8, #1
 8007e00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f47f af6f 	bne.w	8007ce6 <_dtoa_r+0x7de>
 8007e08:	2001      	movs	r0, #1
 8007e0a:	e774      	b.n	8007cf6 <_dtoa_r+0x7ee>
 8007e0c:	f04f 0800 	mov.w	r8, #0
 8007e10:	e7f6      	b.n	8007e00 <_dtoa_r+0x8f8>
 8007e12:	4698      	mov	r8, r3
 8007e14:	e7f4      	b.n	8007e00 <_dtoa_r+0x8f8>
 8007e16:	d082      	beq.n	8007d1e <_dtoa_r+0x816>
 8007e18:	9a05      	ldr	r2, [sp, #20]
 8007e1a:	331c      	adds	r3, #28
 8007e1c:	441a      	add	r2, r3
 8007e1e:	9205      	str	r2, [sp, #20]
 8007e20:	9a06      	ldr	r2, [sp, #24]
 8007e22:	441a      	add	r2, r3
 8007e24:	441d      	add	r5, r3
 8007e26:	9206      	str	r2, [sp, #24]
 8007e28:	e779      	b.n	8007d1e <_dtoa_r+0x816>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	e7f4      	b.n	8007e18 <_dtoa_r+0x910>
 8007e2e:	9b04      	ldr	r3, [sp, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	dc37      	bgt.n	8007ea4 <_dtoa_r+0x99c>
 8007e34:	9b07      	ldr	r3, [sp, #28]
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	dd34      	ble.n	8007ea4 <_dtoa_r+0x99c>
 8007e3a:	9b04      	ldr	r3, [sp, #16]
 8007e3c:	9301      	str	r3, [sp, #4]
 8007e3e:	9b01      	ldr	r3, [sp, #4]
 8007e40:	b963      	cbnz	r3, 8007e5c <_dtoa_r+0x954>
 8007e42:	4631      	mov	r1, r6
 8007e44:	2205      	movs	r2, #5
 8007e46:	4620      	mov	r0, r4
 8007e48:	f000 fc58 	bl	80086fc <__multadd>
 8007e4c:	4601      	mov	r1, r0
 8007e4e:	4606      	mov	r6, r0
 8007e50:	4650      	mov	r0, sl
 8007e52:	f000 fe6d 	bl	8008b30 <__mcmp>
 8007e56:	2800      	cmp	r0, #0
 8007e58:	f73f adbb 	bgt.w	80079d2 <_dtoa_r+0x4ca>
 8007e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e5e:	9d00      	ldr	r5, [sp, #0]
 8007e60:	ea6f 0b03 	mvn.w	fp, r3
 8007e64:	f04f 0800 	mov.w	r8, #0
 8007e68:	4631      	mov	r1, r6
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f000 fc24 	bl	80086b8 <_Bfree>
 8007e70:	2f00      	cmp	r7, #0
 8007e72:	f43f aeab 	beq.w	8007bcc <_dtoa_r+0x6c4>
 8007e76:	f1b8 0f00 	cmp.w	r8, #0
 8007e7a:	d005      	beq.n	8007e88 <_dtoa_r+0x980>
 8007e7c:	45b8      	cmp	r8, r7
 8007e7e:	d003      	beq.n	8007e88 <_dtoa_r+0x980>
 8007e80:	4641      	mov	r1, r8
 8007e82:	4620      	mov	r0, r4
 8007e84:	f000 fc18 	bl	80086b8 <_Bfree>
 8007e88:	4639      	mov	r1, r7
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f000 fc14 	bl	80086b8 <_Bfree>
 8007e90:	e69c      	b.n	8007bcc <_dtoa_r+0x6c4>
 8007e92:	2600      	movs	r6, #0
 8007e94:	4637      	mov	r7, r6
 8007e96:	e7e1      	b.n	8007e5c <_dtoa_r+0x954>
 8007e98:	46bb      	mov	fp, r7
 8007e9a:	4637      	mov	r7, r6
 8007e9c:	e599      	b.n	80079d2 <_dtoa_r+0x4ca>
 8007e9e:	bf00      	nop
 8007ea0:	40240000 	.word	0x40240000
 8007ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	f000 80c8 	beq.w	800803c <_dtoa_r+0xb34>
 8007eac:	9b04      	ldr	r3, [sp, #16]
 8007eae:	9301      	str	r3, [sp, #4]
 8007eb0:	2d00      	cmp	r5, #0
 8007eb2:	dd05      	ble.n	8007ec0 <_dtoa_r+0x9b8>
 8007eb4:	4639      	mov	r1, r7
 8007eb6:	462a      	mov	r2, r5
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f000 fdcd 	bl	8008a58 <__lshift>
 8007ebe:	4607      	mov	r7, r0
 8007ec0:	f1b8 0f00 	cmp.w	r8, #0
 8007ec4:	d05b      	beq.n	8007f7e <_dtoa_r+0xa76>
 8007ec6:	6879      	ldr	r1, [r7, #4]
 8007ec8:	4620      	mov	r0, r4
 8007eca:	f000 fbb5 	bl	8008638 <_Balloc>
 8007ece:	4605      	mov	r5, r0
 8007ed0:	b928      	cbnz	r0, 8007ede <_dtoa_r+0x9d6>
 8007ed2:	4b83      	ldr	r3, [pc, #524]	; (80080e0 <_dtoa_r+0xbd8>)
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007eda:	f7ff bb2e 	b.w	800753a <_dtoa_r+0x32>
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	3202      	adds	r2, #2
 8007ee2:	0092      	lsls	r2, r2, #2
 8007ee4:	f107 010c 	add.w	r1, r7, #12
 8007ee8:	300c      	adds	r0, #12
 8007eea:	f7ff fa74 	bl	80073d6 <memcpy>
 8007eee:	2201      	movs	r2, #1
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	f000 fdb0 	bl	8008a58 <__lshift>
 8007ef8:	9b00      	ldr	r3, [sp, #0]
 8007efa:	3301      	adds	r3, #1
 8007efc:	9304      	str	r3, [sp, #16]
 8007efe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f02:	4413      	add	r3, r2
 8007f04:	9308      	str	r3, [sp, #32]
 8007f06:	9b02      	ldr	r3, [sp, #8]
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	46b8      	mov	r8, r7
 8007f0e:	9306      	str	r3, [sp, #24]
 8007f10:	4607      	mov	r7, r0
 8007f12:	9b04      	ldr	r3, [sp, #16]
 8007f14:	4631      	mov	r1, r6
 8007f16:	3b01      	subs	r3, #1
 8007f18:	4650      	mov	r0, sl
 8007f1a:	9301      	str	r3, [sp, #4]
 8007f1c:	f7ff fa69 	bl	80073f2 <quorem>
 8007f20:	4641      	mov	r1, r8
 8007f22:	9002      	str	r0, [sp, #8]
 8007f24:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f28:	4650      	mov	r0, sl
 8007f2a:	f000 fe01 	bl	8008b30 <__mcmp>
 8007f2e:	463a      	mov	r2, r7
 8007f30:	9005      	str	r0, [sp, #20]
 8007f32:	4631      	mov	r1, r6
 8007f34:	4620      	mov	r0, r4
 8007f36:	f000 fe17 	bl	8008b68 <__mdiff>
 8007f3a:	68c2      	ldr	r2, [r0, #12]
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	bb02      	cbnz	r2, 8007f82 <_dtoa_r+0xa7a>
 8007f40:	4601      	mov	r1, r0
 8007f42:	4650      	mov	r0, sl
 8007f44:	f000 fdf4 	bl	8008b30 <__mcmp>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	9209      	str	r2, [sp, #36]	; 0x24
 8007f50:	f000 fbb2 	bl	80086b8 <_Bfree>
 8007f54:	9b07      	ldr	r3, [sp, #28]
 8007f56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f58:	9d04      	ldr	r5, [sp, #16]
 8007f5a:	ea43 0102 	orr.w	r1, r3, r2
 8007f5e:	9b06      	ldr	r3, [sp, #24]
 8007f60:	4319      	orrs	r1, r3
 8007f62:	d110      	bne.n	8007f86 <_dtoa_r+0xa7e>
 8007f64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f68:	d029      	beq.n	8007fbe <_dtoa_r+0xab6>
 8007f6a:	9b05      	ldr	r3, [sp, #20]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	dd02      	ble.n	8007f76 <_dtoa_r+0xa6e>
 8007f70:	9b02      	ldr	r3, [sp, #8]
 8007f72:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007f76:	9b01      	ldr	r3, [sp, #4]
 8007f78:	f883 9000 	strb.w	r9, [r3]
 8007f7c:	e774      	b.n	8007e68 <_dtoa_r+0x960>
 8007f7e:	4638      	mov	r0, r7
 8007f80:	e7ba      	b.n	8007ef8 <_dtoa_r+0x9f0>
 8007f82:	2201      	movs	r2, #1
 8007f84:	e7e1      	b.n	8007f4a <_dtoa_r+0xa42>
 8007f86:	9b05      	ldr	r3, [sp, #20]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	db04      	blt.n	8007f96 <_dtoa_r+0xa8e>
 8007f8c:	9907      	ldr	r1, [sp, #28]
 8007f8e:	430b      	orrs	r3, r1
 8007f90:	9906      	ldr	r1, [sp, #24]
 8007f92:	430b      	orrs	r3, r1
 8007f94:	d120      	bne.n	8007fd8 <_dtoa_r+0xad0>
 8007f96:	2a00      	cmp	r2, #0
 8007f98:	dded      	ble.n	8007f76 <_dtoa_r+0xa6e>
 8007f9a:	4651      	mov	r1, sl
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f000 fd5a 	bl	8008a58 <__lshift>
 8007fa4:	4631      	mov	r1, r6
 8007fa6:	4682      	mov	sl, r0
 8007fa8:	f000 fdc2 	bl	8008b30 <__mcmp>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	dc03      	bgt.n	8007fb8 <_dtoa_r+0xab0>
 8007fb0:	d1e1      	bne.n	8007f76 <_dtoa_r+0xa6e>
 8007fb2:	f019 0f01 	tst.w	r9, #1
 8007fb6:	d0de      	beq.n	8007f76 <_dtoa_r+0xa6e>
 8007fb8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007fbc:	d1d8      	bne.n	8007f70 <_dtoa_r+0xa68>
 8007fbe:	9a01      	ldr	r2, [sp, #4]
 8007fc0:	2339      	movs	r3, #57	; 0x39
 8007fc2:	7013      	strb	r3, [r2, #0]
 8007fc4:	462b      	mov	r3, r5
 8007fc6:	461d      	mov	r5, r3
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fce:	2a39      	cmp	r2, #57	; 0x39
 8007fd0:	d06c      	beq.n	80080ac <_dtoa_r+0xba4>
 8007fd2:	3201      	adds	r2, #1
 8007fd4:	701a      	strb	r2, [r3, #0]
 8007fd6:	e747      	b.n	8007e68 <_dtoa_r+0x960>
 8007fd8:	2a00      	cmp	r2, #0
 8007fda:	dd07      	ble.n	8007fec <_dtoa_r+0xae4>
 8007fdc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007fe0:	d0ed      	beq.n	8007fbe <_dtoa_r+0xab6>
 8007fe2:	9a01      	ldr	r2, [sp, #4]
 8007fe4:	f109 0301 	add.w	r3, r9, #1
 8007fe8:	7013      	strb	r3, [r2, #0]
 8007fea:	e73d      	b.n	8007e68 <_dtoa_r+0x960>
 8007fec:	9b04      	ldr	r3, [sp, #16]
 8007fee:	9a08      	ldr	r2, [sp, #32]
 8007ff0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d043      	beq.n	8008080 <_dtoa_r+0xb78>
 8007ff8:	4651      	mov	r1, sl
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	220a      	movs	r2, #10
 8007ffe:	4620      	mov	r0, r4
 8008000:	f000 fb7c 	bl	80086fc <__multadd>
 8008004:	45b8      	cmp	r8, r7
 8008006:	4682      	mov	sl, r0
 8008008:	f04f 0300 	mov.w	r3, #0
 800800c:	f04f 020a 	mov.w	r2, #10
 8008010:	4641      	mov	r1, r8
 8008012:	4620      	mov	r0, r4
 8008014:	d107      	bne.n	8008026 <_dtoa_r+0xb1e>
 8008016:	f000 fb71 	bl	80086fc <__multadd>
 800801a:	4680      	mov	r8, r0
 800801c:	4607      	mov	r7, r0
 800801e:	9b04      	ldr	r3, [sp, #16]
 8008020:	3301      	adds	r3, #1
 8008022:	9304      	str	r3, [sp, #16]
 8008024:	e775      	b.n	8007f12 <_dtoa_r+0xa0a>
 8008026:	f000 fb69 	bl	80086fc <__multadd>
 800802a:	4639      	mov	r1, r7
 800802c:	4680      	mov	r8, r0
 800802e:	2300      	movs	r3, #0
 8008030:	220a      	movs	r2, #10
 8008032:	4620      	mov	r0, r4
 8008034:	f000 fb62 	bl	80086fc <__multadd>
 8008038:	4607      	mov	r7, r0
 800803a:	e7f0      	b.n	800801e <_dtoa_r+0xb16>
 800803c:	9b04      	ldr	r3, [sp, #16]
 800803e:	9301      	str	r3, [sp, #4]
 8008040:	9d00      	ldr	r5, [sp, #0]
 8008042:	4631      	mov	r1, r6
 8008044:	4650      	mov	r0, sl
 8008046:	f7ff f9d4 	bl	80073f2 <quorem>
 800804a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800804e:	9b00      	ldr	r3, [sp, #0]
 8008050:	f805 9b01 	strb.w	r9, [r5], #1
 8008054:	1aea      	subs	r2, r5, r3
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	4293      	cmp	r3, r2
 800805a:	dd07      	ble.n	800806c <_dtoa_r+0xb64>
 800805c:	4651      	mov	r1, sl
 800805e:	2300      	movs	r3, #0
 8008060:	220a      	movs	r2, #10
 8008062:	4620      	mov	r0, r4
 8008064:	f000 fb4a 	bl	80086fc <__multadd>
 8008068:	4682      	mov	sl, r0
 800806a:	e7ea      	b.n	8008042 <_dtoa_r+0xb3a>
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	2b00      	cmp	r3, #0
 8008070:	bfc8      	it	gt
 8008072:	461d      	movgt	r5, r3
 8008074:	9b00      	ldr	r3, [sp, #0]
 8008076:	bfd8      	it	le
 8008078:	2501      	movle	r5, #1
 800807a:	441d      	add	r5, r3
 800807c:	f04f 0800 	mov.w	r8, #0
 8008080:	4651      	mov	r1, sl
 8008082:	2201      	movs	r2, #1
 8008084:	4620      	mov	r0, r4
 8008086:	f000 fce7 	bl	8008a58 <__lshift>
 800808a:	4631      	mov	r1, r6
 800808c:	4682      	mov	sl, r0
 800808e:	f000 fd4f 	bl	8008b30 <__mcmp>
 8008092:	2800      	cmp	r0, #0
 8008094:	dc96      	bgt.n	8007fc4 <_dtoa_r+0xabc>
 8008096:	d102      	bne.n	800809e <_dtoa_r+0xb96>
 8008098:	f019 0f01 	tst.w	r9, #1
 800809c:	d192      	bne.n	8007fc4 <_dtoa_r+0xabc>
 800809e:	462b      	mov	r3, r5
 80080a0:	461d      	mov	r5, r3
 80080a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080a6:	2a30      	cmp	r2, #48	; 0x30
 80080a8:	d0fa      	beq.n	80080a0 <_dtoa_r+0xb98>
 80080aa:	e6dd      	b.n	8007e68 <_dtoa_r+0x960>
 80080ac:	9a00      	ldr	r2, [sp, #0]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d189      	bne.n	8007fc6 <_dtoa_r+0xabe>
 80080b2:	f10b 0b01 	add.w	fp, fp, #1
 80080b6:	2331      	movs	r3, #49	; 0x31
 80080b8:	e796      	b.n	8007fe8 <_dtoa_r+0xae0>
 80080ba:	4b0a      	ldr	r3, [pc, #40]	; (80080e4 <_dtoa_r+0xbdc>)
 80080bc:	f7ff ba99 	b.w	80075f2 <_dtoa_r+0xea>
 80080c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	f47f aa6d 	bne.w	80075a2 <_dtoa_r+0x9a>
 80080c8:	4b07      	ldr	r3, [pc, #28]	; (80080e8 <_dtoa_r+0xbe0>)
 80080ca:	f7ff ba92 	b.w	80075f2 <_dtoa_r+0xea>
 80080ce:	9b01      	ldr	r3, [sp, #4]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	dcb5      	bgt.n	8008040 <_dtoa_r+0xb38>
 80080d4:	9b07      	ldr	r3, [sp, #28]
 80080d6:	2b02      	cmp	r3, #2
 80080d8:	f73f aeb1 	bgt.w	8007e3e <_dtoa_r+0x936>
 80080dc:	e7b0      	b.n	8008040 <_dtoa_r+0xb38>
 80080de:	bf00      	nop
 80080e0:	080093b8 	.word	0x080093b8
 80080e4:	08009318 	.word	0x08009318
 80080e8:	0800933c 	.word	0x0800933c

080080ec <__sfputc_r>:
 80080ec:	6893      	ldr	r3, [r2, #8]
 80080ee:	3b01      	subs	r3, #1
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	b410      	push	{r4}
 80080f4:	6093      	str	r3, [r2, #8]
 80080f6:	da08      	bge.n	800810a <__sfputc_r+0x1e>
 80080f8:	6994      	ldr	r4, [r2, #24]
 80080fa:	42a3      	cmp	r3, r4
 80080fc:	db01      	blt.n	8008102 <__sfputc_r+0x16>
 80080fe:	290a      	cmp	r1, #10
 8008100:	d103      	bne.n	800810a <__sfputc_r+0x1e>
 8008102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008106:	f000 be56 	b.w	8008db6 <__swbuf_r>
 800810a:	6813      	ldr	r3, [r2, #0]
 800810c:	1c58      	adds	r0, r3, #1
 800810e:	6010      	str	r0, [r2, #0]
 8008110:	7019      	strb	r1, [r3, #0]
 8008112:	4608      	mov	r0, r1
 8008114:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008118:	4770      	bx	lr

0800811a <__sfputs_r>:
 800811a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811c:	4606      	mov	r6, r0
 800811e:	460f      	mov	r7, r1
 8008120:	4614      	mov	r4, r2
 8008122:	18d5      	adds	r5, r2, r3
 8008124:	42ac      	cmp	r4, r5
 8008126:	d101      	bne.n	800812c <__sfputs_r+0x12>
 8008128:	2000      	movs	r0, #0
 800812a:	e007      	b.n	800813c <__sfputs_r+0x22>
 800812c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008130:	463a      	mov	r2, r7
 8008132:	4630      	mov	r0, r6
 8008134:	f7ff ffda 	bl	80080ec <__sfputc_r>
 8008138:	1c43      	adds	r3, r0, #1
 800813a:	d1f3      	bne.n	8008124 <__sfputs_r+0xa>
 800813c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008140 <_vfiprintf_r>:
 8008140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008144:	460d      	mov	r5, r1
 8008146:	b09d      	sub	sp, #116	; 0x74
 8008148:	4614      	mov	r4, r2
 800814a:	4698      	mov	r8, r3
 800814c:	4606      	mov	r6, r0
 800814e:	b118      	cbz	r0, 8008158 <_vfiprintf_r+0x18>
 8008150:	6a03      	ldr	r3, [r0, #32]
 8008152:	b90b      	cbnz	r3, 8008158 <_vfiprintf_r+0x18>
 8008154:	f7ff f8be 	bl	80072d4 <__sinit>
 8008158:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800815a:	07d9      	lsls	r1, r3, #31
 800815c:	d405      	bmi.n	800816a <_vfiprintf_r+0x2a>
 800815e:	89ab      	ldrh	r3, [r5, #12]
 8008160:	059a      	lsls	r2, r3, #22
 8008162:	d402      	bmi.n	800816a <_vfiprintf_r+0x2a>
 8008164:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008166:	f7ff f934 	bl	80073d2 <__retarget_lock_acquire_recursive>
 800816a:	89ab      	ldrh	r3, [r5, #12]
 800816c:	071b      	lsls	r3, r3, #28
 800816e:	d501      	bpl.n	8008174 <_vfiprintf_r+0x34>
 8008170:	692b      	ldr	r3, [r5, #16]
 8008172:	b99b      	cbnz	r3, 800819c <_vfiprintf_r+0x5c>
 8008174:	4629      	mov	r1, r5
 8008176:	4630      	mov	r0, r6
 8008178:	f000 fe5a 	bl	8008e30 <__swsetup_r>
 800817c:	b170      	cbz	r0, 800819c <_vfiprintf_r+0x5c>
 800817e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008180:	07dc      	lsls	r4, r3, #31
 8008182:	d504      	bpl.n	800818e <_vfiprintf_r+0x4e>
 8008184:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008188:	b01d      	add	sp, #116	; 0x74
 800818a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800818e:	89ab      	ldrh	r3, [r5, #12]
 8008190:	0598      	lsls	r0, r3, #22
 8008192:	d4f7      	bmi.n	8008184 <_vfiprintf_r+0x44>
 8008194:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008196:	f7ff f91d 	bl	80073d4 <__retarget_lock_release_recursive>
 800819a:	e7f3      	b.n	8008184 <_vfiprintf_r+0x44>
 800819c:	2300      	movs	r3, #0
 800819e:	9309      	str	r3, [sp, #36]	; 0x24
 80081a0:	2320      	movs	r3, #32
 80081a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80081aa:	2330      	movs	r3, #48	; 0x30
 80081ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008360 <_vfiprintf_r+0x220>
 80081b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081b4:	f04f 0901 	mov.w	r9, #1
 80081b8:	4623      	mov	r3, r4
 80081ba:	469a      	mov	sl, r3
 80081bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081c0:	b10a      	cbz	r2, 80081c6 <_vfiprintf_r+0x86>
 80081c2:	2a25      	cmp	r2, #37	; 0x25
 80081c4:	d1f9      	bne.n	80081ba <_vfiprintf_r+0x7a>
 80081c6:	ebba 0b04 	subs.w	fp, sl, r4
 80081ca:	d00b      	beq.n	80081e4 <_vfiprintf_r+0xa4>
 80081cc:	465b      	mov	r3, fp
 80081ce:	4622      	mov	r2, r4
 80081d0:	4629      	mov	r1, r5
 80081d2:	4630      	mov	r0, r6
 80081d4:	f7ff ffa1 	bl	800811a <__sfputs_r>
 80081d8:	3001      	adds	r0, #1
 80081da:	f000 80a9 	beq.w	8008330 <_vfiprintf_r+0x1f0>
 80081de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081e0:	445a      	add	r2, fp
 80081e2:	9209      	str	r2, [sp, #36]	; 0x24
 80081e4:	f89a 3000 	ldrb.w	r3, [sl]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 80a1 	beq.w	8008330 <_vfiprintf_r+0x1f0>
 80081ee:	2300      	movs	r3, #0
 80081f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081f8:	f10a 0a01 	add.w	sl, sl, #1
 80081fc:	9304      	str	r3, [sp, #16]
 80081fe:	9307      	str	r3, [sp, #28]
 8008200:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008204:	931a      	str	r3, [sp, #104]	; 0x68
 8008206:	4654      	mov	r4, sl
 8008208:	2205      	movs	r2, #5
 800820a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800820e:	4854      	ldr	r0, [pc, #336]	; (8008360 <_vfiprintf_r+0x220>)
 8008210:	f7f7 ffde 	bl	80001d0 <memchr>
 8008214:	9a04      	ldr	r2, [sp, #16]
 8008216:	b9d8      	cbnz	r0, 8008250 <_vfiprintf_r+0x110>
 8008218:	06d1      	lsls	r1, r2, #27
 800821a:	bf44      	itt	mi
 800821c:	2320      	movmi	r3, #32
 800821e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008222:	0713      	lsls	r3, r2, #28
 8008224:	bf44      	itt	mi
 8008226:	232b      	movmi	r3, #43	; 0x2b
 8008228:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800822c:	f89a 3000 	ldrb.w	r3, [sl]
 8008230:	2b2a      	cmp	r3, #42	; 0x2a
 8008232:	d015      	beq.n	8008260 <_vfiprintf_r+0x120>
 8008234:	9a07      	ldr	r2, [sp, #28]
 8008236:	4654      	mov	r4, sl
 8008238:	2000      	movs	r0, #0
 800823a:	f04f 0c0a 	mov.w	ip, #10
 800823e:	4621      	mov	r1, r4
 8008240:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008244:	3b30      	subs	r3, #48	; 0x30
 8008246:	2b09      	cmp	r3, #9
 8008248:	d94d      	bls.n	80082e6 <_vfiprintf_r+0x1a6>
 800824a:	b1b0      	cbz	r0, 800827a <_vfiprintf_r+0x13a>
 800824c:	9207      	str	r2, [sp, #28]
 800824e:	e014      	b.n	800827a <_vfiprintf_r+0x13a>
 8008250:	eba0 0308 	sub.w	r3, r0, r8
 8008254:	fa09 f303 	lsl.w	r3, r9, r3
 8008258:	4313      	orrs	r3, r2
 800825a:	9304      	str	r3, [sp, #16]
 800825c:	46a2      	mov	sl, r4
 800825e:	e7d2      	b.n	8008206 <_vfiprintf_r+0xc6>
 8008260:	9b03      	ldr	r3, [sp, #12]
 8008262:	1d19      	adds	r1, r3, #4
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	9103      	str	r1, [sp, #12]
 8008268:	2b00      	cmp	r3, #0
 800826a:	bfbb      	ittet	lt
 800826c:	425b      	neglt	r3, r3
 800826e:	f042 0202 	orrlt.w	r2, r2, #2
 8008272:	9307      	strge	r3, [sp, #28]
 8008274:	9307      	strlt	r3, [sp, #28]
 8008276:	bfb8      	it	lt
 8008278:	9204      	strlt	r2, [sp, #16]
 800827a:	7823      	ldrb	r3, [r4, #0]
 800827c:	2b2e      	cmp	r3, #46	; 0x2e
 800827e:	d10c      	bne.n	800829a <_vfiprintf_r+0x15a>
 8008280:	7863      	ldrb	r3, [r4, #1]
 8008282:	2b2a      	cmp	r3, #42	; 0x2a
 8008284:	d134      	bne.n	80082f0 <_vfiprintf_r+0x1b0>
 8008286:	9b03      	ldr	r3, [sp, #12]
 8008288:	1d1a      	adds	r2, r3, #4
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	9203      	str	r2, [sp, #12]
 800828e:	2b00      	cmp	r3, #0
 8008290:	bfb8      	it	lt
 8008292:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008296:	3402      	adds	r4, #2
 8008298:	9305      	str	r3, [sp, #20]
 800829a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008370 <_vfiprintf_r+0x230>
 800829e:	7821      	ldrb	r1, [r4, #0]
 80082a0:	2203      	movs	r2, #3
 80082a2:	4650      	mov	r0, sl
 80082a4:	f7f7 ff94 	bl	80001d0 <memchr>
 80082a8:	b138      	cbz	r0, 80082ba <_vfiprintf_r+0x17a>
 80082aa:	9b04      	ldr	r3, [sp, #16]
 80082ac:	eba0 000a 	sub.w	r0, r0, sl
 80082b0:	2240      	movs	r2, #64	; 0x40
 80082b2:	4082      	lsls	r2, r0
 80082b4:	4313      	orrs	r3, r2
 80082b6:	3401      	adds	r4, #1
 80082b8:	9304      	str	r3, [sp, #16]
 80082ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082be:	4829      	ldr	r0, [pc, #164]	; (8008364 <_vfiprintf_r+0x224>)
 80082c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082c4:	2206      	movs	r2, #6
 80082c6:	f7f7 ff83 	bl	80001d0 <memchr>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	d03f      	beq.n	800834e <_vfiprintf_r+0x20e>
 80082ce:	4b26      	ldr	r3, [pc, #152]	; (8008368 <_vfiprintf_r+0x228>)
 80082d0:	bb1b      	cbnz	r3, 800831a <_vfiprintf_r+0x1da>
 80082d2:	9b03      	ldr	r3, [sp, #12]
 80082d4:	3307      	adds	r3, #7
 80082d6:	f023 0307 	bic.w	r3, r3, #7
 80082da:	3308      	adds	r3, #8
 80082dc:	9303      	str	r3, [sp, #12]
 80082de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e0:	443b      	add	r3, r7
 80082e2:	9309      	str	r3, [sp, #36]	; 0x24
 80082e4:	e768      	b.n	80081b8 <_vfiprintf_r+0x78>
 80082e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80082ea:	460c      	mov	r4, r1
 80082ec:	2001      	movs	r0, #1
 80082ee:	e7a6      	b.n	800823e <_vfiprintf_r+0xfe>
 80082f0:	2300      	movs	r3, #0
 80082f2:	3401      	adds	r4, #1
 80082f4:	9305      	str	r3, [sp, #20]
 80082f6:	4619      	mov	r1, r3
 80082f8:	f04f 0c0a 	mov.w	ip, #10
 80082fc:	4620      	mov	r0, r4
 80082fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008302:	3a30      	subs	r2, #48	; 0x30
 8008304:	2a09      	cmp	r2, #9
 8008306:	d903      	bls.n	8008310 <_vfiprintf_r+0x1d0>
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0c6      	beq.n	800829a <_vfiprintf_r+0x15a>
 800830c:	9105      	str	r1, [sp, #20]
 800830e:	e7c4      	b.n	800829a <_vfiprintf_r+0x15a>
 8008310:	fb0c 2101 	mla	r1, ip, r1, r2
 8008314:	4604      	mov	r4, r0
 8008316:	2301      	movs	r3, #1
 8008318:	e7f0      	b.n	80082fc <_vfiprintf_r+0x1bc>
 800831a:	ab03      	add	r3, sp, #12
 800831c:	9300      	str	r3, [sp, #0]
 800831e:	462a      	mov	r2, r5
 8008320:	4b12      	ldr	r3, [pc, #72]	; (800836c <_vfiprintf_r+0x22c>)
 8008322:	a904      	add	r1, sp, #16
 8008324:	4630      	mov	r0, r6
 8008326:	f7fe fb83 	bl	8006a30 <_printf_float>
 800832a:	4607      	mov	r7, r0
 800832c:	1c78      	adds	r0, r7, #1
 800832e:	d1d6      	bne.n	80082de <_vfiprintf_r+0x19e>
 8008330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008332:	07d9      	lsls	r1, r3, #31
 8008334:	d405      	bmi.n	8008342 <_vfiprintf_r+0x202>
 8008336:	89ab      	ldrh	r3, [r5, #12]
 8008338:	059a      	lsls	r2, r3, #22
 800833a:	d402      	bmi.n	8008342 <_vfiprintf_r+0x202>
 800833c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800833e:	f7ff f849 	bl	80073d4 <__retarget_lock_release_recursive>
 8008342:	89ab      	ldrh	r3, [r5, #12]
 8008344:	065b      	lsls	r3, r3, #25
 8008346:	f53f af1d 	bmi.w	8008184 <_vfiprintf_r+0x44>
 800834a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800834c:	e71c      	b.n	8008188 <_vfiprintf_r+0x48>
 800834e:	ab03      	add	r3, sp, #12
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	462a      	mov	r2, r5
 8008354:	4b05      	ldr	r3, [pc, #20]	; (800836c <_vfiprintf_r+0x22c>)
 8008356:	a904      	add	r1, sp, #16
 8008358:	4630      	mov	r0, r6
 800835a:	f7fe fe0d 	bl	8006f78 <_printf_i>
 800835e:	e7e4      	b.n	800832a <_vfiprintf_r+0x1ea>
 8008360:	080093c9 	.word	0x080093c9
 8008364:	080093d3 	.word	0x080093d3
 8008368:	08006a31 	.word	0x08006a31
 800836c:	0800811b 	.word	0x0800811b
 8008370:	080093cf 	.word	0x080093cf

08008374 <malloc>:
 8008374:	4b02      	ldr	r3, [pc, #8]	; (8008380 <malloc+0xc>)
 8008376:	4601      	mov	r1, r0
 8008378:	6818      	ldr	r0, [r3, #0]
 800837a:	f000 b823 	b.w	80083c4 <_malloc_r>
 800837e:	bf00      	nop
 8008380:	20000098 	.word	0x20000098

08008384 <sbrk_aligned>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	4e0e      	ldr	r6, [pc, #56]	; (80083c0 <sbrk_aligned+0x3c>)
 8008388:	460c      	mov	r4, r1
 800838a:	6831      	ldr	r1, [r6, #0]
 800838c:	4605      	mov	r5, r0
 800838e:	b911      	cbnz	r1, 8008396 <sbrk_aligned+0x12>
 8008390:	f000 fe5e 	bl	8009050 <_sbrk_r>
 8008394:	6030      	str	r0, [r6, #0]
 8008396:	4621      	mov	r1, r4
 8008398:	4628      	mov	r0, r5
 800839a:	f000 fe59 	bl	8009050 <_sbrk_r>
 800839e:	1c43      	adds	r3, r0, #1
 80083a0:	d00a      	beq.n	80083b8 <sbrk_aligned+0x34>
 80083a2:	1cc4      	adds	r4, r0, #3
 80083a4:	f024 0403 	bic.w	r4, r4, #3
 80083a8:	42a0      	cmp	r0, r4
 80083aa:	d007      	beq.n	80083bc <sbrk_aligned+0x38>
 80083ac:	1a21      	subs	r1, r4, r0
 80083ae:	4628      	mov	r0, r5
 80083b0:	f000 fe4e 	bl	8009050 <_sbrk_r>
 80083b4:	3001      	adds	r0, #1
 80083b6:	d101      	bne.n	80083bc <sbrk_aligned+0x38>
 80083b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80083bc:	4620      	mov	r0, r4
 80083be:	bd70      	pop	{r4, r5, r6, pc}
 80083c0:	20000b3c 	.word	0x20000b3c

080083c4 <_malloc_r>:
 80083c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083c8:	1ccd      	adds	r5, r1, #3
 80083ca:	f025 0503 	bic.w	r5, r5, #3
 80083ce:	3508      	adds	r5, #8
 80083d0:	2d0c      	cmp	r5, #12
 80083d2:	bf38      	it	cc
 80083d4:	250c      	movcc	r5, #12
 80083d6:	2d00      	cmp	r5, #0
 80083d8:	4607      	mov	r7, r0
 80083da:	db01      	blt.n	80083e0 <_malloc_r+0x1c>
 80083dc:	42a9      	cmp	r1, r5
 80083de:	d905      	bls.n	80083ec <_malloc_r+0x28>
 80083e0:	230c      	movs	r3, #12
 80083e2:	603b      	str	r3, [r7, #0]
 80083e4:	2600      	movs	r6, #0
 80083e6:	4630      	mov	r0, r6
 80083e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ec:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80084c0 <_malloc_r+0xfc>
 80083f0:	f000 f916 	bl	8008620 <__malloc_lock>
 80083f4:	f8d8 3000 	ldr.w	r3, [r8]
 80083f8:	461c      	mov	r4, r3
 80083fa:	bb5c      	cbnz	r4, 8008454 <_malloc_r+0x90>
 80083fc:	4629      	mov	r1, r5
 80083fe:	4638      	mov	r0, r7
 8008400:	f7ff ffc0 	bl	8008384 <sbrk_aligned>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	4604      	mov	r4, r0
 8008408:	d155      	bne.n	80084b6 <_malloc_r+0xf2>
 800840a:	f8d8 4000 	ldr.w	r4, [r8]
 800840e:	4626      	mov	r6, r4
 8008410:	2e00      	cmp	r6, #0
 8008412:	d145      	bne.n	80084a0 <_malloc_r+0xdc>
 8008414:	2c00      	cmp	r4, #0
 8008416:	d048      	beq.n	80084aa <_malloc_r+0xe6>
 8008418:	6823      	ldr	r3, [r4, #0]
 800841a:	4631      	mov	r1, r6
 800841c:	4638      	mov	r0, r7
 800841e:	eb04 0903 	add.w	r9, r4, r3
 8008422:	f000 fe15 	bl	8009050 <_sbrk_r>
 8008426:	4581      	cmp	r9, r0
 8008428:	d13f      	bne.n	80084aa <_malloc_r+0xe6>
 800842a:	6821      	ldr	r1, [r4, #0]
 800842c:	1a6d      	subs	r5, r5, r1
 800842e:	4629      	mov	r1, r5
 8008430:	4638      	mov	r0, r7
 8008432:	f7ff ffa7 	bl	8008384 <sbrk_aligned>
 8008436:	3001      	adds	r0, #1
 8008438:	d037      	beq.n	80084aa <_malloc_r+0xe6>
 800843a:	6823      	ldr	r3, [r4, #0]
 800843c:	442b      	add	r3, r5
 800843e:	6023      	str	r3, [r4, #0]
 8008440:	f8d8 3000 	ldr.w	r3, [r8]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d038      	beq.n	80084ba <_malloc_r+0xf6>
 8008448:	685a      	ldr	r2, [r3, #4]
 800844a:	42a2      	cmp	r2, r4
 800844c:	d12b      	bne.n	80084a6 <_malloc_r+0xe2>
 800844e:	2200      	movs	r2, #0
 8008450:	605a      	str	r2, [r3, #4]
 8008452:	e00f      	b.n	8008474 <_malloc_r+0xb0>
 8008454:	6822      	ldr	r2, [r4, #0]
 8008456:	1b52      	subs	r2, r2, r5
 8008458:	d41f      	bmi.n	800849a <_malloc_r+0xd6>
 800845a:	2a0b      	cmp	r2, #11
 800845c:	d917      	bls.n	800848e <_malloc_r+0xca>
 800845e:	1961      	adds	r1, r4, r5
 8008460:	42a3      	cmp	r3, r4
 8008462:	6025      	str	r5, [r4, #0]
 8008464:	bf18      	it	ne
 8008466:	6059      	strne	r1, [r3, #4]
 8008468:	6863      	ldr	r3, [r4, #4]
 800846a:	bf08      	it	eq
 800846c:	f8c8 1000 	streq.w	r1, [r8]
 8008470:	5162      	str	r2, [r4, r5]
 8008472:	604b      	str	r3, [r1, #4]
 8008474:	4638      	mov	r0, r7
 8008476:	f104 060b 	add.w	r6, r4, #11
 800847a:	f000 f8d7 	bl	800862c <__malloc_unlock>
 800847e:	f026 0607 	bic.w	r6, r6, #7
 8008482:	1d23      	adds	r3, r4, #4
 8008484:	1af2      	subs	r2, r6, r3
 8008486:	d0ae      	beq.n	80083e6 <_malloc_r+0x22>
 8008488:	1b9b      	subs	r3, r3, r6
 800848a:	50a3      	str	r3, [r4, r2]
 800848c:	e7ab      	b.n	80083e6 <_malloc_r+0x22>
 800848e:	42a3      	cmp	r3, r4
 8008490:	6862      	ldr	r2, [r4, #4]
 8008492:	d1dd      	bne.n	8008450 <_malloc_r+0x8c>
 8008494:	f8c8 2000 	str.w	r2, [r8]
 8008498:	e7ec      	b.n	8008474 <_malloc_r+0xb0>
 800849a:	4623      	mov	r3, r4
 800849c:	6864      	ldr	r4, [r4, #4]
 800849e:	e7ac      	b.n	80083fa <_malloc_r+0x36>
 80084a0:	4634      	mov	r4, r6
 80084a2:	6876      	ldr	r6, [r6, #4]
 80084a4:	e7b4      	b.n	8008410 <_malloc_r+0x4c>
 80084a6:	4613      	mov	r3, r2
 80084a8:	e7cc      	b.n	8008444 <_malloc_r+0x80>
 80084aa:	230c      	movs	r3, #12
 80084ac:	603b      	str	r3, [r7, #0]
 80084ae:	4638      	mov	r0, r7
 80084b0:	f000 f8bc 	bl	800862c <__malloc_unlock>
 80084b4:	e797      	b.n	80083e6 <_malloc_r+0x22>
 80084b6:	6025      	str	r5, [r4, #0]
 80084b8:	e7dc      	b.n	8008474 <_malloc_r+0xb0>
 80084ba:	605b      	str	r3, [r3, #4]
 80084bc:	deff      	udf	#255	; 0xff
 80084be:	bf00      	nop
 80084c0:	20000b38 	.word	0x20000b38

080084c4 <__sflush_r>:
 80084c4:	898a      	ldrh	r2, [r1, #12]
 80084c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ca:	4605      	mov	r5, r0
 80084cc:	0710      	lsls	r0, r2, #28
 80084ce:	460c      	mov	r4, r1
 80084d0:	d458      	bmi.n	8008584 <__sflush_r+0xc0>
 80084d2:	684b      	ldr	r3, [r1, #4]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	dc05      	bgt.n	80084e4 <__sflush_r+0x20>
 80084d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80084da:	2b00      	cmp	r3, #0
 80084dc:	dc02      	bgt.n	80084e4 <__sflush_r+0x20>
 80084de:	2000      	movs	r0, #0
 80084e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084e6:	2e00      	cmp	r6, #0
 80084e8:	d0f9      	beq.n	80084de <__sflush_r+0x1a>
 80084ea:	2300      	movs	r3, #0
 80084ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084f0:	682f      	ldr	r7, [r5, #0]
 80084f2:	6a21      	ldr	r1, [r4, #32]
 80084f4:	602b      	str	r3, [r5, #0]
 80084f6:	d032      	beq.n	800855e <__sflush_r+0x9a>
 80084f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	075a      	lsls	r2, r3, #29
 80084fe:	d505      	bpl.n	800850c <__sflush_r+0x48>
 8008500:	6863      	ldr	r3, [r4, #4]
 8008502:	1ac0      	subs	r0, r0, r3
 8008504:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008506:	b10b      	cbz	r3, 800850c <__sflush_r+0x48>
 8008508:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800850a:	1ac0      	subs	r0, r0, r3
 800850c:	2300      	movs	r3, #0
 800850e:	4602      	mov	r2, r0
 8008510:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008512:	6a21      	ldr	r1, [r4, #32]
 8008514:	4628      	mov	r0, r5
 8008516:	47b0      	blx	r6
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	89a3      	ldrh	r3, [r4, #12]
 800851c:	d106      	bne.n	800852c <__sflush_r+0x68>
 800851e:	6829      	ldr	r1, [r5, #0]
 8008520:	291d      	cmp	r1, #29
 8008522:	d82b      	bhi.n	800857c <__sflush_r+0xb8>
 8008524:	4a29      	ldr	r2, [pc, #164]	; (80085cc <__sflush_r+0x108>)
 8008526:	410a      	asrs	r2, r1
 8008528:	07d6      	lsls	r6, r2, #31
 800852a:	d427      	bmi.n	800857c <__sflush_r+0xb8>
 800852c:	2200      	movs	r2, #0
 800852e:	6062      	str	r2, [r4, #4]
 8008530:	04d9      	lsls	r1, r3, #19
 8008532:	6922      	ldr	r2, [r4, #16]
 8008534:	6022      	str	r2, [r4, #0]
 8008536:	d504      	bpl.n	8008542 <__sflush_r+0x7e>
 8008538:	1c42      	adds	r2, r0, #1
 800853a:	d101      	bne.n	8008540 <__sflush_r+0x7c>
 800853c:	682b      	ldr	r3, [r5, #0]
 800853e:	b903      	cbnz	r3, 8008542 <__sflush_r+0x7e>
 8008540:	6560      	str	r0, [r4, #84]	; 0x54
 8008542:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008544:	602f      	str	r7, [r5, #0]
 8008546:	2900      	cmp	r1, #0
 8008548:	d0c9      	beq.n	80084de <__sflush_r+0x1a>
 800854a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800854e:	4299      	cmp	r1, r3
 8008550:	d002      	beq.n	8008558 <__sflush_r+0x94>
 8008552:	4628      	mov	r0, r5
 8008554:	f000 fdd2 	bl	80090fc <_free_r>
 8008558:	2000      	movs	r0, #0
 800855a:	6360      	str	r0, [r4, #52]	; 0x34
 800855c:	e7c0      	b.n	80084e0 <__sflush_r+0x1c>
 800855e:	2301      	movs	r3, #1
 8008560:	4628      	mov	r0, r5
 8008562:	47b0      	blx	r6
 8008564:	1c41      	adds	r1, r0, #1
 8008566:	d1c8      	bne.n	80084fa <__sflush_r+0x36>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d0c5      	beq.n	80084fa <__sflush_r+0x36>
 800856e:	2b1d      	cmp	r3, #29
 8008570:	d001      	beq.n	8008576 <__sflush_r+0xb2>
 8008572:	2b16      	cmp	r3, #22
 8008574:	d101      	bne.n	800857a <__sflush_r+0xb6>
 8008576:	602f      	str	r7, [r5, #0]
 8008578:	e7b1      	b.n	80084de <__sflush_r+0x1a>
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	e7ad      	b.n	80084e0 <__sflush_r+0x1c>
 8008584:	690f      	ldr	r7, [r1, #16]
 8008586:	2f00      	cmp	r7, #0
 8008588:	d0a9      	beq.n	80084de <__sflush_r+0x1a>
 800858a:	0793      	lsls	r3, r2, #30
 800858c:	680e      	ldr	r6, [r1, #0]
 800858e:	bf08      	it	eq
 8008590:	694b      	ldreq	r3, [r1, #20]
 8008592:	600f      	str	r7, [r1, #0]
 8008594:	bf18      	it	ne
 8008596:	2300      	movne	r3, #0
 8008598:	eba6 0807 	sub.w	r8, r6, r7
 800859c:	608b      	str	r3, [r1, #8]
 800859e:	f1b8 0f00 	cmp.w	r8, #0
 80085a2:	dd9c      	ble.n	80084de <__sflush_r+0x1a>
 80085a4:	6a21      	ldr	r1, [r4, #32]
 80085a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80085a8:	4643      	mov	r3, r8
 80085aa:	463a      	mov	r2, r7
 80085ac:	4628      	mov	r0, r5
 80085ae:	47b0      	blx	r6
 80085b0:	2800      	cmp	r0, #0
 80085b2:	dc06      	bgt.n	80085c2 <__sflush_r+0xfe>
 80085b4:	89a3      	ldrh	r3, [r4, #12]
 80085b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085ba:	81a3      	strh	r3, [r4, #12]
 80085bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085c0:	e78e      	b.n	80084e0 <__sflush_r+0x1c>
 80085c2:	4407      	add	r7, r0
 80085c4:	eba8 0800 	sub.w	r8, r8, r0
 80085c8:	e7e9      	b.n	800859e <__sflush_r+0xda>
 80085ca:	bf00      	nop
 80085cc:	dfbffffe 	.word	0xdfbffffe

080085d0 <_fflush_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	690b      	ldr	r3, [r1, #16]
 80085d4:	4605      	mov	r5, r0
 80085d6:	460c      	mov	r4, r1
 80085d8:	b913      	cbnz	r3, 80085e0 <_fflush_r+0x10>
 80085da:	2500      	movs	r5, #0
 80085dc:	4628      	mov	r0, r5
 80085de:	bd38      	pop	{r3, r4, r5, pc}
 80085e0:	b118      	cbz	r0, 80085ea <_fflush_r+0x1a>
 80085e2:	6a03      	ldr	r3, [r0, #32]
 80085e4:	b90b      	cbnz	r3, 80085ea <_fflush_r+0x1a>
 80085e6:	f7fe fe75 	bl	80072d4 <__sinit>
 80085ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f3      	beq.n	80085da <_fflush_r+0xa>
 80085f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085f4:	07d0      	lsls	r0, r2, #31
 80085f6:	d404      	bmi.n	8008602 <_fflush_r+0x32>
 80085f8:	0599      	lsls	r1, r3, #22
 80085fa:	d402      	bmi.n	8008602 <_fflush_r+0x32>
 80085fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085fe:	f7fe fee8 	bl	80073d2 <__retarget_lock_acquire_recursive>
 8008602:	4628      	mov	r0, r5
 8008604:	4621      	mov	r1, r4
 8008606:	f7ff ff5d 	bl	80084c4 <__sflush_r>
 800860a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800860c:	07da      	lsls	r2, r3, #31
 800860e:	4605      	mov	r5, r0
 8008610:	d4e4      	bmi.n	80085dc <_fflush_r+0xc>
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	059b      	lsls	r3, r3, #22
 8008616:	d4e1      	bmi.n	80085dc <_fflush_r+0xc>
 8008618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800861a:	f7fe fedb 	bl	80073d4 <__retarget_lock_release_recursive>
 800861e:	e7dd      	b.n	80085dc <_fflush_r+0xc>

08008620 <__malloc_lock>:
 8008620:	4801      	ldr	r0, [pc, #4]	; (8008628 <__malloc_lock+0x8>)
 8008622:	f7fe bed6 	b.w	80073d2 <__retarget_lock_acquire_recursive>
 8008626:	bf00      	nop
 8008628:	20000b34 	.word	0x20000b34

0800862c <__malloc_unlock>:
 800862c:	4801      	ldr	r0, [pc, #4]	; (8008634 <__malloc_unlock+0x8>)
 800862e:	f7fe bed1 	b.w	80073d4 <__retarget_lock_release_recursive>
 8008632:	bf00      	nop
 8008634:	20000b34 	.word	0x20000b34

08008638 <_Balloc>:
 8008638:	b570      	push	{r4, r5, r6, lr}
 800863a:	69c6      	ldr	r6, [r0, #28]
 800863c:	4604      	mov	r4, r0
 800863e:	460d      	mov	r5, r1
 8008640:	b976      	cbnz	r6, 8008660 <_Balloc+0x28>
 8008642:	2010      	movs	r0, #16
 8008644:	f7ff fe96 	bl	8008374 <malloc>
 8008648:	4602      	mov	r2, r0
 800864a:	61e0      	str	r0, [r4, #28]
 800864c:	b920      	cbnz	r0, 8008658 <_Balloc+0x20>
 800864e:	4b18      	ldr	r3, [pc, #96]	; (80086b0 <_Balloc+0x78>)
 8008650:	4818      	ldr	r0, [pc, #96]	; (80086b4 <_Balloc+0x7c>)
 8008652:	216b      	movs	r1, #107	; 0x6b
 8008654:	f000 fd1e 	bl	8009094 <__assert_func>
 8008658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800865c:	6006      	str	r6, [r0, #0]
 800865e:	60c6      	str	r6, [r0, #12]
 8008660:	69e6      	ldr	r6, [r4, #28]
 8008662:	68f3      	ldr	r3, [r6, #12]
 8008664:	b183      	cbz	r3, 8008688 <_Balloc+0x50>
 8008666:	69e3      	ldr	r3, [r4, #28]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800866e:	b9b8      	cbnz	r0, 80086a0 <_Balloc+0x68>
 8008670:	2101      	movs	r1, #1
 8008672:	fa01 f605 	lsl.w	r6, r1, r5
 8008676:	1d72      	adds	r2, r6, #5
 8008678:	0092      	lsls	r2, r2, #2
 800867a:	4620      	mov	r0, r4
 800867c:	f000 fd28 	bl	80090d0 <_calloc_r>
 8008680:	b160      	cbz	r0, 800869c <_Balloc+0x64>
 8008682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008686:	e00e      	b.n	80086a6 <_Balloc+0x6e>
 8008688:	2221      	movs	r2, #33	; 0x21
 800868a:	2104      	movs	r1, #4
 800868c:	4620      	mov	r0, r4
 800868e:	f000 fd1f 	bl	80090d0 <_calloc_r>
 8008692:	69e3      	ldr	r3, [r4, #28]
 8008694:	60f0      	str	r0, [r6, #12]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1e4      	bne.n	8008666 <_Balloc+0x2e>
 800869c:	2000      	movs	r0, #0
 800869e:	bd70      	pop	{r4, r5, r6, pc}
 80086a0:	6802      	ldr	r2, [r0, #0]
 80086a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086a6:	2300      	movs	r3, #0
 80086a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086ac:	e7f7      	b.n	800869e <_Balloc+0x66>
 80086ae:	bf00      	nop
 80086b0:	08009349 	.word	0x08009349
 80086b4:	080093da 	.word	0x080093da

080086b8 <_Bfree>:
 80086b8:	b570      	push	{r4, r5, r6, lr}
 80086ba:	69c6      	ldr	r6, [r0, #28]
 80086bc:	4605      	mov	r5, r0
 80086be:	460c      	mov	r4, r1
 80086c0:	b976      	cbnz	r6, 80086e0 <_Bfree+0x28>
 80086c2:	2010      	movs	r0, #16
 80086c4:	f7ff fe56 	bl	8008374 <malloc>
 80086c8:	4602      	mov	r2, r0
 80086ca:	61e8      	str	r0, [r5, #28]
 80086cc:	b920      	cbnz	r0, 80086d8 <_Bfree+0x20>
 80086ce:	4b09      	ldr	r3, [pc, #36]	; (80086f4 <_Bfree+0x3c>)
 80086d0:	4809      	ldr	r0, [pc, #36]	; (80086f8 <_Bfree+0x40>)
 80086d2:	218f      	movs	r1, #143	; 0x8f
 80086d4:	f000 fcde 	bl	8009094 <__assert_func>
 80086d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086dc:	6006      	str	r6, [r0, #0]
 80086de:	60c6      	str	r6, [r0, #12]
 80086e0:	b13c      	cbz	r4, 80086f2 <_Bfree+0x3a>
 80086e2:	69eb      	ldr	r3, [r5, #28]
 80086e4:	6862      	ldr	r2, [r4, #4]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086ec:	6021      	str	r1, [r4, #0]
 80086ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086f2:	bd70      	pop	{r4, r5, r6, pc}
 80086f4:	08009349 	.word	0x08009349
 80086f8:	080093da 	.word	0x080093da

080086fc <__multadd>:
 80086fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008700:	690d      	ldr	r5, [r1, #16]
 8008702:	4607      	mov	r7, r0
 8008704:	460c      	mov	r4, r1
 8008706:	461e      	mov	r6, r3
 8008708:	f101 0c14 	add.w	ip, r1, #20
 800870c:	2000      	movs	r0, #0
 800870e:	f8dc 3000 	ldr.w	r3, [ip]
 8008712:	b299      	uxth	r1, r3
 8008714:	fb02 6101 	mla	r1, r2, r1, r6
 8008718:	0c1e      	lsrs	r6, r3, #16
 800871a:	0c0b      	lsrs	r3, r1, #16
 800871c:	fb02 3306 	mla	r3, r2, r6, r3
 8008720:	b289      	uxth	r1, r1
 8008722:	3001      	adds	r0, #1
 8008724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008728:	4285      	cmp	r5, r0
 800872a:	f84c 1b04 	str.w	r1, [ip], #4
 800872e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008732:	dcec      	bgt.n	800870e <__multadd+0x12>
 8008734:	b30e      	cbz	r6, 800877a <__multadd+0x7e>
 8008736:	68a3      	ldr	r3, [r4, #8]
 8008738:	42ab      	cmp	r3, r5
 800873a:	dc19      	bgt.n	8008770 <__multadd+0x74>
 800873c:	6861      	ldr	r1, [r4, #4]
 800873e:	4638      	mov	r0, r7
 8008740:	3101      	adds	r1, #1
 8008742:	f7ff ff79 	bl	8008638 <_Balloc>
 8008746:	4680      	mov	r8, r0
 8008748:	b928      	cbnz	r0, 8008756 <__multadd+0x5a>
 800874a:	4602      	mov	r2, r0
 800874c:	4b0c      	ldr	r3, [pc, #48]	; (8008780 <__multadd+0x84>)
 800874e:	480d      	ldr	r0, [pc, #52]	; (8008784 <__multadd+0x88>)
 8008750:	21ba      	movs	r1, #186	; 0xba
 8008752:	f000 fc9f 	bl	8009094 <__assert_func>
 8008756:	6922      	ldr	r2, [r4, #16]
 8008758:	3202      	adds	r2, #2
 800875a:	f104 010c 	add.w	r1, r4, #12
 800875e:	0092      	lsls	r2, r2, #2
 8008760:	300c      	adds	r0, #12
 8008762:	f7fe fe38 	bl	80073d6 <memcpy>
 8008766:	4621      	mov	r1, r4
 8008768:	4638      	mov	r0, r7
 800876a:	f7ff ffa5 	bl	80086b8 <_Bfree>
 800876e:	4644      	mov	r4, r8
 8008770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008774:	3501      	adds	r5, #1
 8008776:	615e      	str	r6, [r3, #20]
 8008778:	6125      	str	r5, [r4, #16]
 800877a:	4620      	mov	r0, r4
 800877c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008780:	080093b8 	.word	0x080093b8
 8008784:	080093da 	.word	0x080093da

08008788 <__hi0bits>:
 8008788:	0c03      	lsrs	r3, r0, #16
 800878a:	041b      	lsls	r3, r3, #16
 800878c:	b9d3      	cbnz	r3, 80087c4 <__hi0bits+0x3c>
 800878e:	0400      	lsls	r0, r0, #16
 8008790:	2310      	movs	r3, #16
 8008792:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008796:	bf04      	itt	eq
 8008798:	0200      	lsleq	r0, r0, #8
 800879a:	3308      	addeq	r3, #8
 800879c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80087a0:	bf04      	itt	eq
 80087a2:	0100      	lsleq	r0, r0, #4
 80087a4:	3304      	addeq	r3, #4
 80087a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80087aa:	bf04      	itt	eq
 80087ac:	0080      	lsleq	r0, r0, #2
 80087ae:	3302      	addeq	r3, #2
 80087b0:	2800      	cmp	r0, #0
 80087b2:	db05      	blt.n	80087c0 <__hi0bits+0x38>
 80087b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80087b8:	f103 0301 	add.w	r3, r3, #1
 80087bc:	bf08      	it	eq
 80087be:	2320      	moveq	r3, #32
 80087c0:	4618      	mov	r0, r3
 80087c2:	4770      	bx	lr
 80087c4:	2300      	movs	r3, #0
 80087c6:	e7e4      	b.n	8008792 <__hi0bits+0xa>

080087c8 <__lo0bits>:
 80087c8:	6803      	ldr	r3, [r0, #0]
 80087ca:	f013 0207 	ands.w	r2, r3, #7
 80087ce:	d00c      	beq.n	80087ea <__lo0bits+0x22>
 80087d0:	07d9      	lsls	r1, r3, #31
 80087d2:	d422      	bmi.n	800881a <__lo0bits+0x52>
 80087d4:	079a      	lsls	r2, r3, #30
 80087d6:	bf49      	itett	mi
 80087d8:	085b      	lsrmi	r3, r3, #1
 80087da:	089b      	lsrpl	r3, r3, #2
 80087dc:	6003      	strmi	r3, [r0, #0]
 80087de:	2201      	movmi	r2, #1
 80087e0:	bf5c      	itt	pl
 80087e2:	6003      	strpl	r3, [r0, #0]
 80087e4:	2202      	movpl	r2, #2
 80087e6:	4610      	mov	r0, r2
 80087e8:	4770      	bx	lr
 80087ea:	b299      	uxth	r1, r3
 80087ec:	b909      	cbnz	r1, 80087f2 <__lo0bits+0x2a>
 80087ee:	0c1b      	lsrs	r3, r3, #16
 80087f0:	2210      	movs	r2, #16
 80087f2:	b2d9      	uxtb	r1, r3
 80087f4:	b909      	cbnz	r1, 80087fa <__lo0bits+0x32>
 80087f6:	3208      	adds	r2, #8
 80087f8:	0a1b      	lsrs	r3, r3, #8
 80087fa:	0719      	lsls	r1, r3, #28
 80087fc:	bf04      	itt	eq
 80087fe:	091b      	lsreq	r3, r3, #4
 8008800:	3204      	addeq	r2, #4
 8008802:	0799      	lsls	r1, r3, #30
 8008804:	bf04      	itt	eq
 8008806:	089b      	lsreq	r3, r3, #2
 8008808:	3202      	addeq	r2, #2
 800880a:	07d9      	lsls	r1, r3, #31
 800880c:	d403      	bmi.n	8008816 <__lo0bits+0x4e>
 800880e:	085b      	lsrs	r3, r3, #1
 8008810:	f102 0201 	add.w	r2, r2, #1
 8008814:	d003      	beq.n	800881e <__lo0bits+0x56>
 8008816:	6003      	str	r3, [r0, #0]
 8008818:	e7e5      	b.n	80087e6 <__lo0bits+0x1e>
 800881a:	2200      	movs	r2, #0
 800881c:	e7e3      	b.n	80087e6 <__lo0bits+0x1e>
 800881e:	2220      	movs	r2, #32
 8008820:	e7e1      	b.n	80087e6 <__lo0bits+0x1e>
	...

08008824 <__i2b>:
 8008824:	b510      	push	{r4, lr}
 8008826:	460c      	mov	r4, r1
 8008828:	2101      	movs	r1, #1
 800882a:	f7ff ff05 	bl	8008638 <_Balloc>
 800882e:	4602      	mov	r2, r0
 8008830:	b928      	cbnz	r0, 800883e <__i2b+0x1a>
 8008832:	4b05      	ldr	r3, [pc, #20]	; (8008848 <__i2b+0x24>)
 8008834:	4805      	ldr	r0, [pc, #20]	; (800884c <__i2b+0x28>)
 8008836:	f240 1145 	movw	r1, #325	; 0x145
 800883a:	f000 fc2b 	bl	8009094 <__assert_func>
 800883e:	2301      	movs	r3, #1
 8008840:	6144      	str	r4, [r0, #20]
 8008842:	6103      	str	r3, [r0, #16]
 8008844:	bd10      	pop	{r4, pc}
 8008846:	bf00      	nop
 8008848:	080093b8 	.word	0x080093b8
 800884c:	080093da 	.word	0x080093da

08008850 <__multiply>:
 8008850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008854:	4691      	mov	r9, r2
 8008856:	690a      	ldr	r2, [r1, #16]
 8008858:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800885c:	429a      	cmp	r2, r3
 800885e:	bfb8      	it	lt
 8008860:	460b      	movlt	r3, r1
 8008862:	460c      	mov	r4, r1
 8008864:	bfbc      	itt	lt
 8008866:	464c      	movlt	r4, r9
 8008868:	4699      	movlt	r9, r3
 800886a:	6927      	ldr	r7, [r4, #16]
 800886c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008870:	68a3      	ldr	r3, [r4, #8]
 8008872:	6861      	ldr	r1, [r4, #4]
 8008874:	eb07 060a 	add.w	r6, r7, sl
 8008878:	42b3      	cmp	r3, r6
 800887a:	b085      	sub	sp, #20
 800887c:	bfb8      	it	lt
 800887e:	3101      	addlt	r1, #1
 8008880:	f7ff feda 	bl	8008638 <_Balloc>
 8008884:	b930      	cbnz	r0, 8008894 <__multiply+0x44>
 8008886:	4602      	mov	r2, r0
 8008888:	4b44      	ldr	r3, [pc, #272]	; (800899c <__multiply+0x14c>)
 800888a:	4845      	ldr	r0, [pc, #276]	; (80089a0 <__multiply+0x150>)
 800888c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008890:	f000 fc00 	bl	8009094 <__assert_func>
 8008894:	f100 0514 	add.w	r5, r0, #20
 8008898:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800889c:	462b      	mov	r3, r5
 800889e:	2200      	movs	r2, #0
 80088a0:	4543      	cmp	r3, r8
 80088a2:	d321      	bcc.n	80088e8 <__multiply+0x98>
 80088a4:	f104 0314 	add.w	r3, r4, #20
 80088a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80088ac:	f109 0314 	add.w	r3, r9, #20
 80088b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80088b4:	9202      	str	r2, [sp, #8]
 80088b6:	1b3a      	subs	r2, r7, r4
 80088b8:	3a15      	subs	r2, #21
 80088ba:	f022 0203 	bic.w	r2, r2, #3
 80088be:	3204      	adds	r2, #4
 80088c0:	f104 0115 	add.w	r1, r4, #21
 80088c4:	428f      	cmp	r7, r1
 80088c6:	bf38      	it	cc
 80088c8:	2204      	movcc	r2, #4
 80088ca:	9201      	str	r2, [sp, #4]
 80088cc:	9a02      	ldr	r2, [sp, #8]
 80088ce:	9303      	str	r3, [sp, #12]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d80c      	bhi.n	80088ee <__multiply+0x9e>
 80088d4:	2e00      	cmp	r6, #0
 80088d6:	dd03      	ble.n	80088e0 <__multiply+0x90>
 80088d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d05b      	beq.n	8008998 <__multiply+0x148>
 80088e0:	6106      	str	r6, [r0, #16]
 80088e2:	b005      	add	sp, #20
 80088e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e8:	f843 2b04 	str.w	r2, [r3], #4
 80088ec:	e7d8      	b.n	80088a0 <__multiply+0x50>
 80088ee:	f8b3 a000 	ldrh.w	sl, [r3]
 80088f2:	f1ba 0f00 	cmp.w	sl, #0
 80088f6:	d024      	beq.n	8008942 <__multiply+0xf2>
 80088f8:	f104 0e14 	add.w	lr, r4, #20
 80088fc:	46a9      	mov	r9, r5
 80088fe:	f04f 0c00 	mov.w	ip, #0
 8008902:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008906:	f8d9 1000 	ldr.w	r1, [r9]
 800890a:	fa1f fb82 	uxth.w	fp, r2
 800890e:	b289      	uxth	r1, r1
 8008910:	fb0a 110b 	mla	r1, sl, fp, r1
 8008914:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008918:	f8d9 2000 	ldr.w	r2, [r9]
 800891c:	4461      	add	r1, ip
 800891e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008922:	fb0a c20b 	mla	r2, sl, fp, ip
 8008926:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800892a:	b289      	uxth	r1, r1
 800892c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008930:	4577      	cmp	r7, lr
 8008932:	f849 1b04 	str.w	r1, [r9], #4
 8008936:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800893a:	d8e2      	bhi.n	8008902 <__multiply+0xb2>
 800893c:	9a01      	ldr	r2, [sp, #4]
 800893e:	f845 c002 	str.w	ip, [r5, r2]
 8008942:	9a03      	ldr	r2, [sp, #12]
 8008944:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008948:	3304      	adds	r3, #4
 800894a:	f1b9 0f00 	cmp.w	r9, #0
 800894e:	d021      	beq.n	8008994 <__multiply+0x144>
 8008950:	6829      	ldr	r1, [r5, #0]
 8008952:	f104 0c14 	add.w	ip, r4, #20
 8008956:	46ae      	mov	lr, r5
 8008958:	f04f 0a00 	mov.w	sl, #0
 800895c:	f8bc b000 	ldrh.w	fp, [ip]
 8008960:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008964:	fb09 220b 	mla	r2, r9, fp, r2
 8008968:	4452      	add	r2, sl
 800896a:	b289      	uxth	r1, r1
 800896c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008970:	f84e 1b04 	str.w	r1, [lr], #4
 8008974:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008978:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800897c:	f8be 1000 	ldrh.w	r1, [lr]
 8008980:	fb09 110a 	mla	r1, r9, sl, r1
 8008984:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008988:	4567      	cmp	r7, ip
 800898a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800898e:	d8e5      	bhi.n	800895c <__multiply+0x10c>
 8008990:	9a01      	ldr	r2, [sp, #4]
 8008992:	50a9      	str	r1, [r5, r2]
 8008994:	3504      	adds	r5, #4
 8008996:	e799      	b.n	80088cc <__multiply+0x7c>
 8008998:	3e01      	subs	r6, #1
 800899a:	e79b      	b.n	80088d4 <__multiply+0x84>
 800899c:	080093b8 	.word	0x080093b8
 80089a0:	080093da 	.word	0x080093da

080089a4 <__pow5mult>:
 80089a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089a8:	4615      	mov	r5, r2
 80089aa:	f012 0203 	ands.w	r2, r2, #3
 80089ae:	4606      	mov	r6, r0
 80089b0:	460f      	mov	r7, r1
 80089b2:	d007      	beq.n	80089c4 <__pow5mult+0x20>
 80089b4:	4c25      	ldr	r4, [pc, #148]	; (8008a4c <__pow5mult+0xa8>)
 80089b6:	3a01      	subs	r2, #1
 80089b8:	2300      	movs	r3, #0
 80089ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80089be:	f7ff fe9d 	bl	80086fc <__multadd>
 80089c2:	4607      	mov	r7, r0
 80089c4:	10ad      	asrs	r5, r5, #2
 80089c6:	d03d      	beq.n	8008a44 <__pow5mult+0xa0>
 80089c8:	69f4      	ldr	r4, [r6, #28]
 80089ca:	b97c      	cbnz	r4, 80089ec <__pow5mult+0x48>
 80089cc:	2010      	movs	r0, #16
 80089ce:	f7ff fcd1 	bl	8008374 <malloc>
 80089d2:	4602      	mov	r2, r0
 80089d4:	61f0      	str	r0, [r6, #28]
 80089d6:	b928      	cbnz	r0, 80089e4 <__pow5mult+0x40>
 80089d8:	4b1d      	ldr	r3, [pc, #116]	; (8008a50 <__pow5mult+0xac>)
 80089da:	481e      	ldr	r0, [pc, #120]	; (8008a54 <__pow5mult+0xb0>)
 80089dc:	f240 11b3 	movw	r1, #435	; 0x1b3
 80089e0:	f000 fb58 	bl	8009094 <__assert_func>
 80089e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089e8:	6004      	str	r4, [r0, #0]
 80089ea:	60c4      	str	r4, [r0, #12]
 80089ec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80089f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80089f4:	b94c      	cbnz	r4, 8008a0a <__pow5mult+0x66>
 80089f6:	f240 2171 	movw	r1, #625	; 0x271
 80089fa:	4630      	mov	r0, r6
 80089fc:	f7ff ff12 	bl	8008824 <__i2b>
 8008a00:	2300      	movs	r3, #0
 8008a02:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a06:	4604      	mov	r4, r0
 8008a08:	6003      	str	r3, [r0, #0]
 8008a0a:	f04f 0900 	mov.w	r9, #0
 8008a0e:	07eb      	lsls	r3, r5, #31
 8008a10:	d50a      	bpl.n	8008a28 <__pow5mult+0x84>
 8008a12:	4639      	mov	r1, r7
 8008a14:	4622      	mov	r2, r4
 8008a16:	4630      	mov	r0, r6
 8008a18:	f7ff ff1a 	bl	8008850 <__multiply>
 8008a1c:	4639      	mov	r1, r7
 8008a1e:	4680      	mov	r8, r0
 8008a20:	4630      	mov	r0, r6
 8008a22:	f7ff fe49 	bl	80086b8 <_Bfree>
 8008a26:	4647      	mov	r7, r8
 8008a28:	106d      	asrs	r5, r5, #1
 8008a2a:	d00b      	beq.n	8008a44 <__pow5mult+0xa0>
 8008a2c:	6820      	ldr	r0, [r4, #0]
 8008a2e:	b938      	cbnz	r0, 8008a40 <__pow5mult+0x9c>
 8008a30:	4622      	mov	r2, r4
 8008a32:	4621      	mov	r1, r4
 8008a34:	4630      	mov	r0, r6
 8008a36:	f7ff ff0b 	bl	8008850 <__multiply>
 8008a3a:	6020      	str	r0, [r4, #0]
 8008a3c:	f8c0 9000 	str.w	r9, [r0]
 8008a40:	4604      	mov	r4, r0
 8008a42:	e7e4      	b.n	8008a0e <__pow5mult+0x6a>
 8008a44:	4638      	mov	r0, r7
 8008a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a4a:	bf00      	nop
 8008a4c:	08009528 	.word	0x08009528
 8008a50:	08009349 	.word	0x08009349
 8008a54:	080093da 	.word	0x080093da

08008a58 <__lshift>:
 8008a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a5c:	460c      	mov	r4, r1
 8008a5e:	6849      	ldr	r1, [r1, #4]
 8008a60:	6923      	ldr	r3, [r4, #16]
 8008a62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a66:	68a3      	ldr	r3, [r4, #8]
 8008a68:	4607      	mov	r7, r0
 8008a6a:	4691      	mov	r9, r2
 8008a6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a70:	f108 0601 	add.w	r6, r8, #1
 8008a74:	42b3      	cmp	r3, r6
 8008a76:	db0b      	blt.n	8008a90 <__lshift+0x38>
 8008a78:	4638      	mov	r0, r7
 8008a7a:	f7ff fddd 	bl	8008638 <_Balloc>
 8008a7e:	4605      	mov	r5, r0
 8008a80:	b948      	cbnz	r0, 8008a96 <__lshift+0x3e>
 8008a82:	4602      	mov	r2, r0
 8008a84:	4b28      	ldr	r3, [pc, #160]	; (8008b28 <__lshift+0xd0>)
 8008a86:	4829      	ldr	r0, [pc, #164]	; (8008b2c <__lshift+0xd4>)
 8008a88:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008a8c:	f000 fb02 	bl	8009094 <__assert_func>
 8008a90:	3101      	adds	r1, #1
 8008a92:	005b      	lsls	r3, r3, #1
 8008a94:	e7ee      	b.n	8008a74 <__lshift+0x1c>
 8008a96:	2300      	movs	r3, #0
 8008a98:	f100 0114 	add.w	r1, r0, #20
 8008a9c:	f100 0210 	add.w	r2, r0, #16
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	4553      	cmp	r3, sl
 8008aa4:	db33      	blt.n	8008b0e <__lshift+0xb6>
 8008aa6:	6920      	ldr	r0, [r4, #16]
 8008aa8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008aac:	f104 0314 	add.w	r3, r4, #20
 8008ab0:	f019 091f 	ands.w	r9, r9, #31
 8008ab4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ab8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008abc:	d02b      	beq.n	8008b16 <__lshift+0xbe>
 8008abe:	f1c9 0e20 	rsb	lr, r9, #32
 8008ac2:	468a      	mov	sl, r1
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	6818      	ldr	r0, [r3, #0]
 8008ac8:	fa00 f009 	lsl.w	r0, r0, r9
 8008acc:	4310      	orrs	r0, r2
 8008ace:	f84a 0b04 	str.w	r0, [sl], #4
 8008ad2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ad6:	459c      	cmp	ip, r3
 8008ad8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008adc:	d8f3      	bhi.n	8008ac6 <__lshift+0x6e>
 8008ade:	ebac 0304 	sub.w	r3, ip, r4
 8008ae2:	3b15      	subs	r3, #21
 8008ae4:	f023 0303 	bic.w	r3, r3, #3
 8008ae8:	3304      	adds	r3, #4
 8008aea:	f104 0015 	add.w	r0, r4, #21
 8008aee:	4584      	cmp	ip, r0
 8008af0:	bf38      	it	cc
 8008af2:	2304      	movcc	r3, #4
 8008af4:	50ca      	str	r2, [r1, r3]
 8008af6:	b10a      	cbz	r2, 8008afc <__lshift+0xa4>
 8008af8:	f108 0602 	add.w	r6, r8, #2
 8008afc:	3e01      	subs	r6, #1
 8008afe:	4638      	mov	r0, r7
 8008b00:	612e      	str	r6, [r5, #16]
 8008b02:	4621      	mov	r1, r4
 8008b04:	f7ff fdd8 	bl	80086b8 <_Bfree>
 8008b08:	4628      	mov	r0, r5
 8008b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b12:	3301      	adds	r3, #1
 8008b14:	e7c5      	b.n	8008aa2 <__lshift+0x4a>
 8008b16:	3904      	subs	r1, #4
 8008b18:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b20:	459c      	cmp	ip, r3
 8008b22:	d8f9      	bhi.n	8008b18 <__lshift+0xc0>
 8008b24:	e7ea      	b.n	8008afc <__lshift+0xa4>
 8008b26:	bf00      	nop
 8008b28:	080093b8 	.word	0x080093b8
 8008b2c:	080093da 	.word	0x080093da

08008b30 <__mcmp>:
 8008b30:	b530      	push	{r4, r5, lr}
 8008b32:	6902      	ldr	r2, [r0, #16]
 8008b34:	690c      	ldr	r4, [r1, #16]
 8008b36:	1b12      	subs	r2, r2, r4
 8008b38:	d10e      	bne.n	8008b58 <__mcmp+0x28>
 8008b3a:	f100 0314 	add.w	r3, r0, #20
 8008b3e:	3114      	adds	r1, #20
 8008b40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008b44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008b48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008b4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008b50:	42a5      	cmp	r5, r4
 8008b52:	d003      	beq.n	8008b5c <__mcmp+0x2c>
 8008b54:	d305      	bcc.n	8008b62 <__mcmp+0x32>
 8008b56:	2201      	movs	r2, #1
 8008b58:	4610      	mov	r0, r2
 8008b5a:	bd30      	pop	{r4, r5, pc}
 8008b5c:	4283      	cmp	r3, r0
 8008b5e:	d3f3      	bcc.n	8008b48 <__mcmp+0x18>
 8008b60:	e7fa      	b.n	8008b58 <__mcmp+0x28>
 8008b62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b66:	e7f7      	b.n	8008b58 <__mcmp+0x28>

08008b68 <__mdiff>:
 8008b68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b6c:	460c      	mov	r4, r1
 8008b6e:	4606      	mov	r6, r0
 8008b70:	4611      	mov	r1, r2
 8008b72:	4620      	mov	r0, r4
 8008b74:	4690      	mov	r8, r2
 8008b76:	f7ff ffdb 	bl	8008b30 <__mcmp>
 8008b7a:	1e05      	subs	r5, r0, #0
 8008b7c:	d110      	bne.n	8008ba0 <__mdiff+0x38>
 8008b7e:	4629      	mov	r1, r5
 8008b80:	4630      	mov	r0, r6
 8008b82:	f7ff fd59 	bl	8008638 <_Balloc>
 8008b86:	b930      	cbnz	r0, 8008b96 <__mdiff+0x2e>
 8008b88:	4b3a      	ldr	r3, [pc, #232]	; (8008c74 <__mdiff+0x10c>)
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	f240 2137 	movw	r1, #567	; 0x237
 8008b90:	4839      	ldr	r0, [pc, #228]	; (8008c78 <__mdiff+0x110>)
 8008b92:	f000 fa7f 	bl	8009094 <__assert_func>
 8008b96:	2301      	movs	r3, #1
 8008b98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ba0:	bfa4      	itt	ge
 8008ba2:	4643      	movge	r3, r8
 8008ba4:	46a0      	movge	r8, r4
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008bac:	bfa6      	itte	ge
 8008bae:	461c      	movge	r4, r3
 8008bb0:	2500      	movge	r5, #0
 8008bb2:	2501      	movlt	r5, #1
 8008bb4:	f7ff fd40 	bl	8008638 <_Balloc>
 8008bb8:	b920      	cbnz	r0, 8008bc4 <__mdiff+0x5c>
 8008bba:	4b2e      	ldr	r3, [pc, #184]	; (8008c74 <__mdiff+0x10c>)
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	f240 2145 	movw	r1, #581	; 0x245
 8008bc2:	e7e5      	b.n	8008b90 <__mdiff+0x28>
 8008bc4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008bc8:	6926      	ldr	r6, [r4, #16]
 8008bca:	60c5      	str	r5, [r0, #12]
 8008bcc:	f104 0914 	add.w	r9, r4, #20
 8008bd0:	f108 0514 	add.w	r5, r8, #20
 8008bd4:	f100 0e14 	add.w	lr, r0, #20
 8008bd8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008bdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008be0:	f108 0210 	add.w	r2, r8, #16
 8008be4:	46f2      	mov	sl, lr
 8008be6:	2100      	movs	r1, #0
 8008be8:	f859 3b04 	ldr.w	r3, [r9], #4
 8008bec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008bf0:	fa11 f88b 	uxtah	r8, r1, fp
 8008bf4:	b299      	uxth	r1, r3
 8008bf6:	0c1b      	lsrs	r3, r3, #16
 8008bf8:	eba8 0801 	sub.w	r8, r8, r1
 8008bfc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008c00:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008c04:	fa1f f888 	uxth.w	r8, r8
 8008c08:	1419      	asrs	r1, r3, #16
 8008c0a:	454e      	cmp	r6, r9
 8008c0c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008c10:	f84a 3b04 	str.w	r3, [sl], #4
 8008c14:	d8e8      	bhi.n	8008be8 <__mdiff+0x80>
 8008c16:	1b33      	subs	r3, r6, r4
 8008c18:	3b15      	subs	r3, #21
 8008c1a:	f023 0303 	bic.w	r3, r3, #3
 8008c1e:	3304      	adds	r3, #4
 8008c20:	3415      	adds	r4, #21
 8008c22:	42a6      	cmp	r6, r4
 8008c24:	bf38      	it	cc
 8008c26:	2304      	movcc	r3, #4
 8008c28:	441d      	add	r5, r3
 8008c2a:	4473      	add	r3, lr
 8008c2c:	469e      	mov	lr, r3
 8008c2e:	462e      	mov	r6, r5
 8008c30:	4566      	cmp	r6, ip
 8008c32:	d30e      	bcc.n	8008c52 <__mdiff+0xea>
 8008c34:	f10c 0203 	add.w	r2, ip, #3
 8008c38:	1b52      	subs	r2, r2, r5
 8008c3a:	f022 0203 	bic.w	r2, r2, #3
 8008c3e:	3d03      	subs	r5, #3
 8008c40:	45ac      	cmp	ip, r5
 8008c42:	bf38      	it	cc
 8008c44:	2200      	movcc	r2, #0
 8008c46:	4413      	add	r3, r2
 8008c48:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008c4c:	b17a      	cbz	r2, 8008c6e <__mdiff+0x106>
 8008c4e:	6107      	str	r7, [r0, #16]
 8008c50:	e7a4      	b.n	8008b9c <__mdiff+0x34>
 8008c52:	f856 8b04 	ldr.w	r8, [r6], #4
 8008c56:	fa11 f288 	uxtah	r2, r1, r8
 8008c5a:	1414      	asrs	r4, r2, #16
 8008c5c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008c60:	b292      	uxth	r2, r2
 8008c62:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008c66:	f84e 2b04 	str.w	r2, [lr], #4
 8008c6a:	1421      	asrs	r1, r4, #16
 8008c6c:	e7e0      	b.n	8008c30 <__mdiff+0xc8>
 8008c6e:	3f01      	subs	r7, #1
 8008c70:	e7ea      	b.n	8008c48 <__mdiff+0xe0>
 8008c72:	bf00      	nop
 8008c74:	080093b8 	.word	0x080093b8
 8008c78:	080093da 	.word	0x080093da

08008c7c <__d2b>:
 8008c7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c80:	460f      	mov	r7, r1
 8008c82:	2101      	movs	r1, #1
 8008c84:	ec59 8b10 	vmov	r8, r9, d0
 8008c88:	4616      	mov	r6, r2
 8008c8a:	f7ff fcd5 	bl	8008638 <_Balloc>
 8008c8e:	4604      	mov	r4, r0
 8008c90:	b930      	cbnz	r0, 8008ca0 <__d2b+0x24>
 8008c92:	4602      	mov	r2, r0
 8008c94:	4b24      	ldr	r3, [pc, #144]	; (8008d28 <__d2b+0xac>)
 8008c96:	4825      	ldr	r0, [pc, #148]	; (8008d2c <__d2b+0xb0>)
 8008c98:	f240 310f 	movw	r1, #783	; 0x30f
 8008c9c:	f000 f9fa 	bl	8009094 <__assert_func>
 8008ca0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ca4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ca8:	bb2d      	cbnz	r5, 8008cf6 <__d2b+0x7a>
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	f1b8 0300 	subs.w	r3, r8, #0
 8008cb0:	d026      	beq.n	8008d00 <__d2b+0x84>
 8008cb2:	4668      	mov	r0, sp
 8008cb4:	9300      	str	r3, [sp, #0]
 8008cb6:	f7ff fd87 	bl	80087c8 <__lo0bits>
 8008cba:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008cbe:	b1e8      	cbz	r0, 8008cfc <__d2b+0x80>
 8008cc0:	f1c0 0320 	rsb	r3, r0, #32
 8008cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc8:	430b      	orrs	r3, r1
 8008cca:	40c2      	lsrs	r2, r0
 8008ccc:	6163      	str	r3, [r4, #20]
 8008cce:	9201      	str	r2, [sp, #4]
 8008cd0:	9b01      	ldr	r3, [sp, #4]
 8008cd2:	61a3      	str	r3, [r4, #24]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	bf14      	ite	ne
 8008cd8:	2202      	movne	r2, #2
 8008cda:	2201      	moveq	r2, #1
 8008cdc:	6122      	str	r2, [r4, #16]
 8008cde:	b1bd      	cbz	r5, 8008d10 <__d2b+0x94>
 8008ce0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008ce4:	4405      	add	r5, r0
 8008ce6:	603d      	str	r5, [r7, #0]
 8008ce8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008cec:	6030      	str	r0, [r6, #0]
 8008cee:	4620      	mov	r0, r4
 8008cf0:	b003      	add	sp, #12
 8008cf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008cfa:	e7d6      	b.n	8008caa <__d2b+0x2e>
 8008cfc:	6161      	str	r1, [r4, #20]
 8008cfe:	e7e7      	b.n	8008cd0 <__d2b+0x54>
 8008d00:	a801      	add	r0, sp, #4
 8008d02:	f7ff fd61 	bl	80087c8 <__lo0bits>
 8008d06:	9b01      	ldr	r3, [sp, #4]
 8008d08:	6163      	str	r3, [r4, #20]
 8008d0a:	3020      	adds	r0, #32
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	e7e5      	b.n	8008cdc <__d2b+0x60>
 8008d10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008d18:	6038      	str	r0, [r7, #0]
 8008d1a:	6918      	ldr	r0, [r3, #16]
 8008d1c:	f7ff fd34 	bl	8008788 <__hi0bits>
 8008d20:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d24:	e7e2      	b.n	8008cec <__d2b+0x70>
 8008d26:	bf00      	nop
 8008d28:	080093b8 	.word	0x080093b8
 8008d2c:	080093da 	.word	0x080093da

08008d30 <__sread>:
 8008d30:	b510      	push	{r4, lr}
 8008d32:	460c      	mov	r4, r1
 8008d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d38:	f000 f978 	bl	800902c <_read_r>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	bfab      	itete	ge
 8008d40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d42:	89a3      	ldrhlt	r3, [r4, #12]
 8008d44:	181b      	addge	r3, r3, r0
 8008d46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d4a:	bfac      	ite	ge
 8008d4c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d4e:	81a3      	strhlt	r3, [r4, #12]
 8008d50:	bd10      	pop	{r4, pc}

08008d52 <__swrite>:
 8008d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d56:	461f      	mov	r7, r3
 8008d58:	898b      	ldrh	r3, [r1, #12]
 8008d5a:	05db      	lsls	r3, r3, #23
 8008d5c:	4605      	mov	r5, r0
 8008d5e:	460c      	mov	r4, r1
 8008d60:	4616      	mov	r6, r2
 8008d62:	d505      	bpl.n	8008d70 <__swrite+0x1e>
 8008d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d68:	2302      	movs	r3, #2
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f000 f94c 	bl	8009008 <_lseek_r>
 8008d70:	89a3      	ldrh	r3, [r4, #12]
 8008d72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d7a:	81a3      	strh	r3, [r4, #12]
 8008d7c:	4632      	mov	r2, r6
 8008d7e:	463b      	mov	r3, r7
 8008d80:	4628      	mov	r0, r5
 8008d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d86:	f000 b973 	b.w	8009070 <_write_r>

08008d8a <__sseek>:
 8008d8a:	b510      	push	{r4, lr}
 8008d8c:	460c      	mov	r4, r1
 8008d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d92:	f000 f939 	bl	8009008 <_lseek_r>
 8008d96:	1c43      	adds	r3, r0, #1
 8008d98:	89a3      	ldrh	r3, [r4, #12]
 8008d9a:	bf15      	itete	ne
 8008d9c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008da2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008da6:	81a3      	strheq	r3, [r4, #12]
 8008da8:	bf18      	it	ne
 8008daa:	81a3      	strhne	r3, [r4, #12]
 8008dac:	bd10      	pop	{r4, pc}

08008dae <__sclose>:
 8008dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008db2:	f000 b8f7 	b.w	8008fa4 <_close_r>

08008db6 <__swbuf_r>:
 8008db6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db8:	460e      	mov	r6, r1
 8008dba:	4614      	mov	r4, r2
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	b118      	cbz	r0, 8008dc8 <__swbuf_r+0x12>
 8008dc0:	6a03      	ldr	r3, [r0, #32]
 8008dc2:	b90b      	cbnz	r3, 8008dc8 <__swbuf_r+0x12>
 8008dc4:	f7fe fa86 	bl	80072d4 <__sinit>
 8008dc8:	69a3      	ldr	r3, [r4, #24]
 8008dca:	60a3      	str	r3, [r4, #8]
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	071a      	lsls	r2, r3, #28
 8008dd0:	d525      	bpl.n	8008e1e <__swbuf_r+0x68>
 8008dd2:	6923      	ldr	r3, [r4, #16]
 8008dd4:	b31b      	cbz	r3, 8008e1e <__swbuf_r+0x68>
 8008dd6:	6823      	ldr	r3, [r4, #0]
 8008dd8:	6922      	ldr	r2, [r4, #16]
 8008dda:	1a98      	subs	r0, r3, r2
 8008ddc:	6963      	ldr	r3, [r4, #20]
 8008dde:	b2f6      	uxtb	r6, r6
 8008de0:	4283      	cmp	r3, r0
 8008de2:	4637      	mov	r7, r6
 8008de4:	dc04      	bgt.n	8008df0 <__swbuf_r+0x3a>
 8008de6:	4621      	mov	r1, r4
 8008de8:	4628      	mov	r0, r5
 8008dea:	f7ff fbf1 	bl	80085d0 <_fflush_r>
 8008dee:	b9e0      	cbnz	r0, 8008e2a <__swbuf_r+0x74>
 8008df0:	68a3      	ldr	r3, [r4, #8]
 8008df2:	3b01      	subs	r3, #1
 8008df4:	60a3      	str	r3, [r4, #8]
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	1c5a      	adds	r2, r3, #1
 8008dfa:	6022      	str	r2, [r4, #0]
 8008dfc:	701e      	strb	r6, [r3, #0]
 8008dfe:	6962      	ldr	r2, [r4, #20]
 8008e00:	1c43      	adds	r3, r0, #1
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d004      	beq.n	8008e10 <__swbuf_r+0x5a>
 8008e06:	89a3      	ldrh	r3, [r4, #12]
 8008e08:	07db      	lsls	r3, r3, #31
 8008e0a:	d506      	bpl.n	8008e1a <__swbuf_r+0x64>
 8008e0c:	2e0a      	cmp	r6, #10
 8008e0e:	d104      	bne.n	8008e1a <__swbuf_r+0x64>
 8008e10:	4621      	mov	r1, r4
 8008e12:	4628      	mov	r0, r5
 8008e14:	f7ff fbdc 	bl	80085d0 <_fflush_r>
 8008e18:	b938      	cbnz	r0, 8008e2a <__swbuf_r+0x74>
 8008e1a:	4638      	mov	r0, r7
 8008e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e1e:	4621      	mov	r1, r4
 8008e20:	4628      	mov	r0, r5
 8008e22:	f000 f805 	bl	8008e30 <__swsetup_r>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	d0d5      	beq.n	8008dd6 <__swbuf_r+0x20>
 8008e2a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008e2e:	e7f4      	b.n	8008e1a <__swbuf_r+0x64>

08008e30 <__swsetup_r>:
 8008e30:	b538      	push	{r3, r4, r5, lr}
 8008e32:	4b2a      	ldr	r3, [pc, #168]	; (8008edc <__swsetup_r+0xac>)
 8008e34:	4605      	mov	r5, r0
 8008e36:	6818      	ldr	r0, [r3, #0]
 8008e38:	460c      	mov	r4, r1
 8008e3a:	b118      	cbz	r0, 8008e44 <__swsetup_r+0x14>
 8008e3c:	6a03      	ldr	r3, [r0, #32]
 8008e3e:	b90b      	cbnz	r3, 8008e44 <__swsetup_r+0x14>
 8008e40:	f7fe fa48 	bl	80072d4 <__sinit>
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e4a:	0718      	lsls	r0, r3, #28
 8008e4c:	d422      	bmi.n	8008e94 <__swsetup_r+0x64>
 8008e4e:	06d9      	lsls	r1, r3, #27
 8008e50:	d407      	bmi.n	8008e62 <__swsetup_r+0x32>
 8008e52:	2309      	movs	r3, #9
 8008e54:	602b      	str	r3, [r5, #0]
 8008e56:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e5a:	81a3      	strh	r3, [r4, #12]
 8008e5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e60:	e034      	b.n	8008ecc <__swsetup_r+0x9c>
 8008e62:	0758      	lsls	r0, r3, #29
 8008e64:	d512      	bpl.n	8008e8c <__swsetup_r+0x5c>
 8008e66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e68:	b141      	cbz	r1, 8008e7c <__swsetup_r+0x4c>
 8008e6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e6e:	4299      	cmp	r1, r3
 8008e70:	d002      	beq.n	8008e78 <__swsetup_r+0x48>
 8008e72:	4628      	mov	r0, r5
 8008e74:	f000 f942 	bl	80090fc <_free_r>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	6363      	str	r3, [r4, #52]	; 0x34
 8008e7c:	89a3      	ldrh	r3, [r4, #12]
 8008e7e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e82:	81a3      	strh	r3, [r4, #12]
 8008e84:	2300      	movs	r3, #0
 8008e86:	6063      	str	r3, [r4, #4]
 8008e88:	6923      	ldr	r3, [r4, #16]
 8008e8a:	6023      	str	r3, [r4, #0]
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	f043 0308 	orr.w	r3, r3, #8
 8008e92:	81a3      	strh	r3, [r4, #12]
 8008e94:	6923      	ldr	r3, [r4, #16]
 8008e96:	b94b      	cbnz	r3, 8008eac <__swsetup_r+0x7c>
 8008e98:	89a3      	ldrh	r3, [r4, #12]
 8008e9a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ea2:	d003      	beq.n	8008eac <__swsetup_r+0x7c>
 8008ea4:	4621      	mov	r1, r4
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	f000 f840 	bl	8008f2c <__smakebuf_r>
 8008eac:	89a0      	ldrh	r0, [r4, #12]
 8008eae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008eb2:	f010 0301 	ands.w	r3, r0, #1
 8008eb6:	d00a      	beq.n	8008ece <__swsetup_r+0x9e>
 8008eb8:	2300      	movs	r3, #0
 8008eba:	60a3      	str	r3, [r4, #8]
 8008ebc:	6963      	ldr	r3, [r4, #20]
 8008ebe:	425b      	negs	r3, r3
 8008ec0:	61a3      	str	r3, [r4, #24]
 8008ec2:	6923      	ldr	r3, [r4, #16]
 8008ec4:	b943      	cbnz	r3, 8008ed8 <__swsetup_r+0xa8>
 8008ec6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008eca:	d1c4      	bne.n	8008e56 <__swsetup_r+0x26>
 8008ecc:	bd38      	pop	{r3, r4, r5, pc}
 8008ece:	0781      	lsls	r1, r0, #30
 8008ed0:	bf58      	it	pl
 8008ed2:	6963      	ldrpl	r3, [r4, #20]
 8008ed4:	60a3      	str	r3, [r4, #8]
 8008ed6:	e7f4      	b.n	8008ec2 <__swsetup_r+0x92>
 8008ed8:	2000      	movs	r0, #0
 8008eda:	e7f7      	b.n	8008ecc <__swsetup_r+0x9c>
 8008edc:	20000098 	.word	0x20000098

08008ee0 <__swhatbuf_r>:
 8008ee0:	b570      	push	{r4, r5, r6, lr}
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ee8:	2900      	cmp	r1, #0
 8008eea:	b096      	sub	sp, #88	; 0x58
 8008eec:	4615      	mov	r5, r2
 8008eee:	461e      	mov	r6, r3
 8008ef0:	da0d      	bge.n	8008f0e <__swhatbuf_r+0x2e>
 8008ef2:	89a3      	ldrh	r3, [r4, #12]
 8008ef4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008ef8:	f04f 0100 	mov.w	r1, #0
 8008efc:	bf0c      	ite	eq
 8008efe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008f02:	2340      	movne	r3, #64	; 0x40
 8008f04:	2000      	movs	r0, #0
 8008f06:	6031      	str	r1, [r6, #0]
 8008f08:	602b      	str	r3, [r5, #0]
 8008f0a:	b016      	add	sp, #88	; 0x58
 8008f0c:	bd70      	pop	{r4, r5, r6, pc}
 8008f0e:	466a      	mov	r2, sp
 8008f10:	f000 f858 	bl	8008fc4 <_fstat_r>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	dbec      	blt.n	8008ef2 <__swhatbuf_r+0x12>
 8008f18:	9901      	ldr	r1, [sp, #4]
 8008f1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008f1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008f22:	4259      	negs	r1, r3
 8008f24:	4159      	adcs	r1, r3
 8008f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f2a:	e7eb      	b.n	8008f04 <__swhatbuf_r+0x24>

08008f2c <__smakebuf_r>:
 8008f2c:	898b      	ldrh	r3, [r1, #12]
 8008f2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008f30:	079d      	lsls	r5, r3, #30
 8008f32:	4606      	mov	r6, r0
 8008f34:	460c      	mov	r4, r1
 8008f36:	d507      	bpl.n	8008f48 <__smakebuf_r+0x1c>
 8008f38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f3c:	6023      	str	r3, [r4, #0]
 8008f3e:	6123      	str	r3, [r4, #16]
 8008f40:	2301      	movs	r3, #1
 8008f42:	6163      	str	r3, [r4, #20]
 8008f44:	b002      	add	sp, #8
 8008f46:	bd70      	pop	{r4, r5, r6, pc}
 8008f48:	ab01      	add	r3, sp, #4
 8008f4a:	466a      	mov	r2, sp
 8008f4c:	f7ff ffc8 	bl	8008ee0 <__swhatbuf_r>
 8008f50:	9900      	ldr	r1, [sp, #0]
 8008f52:	4605      	mov	r5, r0
 8008f54:	4630      	mov	r0, r6
 8008f56:	f7ff fa35 	bl	80083c4 <_malloc_r>
 8008f5a:	b948      	cbnz	r0, 8008f70 <__smakebuf_r+0x44>
 8008f5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f60:	059a      	lsls	r2, r3, #22
 8008f62:	d4ef      	bmi.n	8008f44 <__smakebuf_r+0x18>
 8008f64:	f023 0303 	bic.w	r3, r3, #3
 8008f68:	f043 0302 	orr.w	r3, r3, #2
 8008f6c:	81a3      	strh	r3, [r4, #12]
 8008f6e:	e7e3      	b.n	8008f38 <__smakebuf_r+0xc>
 8008f70:	89a3      	ldrh	r3, [r4, #12]
 8008f72:	6020      	str	r0, [r4, #0]
 8008f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f78:	81a3      	strh	r3, [r4, #12]
 8008f7a:	9b00      	ldr	r3, [sp, #0]
 8008f7c:	6163      	str	r3, [r4, #20]
 8008f7e:	9b01      	ldr	r3, [sp, #4]
 8008f80:	6120      	str	r0, [r4, #16]
 8008f82:	b15b      	cbz	r3, 8008f9c <__smakebuf_r+0x70>
 8008f84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f88:	4630      	mov	r0, r6
 8008f8a:	f000 f82d 	bl	8008fe8 <_isatty_r>
 8008f8e:	b128      	cbz	r0, 8008f9c <__smakebuf_r+0x70>
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	f023 0303 	bic.w	r3, r3, #3
 8008f96:	f043 0301 	orr.w	r3, r3, #1
 8008f9a:	81a3      	strh	r3, [r4, #12]
 8008f9c:	89a3      	ldrh	r3, [r4, #12]
 8008f9e:	431d      	orrs	r5, r3
 8008fa0:	81a5      	strh	r5, [r4, #12]
 8008fa2:	e7cf      	b.n	8008f44 <__smakebuf_r+0x18>

08008fa4 <_close_r>:
 8008fa4:	b538      	push	{r3, r4, r5, lr}
 8008fa6:	4d06      	ldr	r5, [pc, #24]	; (8008fc0 <_close_r+0x1c>)
 8008fa8:	2300      	movs	r3, #0
 8008faa:	4604      	mov	r4, r0
 8008fac:	4608      	mov	r0, r1
 8008fae:	602b      	str	r3, [r5, #0]
 8008fb0:	f7f8 ff90 	bl	8001ed4 <_close>
 8008fb4:	1c43      	adds	r3, r0, #1
 8008fb6:	d102      	bne.n	8008fbe <_close_r+0x1a>
 8008fb8:	682b      	ldr	r3, [r5, #0]
 8008fba:	b103      	cbz	r3, 8008fbe <_close_r+0x1a>
 8008fbc:	6023      	str	r3, [r4, #0]
 8008fbe:	bd38      	pop	{r3, r4, r5, pc}
 8008fc0:	20000b40 	.word	0x20000b40

08008fc4 <_fstat_r>:
 8008fc4:	b538      	push	{r3, r4, r5, lr}
 8008fc6:	4d07      	ldr	r5, [pc, #28]	; (8008fe4 <_fstat_r+0x20>)
 8008fc8:	2300      	movs	r3, #0
 8008fca:	4604      	mov	r4, r0
 8008fcc:	4608      	mov	r0, r1
 8008fce:	4611      	mov	r1, r2
 8008fd0:	602b      	str	r3, [r5, #0]
 8008fd2:	f7f8 ff8b 	bl	8001eec <_fstat>
 8008fd6:	1c43      	adds	r3, r0, #1
 8008fd8:	d102      	bne.n	8008fe0 <_fstat_r+0x1c>
 8008fda:	682b      	ldr	r3, [r5, #0]
 8008fdc:	b103      	cbz	r3, 8008fe0 <_fstat_r+0x1c>
 8008fde:	6023      	str	r3, [r4, #0]
 8008fe0:	bd38      	pop	{r3, r4, r5, pc}
 8008fe2:	bf00      	nop
 8008fe4:	20000b40 	.word	0x20000b40

08008fe8 <_isatty_r>:
 8008fe8:	b538      	push	{r3, r4, r5, lr}
 8008fea:	4d06      	ldr	r5, [pc, #24]	; (8009004 <_isatty_r+0x1c>)
 8008fec:	2300      	movs	r3, #0
 8008fee:	4604      	mov	r4, r0
 8008ff0:	4608      	mov	r0, r1
 8008ff2:	602b      	str	r3, [r5, #0]
 8008ff4:	f7f8 ff8a 	bl	8001f0c <_isatty>
 8008ff8:	1c43      	adds	r3, r0, #1
 8008ffa:	d102      	bne.n	8009002 <_isatty_r+0x1a>
 8008ffc:	682b      	ldr	r3, [r5, #0]
 8008ffe:	b103      	cbz	r3, 8009002 <_isatty_r+0x1a>
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	bd38      	pop	{r3, r4, r5, pc}
 8009004:	20000b40 	.word	0x20000b40

08009008 <_lseek_r>:
 8009008:	b538      	push	{r3, r4, r5, lr}
 800900a:	4d07      	ldr	r5, [pc, #28]	; (8009028 <_lseek_r+0x20>)
 800900c:	4604      	mov	r4, r0
 800900e:	4608      	mov	r0, r1
 8009010:	4611      	mov	r1, r2
 8009012:	2200      	movs	r2, #0
 8009014:	602a      	str	r2, [r5, #0]
 8009016:	461a      	mov	r2, r3
 8009018:	f7f8 ff83 	bl	8001f22 <_lseek>
 800901c:	1c43      	adds	r3, r0, #1
 800901e:	d102      	bne.n	8009026 <_lseek_r+0x1e>
 8009020:	682b      	ldr	r3, [r5, #0]
 8009022:	b103      	cbz	r3, 8009026 <_lseek_r+0x1e>
 8009024:	6023      	str	r3, [r4, #0]
 8009026:	bd38      	pop	{r3, r4, r5, pc}
 8009028:	20000b40 	.word	0x20000b40

0800902c <_read_r>:
 800902c:	b538      	push	{r3, r4, r5, lr}
 800902e:	4d07      	ldr	r5, [pc, #28]	; (800904c <_read_r+0x20>)
 8009030:	4604      	mov	r4, r0
 8009032:	4608      	mov	r0, r1
 8009034:	4611      	mov	r1, r2
 8009036:	2200      	movs	r2, #0
 8009038:	602a      	str	r2, [r5, #0]
 800903a:	461a      	mov	r2, r3
 800903c:	f7f8 ff11 	bl	8001e62 <_read>
 8009040:	1c43      	adds	r3, r0, #1
 8009042:	d102      	bne.n	800904a <_read_r+0x1e>
 8009044:	682b      	ldr	r3, [r5, #0]
 8009046:	b103      	cbz	r3, 800904a <_read_r+0x1e>
 8009048:	6023      	str	r3, [r4, #0]
 800904a:	bd38      	pop	{r3, r4, r5, pc}
 800904c:	20000b40 	.word	0x20000b40

08009050 <_sbrk_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4d06      	ldr	r5, [pc, #24]	; (800906c <_sbrk_r+0x1c>)
 8009054:	2300      	movs	r3, #0
 8009056:	4604      	mov	r4, r0
 8009058:	4608      	mov	r0, r1
 800905a:	602b      	str	r3, [r5, #0]
 800905c:	f7f8 ff6e 	bl	8001f3c <_sbrk>
 8009060:	1c43      	adds	r3, r0, #1
 8009062:	d102      	bne.n	800906a <_sbrk_r+0x1a>
 8009064:	682b      	ldr	r3, [r5, #0]
 8009066:	b103      	cbz	r3, 800906a <_sbrk_r+0x1a>
 8009068:	6023      	str	r3, [r4, #0]
 800906a:	bd38      	pop	{r3, r4, r5, pc}
 800906c:	20000b40 	.word	0x20000b40

08009070 <_write_r>:
 8009070:	b538      	push	{r3, r4, r5, lr}
 8009072:	4d07      	ldr	r5, [pc, #28]	; (8009090 <_write_r+0x20>)
 8009074:	4604      	mov	r4, r0
 8009076:	4608      	mov	r0, r1
 8009078:	4611      	mov	r1, r2
 800907a:	2200      	movs	r2, #0
 800907c:	602a      	str	r2, [r5, #0]
 800907e:	461a      	mov	r2, r3
 8009080:	f7f8 ff0c 	bl	8001e9c <_write>
 8009084:	1c43      	adds	r3, r0, #1
 8009086:	d102      	bne.n	800908e <_write_r+0x1e>
 8009088:	682b      	ldr	r3, [r5, #0]
 800908a:	b103      	cbz	r3, 800908e <_write_r+0x1e>
 800908c:	6023      	str	r3, [r4, #0]
 800908e:	bd38      	pop	{r3, r4, r5, pc}
 8009090:	20000b40 	.word	0x20000b40

08009094 <__assert_func>:
 8009094:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009096:	4614      	mov	r4, r2
 8009098:	461a      	mov	r2, r3
 800909a:	4b09      	ldr	r3, [pc, #36]	; (80090c0 <__assert_func+0x2c>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4605      	mov	r5, r0
 80090a0:	68d8      	ldr	r0, [r3, #12]
 80090a2:	b14c      	cbz	r4, 80090b8 <__assert_func+0x24>
 80090a4:	4b07      	ldr	r3, [pc, #28]	; (80090c4 <__assert_func+0x30>)
 80090a6:	9100      	str	r1, [sp, #0]
 80090a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80090ac:	4906      	ldr	r1, [pc, #24]	; (80090c8 <__assert_func+0x34>)
 80090ae:	462b      	mov	r3, r5
 80090b0:	f000 f882 	bl	80091b8 <fiprintf>
 80090b4:	f000 f89f 	bl	80091f6 <abort>
 80090b8:	4b04      	ldr	r3, [pc, #16]	; (80090cc <__assert_func+0x38>)
 80090ba:	461c      	mov	r4, r3
 80090bc:	e7f3      	b.n	80090a6 <__assert_func+0x12>
 80090be:	bf00      	nop
 80090c0:	20000098 	.word	0x20000098
 80090c4:	0800963f 	.word	0x0800963f
 80090c8:	0800964c 	.word	0x0800964c
 80090cc:	0800967a 	.word	0x0800967a

080090d0 <_calloc_r>:
 80090d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090d2:	fba1 2402 	umull	r2, r4, r1, r2
 80090d6:	b94c      	cbnz	r4, 80090ec <_calloc_r+0x1c>
 80090d8:	4611      	mov	r1, r2
 80090da:	9201      	str	r2, [sp, #4]
 80090dc:	f7ff f972 	bl	80083c4 <_malloc_r>
 80090e0:	9a01      	ldr	r2, [sp, #4]
 80090e2:	4605      	mov	r5, r0
 80090e4:	b930      	cbnz	r0, 80090f4 <_calloc_r+0x24>
 80090e6:	4628      	mov	r0, r5
 80090e8:	b003      	add	sp, #12
 80090ea:	bd30      	pop	{r4, r5, pc}
 80090ec:	220c      	movs	r2, #12
 80090ee:	6002      	str	r2, [r0, #0]
 80090f0:	2500      	movs	r5, #0
 80090f2:	e7f8      	b.n	80090e6 <_calloc_r+0x16>
 80090f4:	4621      	mov	r1, r4
 80090f6:	f7fe f935 	bl	8007364 <memset>
 80090fa:	e7f4      	b.n	80090e6 <_calloc_r+0x16>

080090fc <_free_r>:
 80090fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090fe:	2900      	cmp	r1, #0
 8009100:	d044      	beq.n	800918c <_free_r+0x90>
 8009102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009106:	9001      	str	r0, [sp, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	f1a1 0404 	sub.w	r4, r1, #4
 800910e:	bfb8      	it	lt
 8009110:	18e4      	addlt	r4, r4, r3
 8009112:	f7ff fa85 	bl	8008620 <__malloc_lock>
 8009116:	4a1e      	ldr	r2, [pc, #120]	; (8009190 <_free_r+0x94>)
 8009118:	9801      	ldr	r0, [sp, #4]
 800911a:	6813      	ldr	r3, [r2, #0]
 800911c:	b933      	cbnz	r3, 800912c <_free_r+0x30>
 800911e:	6063      	str	r3, [r4, #4]
 8009120:	6014      	str	r4, [r2, #0]
 8009122:	b003      	add	sp, #12
 8009124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009128:	f7ff ba80 	b.w	800862c <__malloc_unlock>
 800912c:	42a3      	cmp	r3, r4
 800912e:	d908      	bls.n	8009142 <_free_r+0x46>
 8009130:	6825      	ldr	r5, [r4, #0]
 8009132:	1961      	adds	r1, r4, r5
 8009134:	428b      	cmp	r3, r1
 8009136:	bf01      	itttt	eq
 8009138:	6819      	ldreq	r1, [r3, #0]
 800913a:	685b      	ldreq	r3, [r3, #4]
 800913c:	1949      	addeq	r1, r1, r5
 800913e:	6021      	streq	r1, [r4, #0]
 8009140:	e7ed      	b.n	800911e <_free_r+0x22>
 8009142:	461a      	mov	r2, r3
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	b10b      	cbz	r3, 800914c <_free_r+0x50>
 8009148:	42a3      	cmp	r3, r4
 800914a:	d9fa      	bls.n	8009142 <_free_r+0x46>
 800914c:	6811      	ldr	r1, [r2, #0]
 800914e:	1855      	adds	r5, r2, r1
 8009150:	42a5      	cmp	r5, r4
 8009152:	d10b      	bne.n	800916c <_free_r+0x70>
 8009154:	6824      	ldr	r4, [r4, #0]
 8009156:	4421      	add	r1, r4
 8009158:	1854      	adds	r4, r2, r1
 800915a:	42a3      	cmp	r3, r4
 800915c:	6011      	str	r1, [r2, #0]
 800915e:	d1e0      	bne.n	8009122 <_free_r+0x26>
 8009160:	681c      	ldr	r4, [r3, #0]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	6053      	str	r3, [r2, #4]
 8009166:	440c      	add	r4, r1
 8009168:	6014      	str	r4, [r2, #0]
 800916a:	e7da      	b.n	8009122 <_free_r+0x26>
 800916c:	d902      	bls.n	8009174 <_free_r+0x78>
 800916e:	230c      	movs	r3, #12
 8009170:	6003      	str	r3, [r0, #0]
 8009172:	e7d6      	b.n	8009122 <_free_r+0x26>
 8009174:	6825      	ldr	r5, [r4, #0]
 8009176:	1961      	adds	r1, r4, r5
 8009178:	428b      	cmp	r3, r1
 800917a:	bf04      	itt	eq
 800917c:	6819      	ldreq	r1, [r3, #0]
 800917e:	685b      	ldreq	r3, [r3, #4]
 8009180:	6063      	str	r3, [r4, #4]
 8009182:	bf04      	itt	eq
 8009184:	1949      	addeq	r1, r1, r5
 8009186:	6021      	streq	r1, [r4, #0]
 8009188:	6054      	str	r4, [r2, #4]
 800918a:	e7ca      	b.n	8009122 <_free_r+0x26>
 800918c:	b003      	add	sp, #12
 800918e:	bd30      	pop	{r4, r5, pc}
 8009190:	20000b38 	.word	0x20000b38

08009194 <__ascii_mbtowc>:
 8009194:	b082      	sub	sp, #8
 8009196:	b901      	cbnz	r1, 800919a <__ascii_mbtowc+0x6>
 8009198:	a901      	add	r1, sp, #4
 800919a:	b142      	cbz	r2, 80091ae <__ascii_mbtowc+0x1a>
 800919c:	b14b      	cbz	r3, 80091b2 <__ascii_mbtowc+0x1e>
 800919e:	7813      	ldrb	r3, [r2, #0]
 80091a0:	600b      	str	r3, [r1, #0]
 80091a2:	7812      	ldrb	r2, [r2, #0]
 80091a4:	1e10      	subs	r0, r2, #0
 80091a6:	bf18      	it	ne
 80091a8:	2001      	movne	r0, #1
 80091aa:	b002      	add	sp, #8
 80091ac:	4770      	bx	lr
 80091ae:	4610      	mov	r0, r2
 80091b0:	e7fb      	b.n	80091aa <__ascii_mbtowc+0x16>
 80091b2:	f06f 0001 	mvn.w	r0, #1
 80091b6:	e7f8      	b.n	80091aa <__ascii_mbtowc+0x16>

080091b8 <fiprintf>:
 80091b8:	b40e      	push	{r1, r2, r3}
 80091ba:	b503      	push	{r0, r1, lr}
 80091bc:	4601      	mov	r1, r0
 80091be:	ab03      	add	r3, sp, #12
 80091c0:	4805      	ldr	r0, [pc, #20]	; (80091d8 <fiprintf+0x20>)
 80091c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80091c6:	6800      	ldr	r0, [r0, #0]
 80091c8:	9301      	str	r3, [sp, #4]
 80091ca:	f7fe ffb9 	bl	8008140 <_vfiprintf_r>
 80091ce:	b002      	add	sp, #8
 80091d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80091d4:	b003      	add	sp, #12
 80091d6:	4770      	bx	lr
 80091d8:	20000098 	.word	0x20000098

080091dc <__ascii_wctomb>:
 80091dc:	b149      	cbz	r1, 80091f2 <__ascii_wctomb+0x16>
 80091de:	2aff      	cmp	r2, #255	; 0xff
 80091e0:	bf85      	ittet	hi
 80091e2:	238a      	movhi	r3, #138	; 0x8a
 80091e4:	6003      	strhi	r3, [r0, #0]
 80091e6:	700a      	strbls	r2, [r1, #0]
 80091e8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80091ec:	bf98      	it	ls
 80091ee:	2001      	movls	r0, #1
 80091f0:	4770      	bx	lr
 80091f2:	4608      	mov	r0, r1
 80091f4:	4770      	bx	lr

080091f6 <abort>:
 80091f6:	b508      	push	{r3, lr}
 80091f8:	2006      	movs	r0, #6
 80091fa:	f000 f82b 	bl	8009254 <raise>
 80091fe:	2001      	movs	r0, #1
 8009200:	f7f8 fe25 	bl	8001e4e <_exit>

08009204 <_raise_r>:
 8009204:	291f      	cmp	r1, #31
 8009206:	b538      	push	{r3, r4, r5, lr}
 8009208:	4604      	mov	r4, r0
 800920a:	460d      	mov	r5, r1
 800920c:	d904      	bls.n	8009218 <_raise_r+0x14>
 800920e:	2316      	movs	r3, #22
 8009210:	6003      	str	r3, [r0, #0]
 8009212:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009216:	bd38      	pop	{r3, r4, r5, pc}
 8009218:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800921a:	b112      	cbz	r2, 8009222 <_raise_r+0x1e>
 800921c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009220:	b94b      	cbnz	r3, 8009236 <_raise_r+0x32>
 8009222:	4620      	mov	r0, r4
 8009224:	f000 f830 	bl	8009288 <_getpid_r>
 8009228:	462a      	mov	r2, r5
 800922a:	4601      	mov	r1, r0
 800922c:	4620      	mov	r0, r4
 800922e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009232:	f000 b817 	b.w	8009264 <_kill_r>
 8009236:	2b01      	cmp	r3, #1
 8009238:	d00a      	beq.n	8009250 <_raise_r+0x4c>
 800923a:	1c59      	adds	r1, r3, #1
 800923c:	d103      	bne.n	8009246 <_raise_r+0x42>
 800923e:	2316      	movs	r3, #22
 8009240:	6003      	str	r3, [r0, #0]
 8009242:	2001      	movs	r0, #1
 8009244:	e7e7      	b.n	8009216 <_raise_r+0x12>
 8009246:	2400      	movs	r4, #0
 8009248:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800924c:	4628      	mov	r0, r5
 800924e:	4798      	blx	r3
 8009250:	2000      	movs	r0, #0
 8009252:	e7e0      	b.n	8009216 <_raise_r+0x12>

08009254 <raise>:
 8009254:	4b02      	ldr	r3, [pc, #8]	; (8009260 <raise+0xc>)
 8009256:	4601      	mov	r1, r0
 8009258:	6818      	ldr	r0, [r3, #0]
 800925a:	f7ff bfd3 	b.w	8009204 <_raise_r>
 800925e:	bf00      	nop
 8009260:	20000098 	.word	0x20000098

08009264 <_kill_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	4d07      	ldr	r5, [pc, #28]	; (8009284 <_kill_r+0x20>)
 8009268:	2300      	movs	r3, #0
 800926a:	4604      	mov	r4, r0
 800926c:	4608      	mov	r0, r1
 800926e:	4611      	mov	r1, r2
 8009270:	602b      	str	r3, [r5, #0]
 8009272:	f7f8 fddc 	bl	8001e2e <_kill>
 8009276:	1c43      	adds	r3, r0, #1
 8009278:	d102      	bne.n	8009280 <_kill_r+0x1c>
 800927a:	682b      	ldr	r3, [r5, #0]
 800927c:	b103      	cbz	r3, 8009280 <_kill_r+0x1c>
 800927e:	6023      	str	r3, [r4, #0]
 8009280:	bd38      	pop	{r3, r4, r5, pc}
 8009282:	bf00      	nop
 8009284:	20000b40 	.word	0x20000b40

08009288 <_getpid_r>:
 8009288:	f7f8 bdc9 	b.w	8001e1e <_getpid>

0800928c <_init>:
 800928c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800928e:	bf00      	nop
 8009290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009292:	bc08      	pop	{r3}
 8009294:	469e      	mov	lr, r3
 8009296:	4770      	bx	lr

08009298 <_fini>:
 8009298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800929a:	bf00      	nop
 800929c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800929e:	bc08      	pop	{r3}
 80092a0:	469e      	mov	lr, r3
 80092a2:	4770      	bx	lr
