

================================================================
== Vivado HLS Report for 'core'
================================================================
* Date:           Thu Nov 14 13:06:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        just_encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.212 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        6|        6|         2|          -|          -|     3|    no    |
        |- Loop 2  |        8|        8|         2|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     55|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    105|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    206|    -|
|Register         |        -|      -|     148|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     148|    366|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |encrypt_dut_mux_4bkb_U1  |encrypt_dut_mux_4bkb  |        0|      0|  0|  21|    0|
    |encrypt_dut_mux_4cud_U2  |encrypt_dut_mux_4cud  |        0|      0|  0|  21|    0|
    |encrypt_dut_mux_4cud_U3  |encrypt_dut_mux_4cud  |        0|      0|  0|  21|    0|
    |encrypt_dut_mux_4cud_U4  |encrypt_dut_mux_4cud  |        0|      0|  0|  21|    0|
    |encrypt_dut_mux_4cud_U5  |encrypt_dut_mux_4cud  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 105|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Rcon_U  |core_Rcon  |        1|  0|   0|    0|   255|    8|     1|         2040|
    |sbox_U  |core_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |           |        2|  0|   0|    0|   511|   16|     2|         4088|
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_227_p2          |     +    |      0|  0|  10|           2|           1|
    |i_fu_340_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln110_fu_334_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln92_fu_221_p2    |   icmp   |      0|  0|   8|           2|           2|
    |select_ln95_fu_247_p3  |  select  |      0|  0|   8|           1|           8|
    |xor_ln116_fu_441_p2    |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  55|          19|          24|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  38|          7|    1|          7|
    |ap_return_0             |   9|          2|    8|         16|
    |ap_return_1             |   9|          2|    8|         16|
    |ap_return_2             |   9|          2|    8|         16|
    |ap_return_3             |   9|          2|    8|         16|
    |empty_14_fu_58          |   9|          2|    8|         16|
    |empty_15_fu_62          |   9|          2|    8|         16|
    |empty_16_fu_66          |   9|          2|    8|         16|
    |empty_17_fu_70          |   9|          2|    8|         16|
    |i_0_i_reg_185           |   9|          2|    2|          4|
    |i_0_reg_210             |   9|          2|    3|          6|
    |phi_ln93_reg_197        |  15|          3|    8|         24|
    |word12_0_i_reg_175      |   9|          2|    8|         16|
    |word2_0_i_reg_165       |   9|          2|    8|         16|
    |word_1_0_fu_74          |   9|          2|    8|         16|
    |word_2_0_fu_78          |   9|          2|    8|         16|
    |word_3_0_fu_82          |   9|          2|    8|         16|
    |word_load_fu_54         |   9|          2|    8|         16|
    |write_flag_0_i_reg_142  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 206|         44|  127|        267|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  6|   0|    6|          0|
    |ap_return_0_preg           |  8|   0|    8|          0|
    |ap_return_1_preg           |  8|   0|    8|          0|
    |ap_return_2_preg           |  8|   0|    8|          0|
    |ap_return_3_preg           |  8|   0|    8|          0|
    |empty_14_fu_58             |  8|   0|    8|          0|
    |empty_15_fu_62             |  8|   0|    8|          0|
    |empty_16_fu_66             |  8|   0|    8|          0|
    |empty_17_fu_70             |  8|   0|    8|          0|
    |i_0_i_reg_185              |  2|   0|    2|          0|
    |i_0_reg_210                |  3|   0|    3|          0|
    |i_5_reg_501                |  2|   0|    2|          0|
    |i_reg_585                  |  3|   0|    3|          0|
    |phi_ln93_reg_197           |  8|   0|    8|          0|
    |trunc_ln112_reg_590        |  2|   0|    2|          0|
    |word12_0_i_reg_175         |  8|   0|    8|          0|
    |word2_0_i_reg_165          |  8|   0|    8|          0|
    |word_03_i_reg_153          |  8|   0|    8|          0|
    |word_1_0_fu_74             |  8|   0|    8|          0|
    |word_2_0_fu_78             |  8|   0|    8|          0|
    |word_3_0_fu_82             |  8|   0|    8|          0|
    |word_load_fu_54            |  8|   0|    8|          0|
    |write_flag_0_be_i_reg_506  |  1|   0|    1|          0|
    |write_flag_0_i_reg_142     |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |148|   0|  148|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |     core     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |     core     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |     core     | return value |
|ap_done      | out |    1| ap_ctrl_hs |     core     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |     core     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |     core     | return value |
|ap_return_0  | out |    8| ap_ctrl_hs |     core     | return value |
|ap_return_1  | out |    8| ap_ctrl_hs |     core     | return value |
|ap_return_2  | out |    8| ap_ctrl_hs |     core     | return value |
|ap_return_3  | out |    8| ap_ctrl_hs |     core     | return value |
|word_0_read  |  in |    8|   ap_none  |  word_0_read |    scalar    |
|word_1_read  |  in |    8|   ap_none  |  word_1_read |    scalar    |
|word_2_read  |  in |    8|   ap_none  |  word_2_read |    scalar    |
|word_3_read  |  in |    8|   ap_none  |  word_3_read |    scalar    |
|iteration    |  in |   32|   ap_none  |   iteration  |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

