// Seed: 787609846
module module_0 (
    input  tri0 id_0,
    output wand id_1
);
  assign id_1 = 1;
  assign id_1 = !id_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    output wor id_7,
    output supply0 id_8,
    output wire id_9,
    input wor id_10,
    output supply0 id_11
);
  supply1 id_13 = id_10;
  wire id_14, id_15;
  wire id_16;
  assign id_7 = 1'd0;
  tri0 id_17 = 1;
  always @(posedge 1'b0) #1;
  module_0(
      id_0, id_11
  );
endmodule
