// Seed: 1410227678
module module_0;
  wire id_1, id_2;
  module_2(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wire id_8
);
  assign id_6 = id_8;
  or (id_0, id_1, id_2, id_3, id_4, id_8);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5;
  id_6 :
  assert property (@(posedge 1) id_5) id_5 = 1;
endmodule
