\hypertarget{structsf__gpio__config__t}{}\section{sf\+\_\+gpio\+\_\+config\+\_\+t Struct Reference}
\label{structsf__gpio__config__t}\index{sf\_gpio\_config\_t@{sf\_gpio\_config\_t}}


Structure for G\+P\+IO configuration.  




{\ttfamily \#include $<$sf\+\_\+setup.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structsf__gpio__sel__t}{sf\+\_\+gpio\+\_\+sel\+\_\+t}} \mbox{\hyperlink{structsf__gpio__config__t_a02b33c24794de044e02bf779fe5ec494}{ack\+Pin}}
\item 
\mbox{\hyperlink{structsf__gpio__sel__t}{sf\+\_\+gpio\+\_\+sel\+\_\+t}} \mbox{\hyperlink{structsf__gpio__config__t_a01e95ad0a9d20140a3d2a73857bb5796}{cs\+Pin}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure for G\+P\+IO configuration. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structsf__gpio__config__t_a02b33c24794de044e02bf779fe5ec494}\label{structsf__gpio__config__t_a02b33c24794de044e02bf779fe5ec494}} 
\index{sf\_gpio\_config\_t@{sf\_gpio\_config\_t}!ackPin@{ackPin}}
\index{ackPin@{ackPin}!sf\_gpio\_config\_t@{sf\_gpio\_config\_t}}
\subsubsection{\texorpdfstring{ackPin}{ackPin}}
{\footnotesize\ttfamily \mbox{\hyperlink{structsf__gpio__sel__t}{sf\+\_\+gpio\+\_\+sel\+\_\+t}} ack\+Pin}

G\+P\+IO selection for A\+CK. \mbox{\Hypertarget{structsf__gpio__config__t_a01e95ad0a9d20140a3d2a73857bb5796}\label{structsf__gpio__config__t_a01e95ad0a9d20140a3d2a73857bb5796}} 
\index{sf\_gpio\_config\_t@{sf\_gpio\_config\_t}!csPin@{csPin}}
\index{csPin@{csPin}!sf\_gpio\_config\_t@{sf\_gpio\_config\_t}}
\subsubsection{\texorpdfstring{csPin}{csPin}}
{\footnotesize\ttfamily \mbox{\hyperlink{structsf__gpio__sel__t}{sf\+\_\+gpio\+\_\+sel\+\_\+t}} cs\+Pin}

G\+P\+IO selection for SW chip select. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
sf/\mbox{\hyperlink{sf__setup_8h}{sf\+\_\+setup.\+h}}\end{DoxyCompactItemize}
