/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RF_H__
#define BCHP_RF_H__

/***************************************************************************
 *RF - RF registers
 ***************************************************************************/
#define BCHP_RF_RF_BG_CTL1                       0x014e0000 /* [RW] Radio RX BandGap Control 1 */
#define BCHP_RF_RF_BG_CTL2                       0x014e0004 /* [RW] Radio RX BandGap Control 2 */
#define BCHP_RF_RF_BPF_CTL1                      0x014e0008 /* [RW] Radio RX BandPass Filter Control 1 */
#define BCHP_RF_RF_BPF_CTL2                      0x014e000c /* [RW] Radio RX BandPass Filter Control 2 */
#define BCHP_RF_RF_BPF_CTL3                      0x014e0010 /* [RW] Radio RX BandPass Filter Control 3 */
#define BCHP_RF_RF_BPF_CTL4                      0x014e0014 /* [RW] Radio RX BandPass Filter Control 4 */
#define BCHP_RF_RF_LNA1_CTL                      0x014e0018 /* [RW] Radio RX LNA1 Control */
#define BCHP_RF_RF_LNA2_MX_CTL                   0x014e001c /* [RW] Radio RX LNA2 and MX Control */
#define BCHP_RF_RFDYN_BPF_GAIN_OV                0x014e0020 /* [RW] Radio RX BandPass Filter Gain Override Control */
#define BCHP_RF_RFDYN_BPF_GAIN_OV2               0x014e0024 /* [RW] Radio RX BandPass Filter Gain Override Control2 */
#define BCHP_RF_RFDYN_LNA_GAIN_OV                0x014e0028 /* [RW] Radio RX LNA Gain Override Control */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL               0x014e002c /* [RW] RX Power-Down Control */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1           0x014e0030 /* [RW] SYNTH Power-Down Control 1 */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2           0x014e0034 /* [RW] SYNTH Power-Down Control 2 */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL               0x014e0038 /* [RW] TX Power-Down Control */
#define BCHP_RF_RF_ADC_CTL1                      0x014e003c /* [RW] ADC Control Register 1 */
#define BCHP_RF_RF_ADC_CTL2                      0x014e0040 /* [RW] ADC Control Register 2 */
#define BCHP_RF_RF_IQ_CTL                        0x014e0044 /* [RW] IQCAL Control Register */
#define BCHP_RF_RF_TX_CTL                        0x014e0048 /* [RW] TX Control Register */
#define BCHP_RF_PLL_CTL1                         0x014e004c /* [RW] PLL Force_ctl, pll_r1, pll_r2 */
#define BCHP_RF_PLL_CTL2                         0x014e0050 /* [RW] PLL Ioff, RCCAL, test_en, mmd_sel */
#define BCHP_RF_PLL_CTL3                         0x014e0054 /* [RW] VCO ck2dsm_dr, ck2mmd_dr, ck2pfd_dr, ck2tx_dr */
#define BCHP_RF_VCO_CTL1                         0x014e0058 /* [RW] VCO RC,RCAL, tail_trim, RCAL, swKvco */
#define BCHP_RF_VCO_CTL2                         0x014e005c /* [RW] VCO fbcurtrim, swKvco */
#define BCHP_RF_RF_RCRCAL_CTL                    0x014e0060 /* [RW] RCRCAL Control */
#define BCHP_RF_RF_RCRCAL_STATUS                 0x014e0064 /* [RO] RCRCAL Status */
#define BCHP_RF_RF_LNLDO_CTL                     0x014e0068 /* [RW] LNLDO Control */
#define BCHP_RF_RF_PLL_STATUS                    0x014e006c /* [RO] PLL thdet */
#define BCHP_RF_RF_WRSSI_SATDET                  0x014e0070 /* [RW] RX WRSSI and Saturation Detector Control */
#define BCHP_RF_RF_TMON                          0x014e0074 /* [RW] T Monitor Control */
#define BCHP_RF_RF_TMON_STATUS                   0x014e0078 /* [RO] T Monitor Status */
#define BCHP_RF_RF_TEST                          0x014e007c /* [RW] Test Control Register */
#define BCHP_RF_RF_BG_SPARE                      0x014e0080 /* [RW] RF_BG_SPARE */
#define BCHP_RF_ZIG_CTL_SPARE1                   0x014e0084 /* [RW] ZIG_CTL_SPARE1 - used for ZIGReg_SYNTH_CLKEDGE_SEL and ZIGReg_SYNTH_ck2auxpll_dr,pwrdn */
#define BCHP_RF_ZIG_CTL_SPARE2                   0x014e0088 /* [RW] ZIG_CTL_SPARE2 - used for ADC offset controls and ADC dither controls */
#define BCHP_RF_ZIG_CTL_SPARE3                   0x014e008c /* [RW] ZIG_CTL_SPARE3 - used for ADC offset controls */
#define BCHP_RF_ZIG_CTL_SPARE4                   0x014e0090 /* [RW] ZIG_CTL_SPARE4 - used for AUXPLL controls */
#define BCHP_RF_ZIG_STATUS_SPARE1                0x014e0094 /* [RO] ZIG_STATUS_SPARE1 - used for ZIGReg_AUXPLL_thdet */
#define BCHP_RF_ZIG_STATUS_SPARE2                0x014e0098 /* [RO] ZIG_STATUS_SPARE2 */

/***************************************************************************
 *RF_BG_CTL1 - Radio RX BandGap Control 1
 ***************************************************************************/
/* RF :: RF_BG_CTL1 :: RSVD [31:29] */
#define BCHP_RF_RF_BG_CTL1_RSVD_MASK                               0xe0000000
#define BCHP_RF_RF_BG_CTL1_RSVD_SHIFT                              29
#define BCHP_RF_RF_BG_CTL1_RSVD_DEFAULT                            0x00000000

/* RF :: RF_BG_CTL1 :: ZIGReg_BG_WRSSI_TR_10U [28:25] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_WRSSI_TR_10U_MASK             0x1e000000
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_WRSSI_TR_10U_SHIFT            25
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_WRSSI_TR_10U_DEFAULT          0x00000006

/* RF :: RF_BG_CTL1 :: ZIGReg_BG_SATDET_TR_26U [24:21] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_SATDET_TR_26U_MASK            0x01e00000
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_SATDET_TR_26U_SHIFT           21
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_SATDET_TR_26U_DEFAULT         0x00000006

/* RF :: RF_BG_CTL1 :: RSVD1 [20:20] */
#define BCHP_RF_RF_BG_CTL1_RSVD1_MASK                              0x00100000
#define BCHP_RF_RF_BG_CTL1_RSVD1_SHIFT                             20
#define BCHP_RF_RF_BG_CTL1_RSVD1_DEFAULT                           0x00000000

/* RF :: RF_BG_CTL1 :: ZIGReg_IDAC_TP_CAL26uA [19:16] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_IDAC_TP_CAL26uA_MASK             0x000f0000
#define BCHP_RF_RF_BG_CTL1_ZIGReg_IDAC_TP_CAL26uA_SHIFT            16
#define BCHP_RF_RF_BG_CTL1_ZIGReg_IDAC_TP_CAL26uA_DEFAULT          0x00000006

/* RF :: RF_BG_CTL1 :: ZIGReg_BG_LNAMX_TR_10U [15:12] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_LNAMX_TR_10U_MASK             0x0000f000
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_LNAMX_TR_10U_SHIFT            12
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_LNAMX_TR_10U_DEFAULT          0x00000006

/* RF :: RF_BG_CTL1 :: ZIGReg_BG_BPF_TR_26U [11:08] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BPF_TR_26U_MASK               0x00000f00
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BPF_TR_26U_SHIFT              8
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BPF_TR_26U_DEFAULT            0x00000006

/* RF :: RF_BG_CTL1 :: ZIGReg_BG_BG_RCAL [07:04] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RCAL_MASK                  0x000000f0
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RCAL_SHIFT                 4
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RCAL_DEFAULT               0x00000006

/* RF :: RF_BG_CTL1 :: ZIGReg_BG_BG_RC2 [03:02] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RC2_MASK                   0x0000000c
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RC2_SHIFT                  2
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RC2_DEFAULT                0x00000001

/* RF :: RF_BG_CTL1 :: ZIGReg_BG_BG_RC1 [01:00] */
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RC1_MASK                   0x00000003
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RC1_SHIFT                  0
#define BCHP_RF_RF_BG_CTL1_ZIGReg_BG_BG_RC1_DEFAULT                0x00000001

/***************************************************************************
 *RF_BG_CTL2 - Radio RX BandGap Control 2
 ***************************************************************************/
/* RF :: RF_BG_CTL2 :: RSVD2 [31:24] */
#define BCHP_RF_RF_BG_CTL2_RSVD2_MASK                              0xff000000
#define BCHP_RF_RF_BG_CTL2_RSVD2_SHIFT                             24
#define BCHP_RF_RF_BG_CTL2_RSVD2_DEFAULT                           0x00000000

/* RF :: RF_BG_CTL2 :: ZIGReg_BG_ADC_TR_26U [23:20] */
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_ADC_TR_26U_MASK               0x00f00000
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_ADC_TR_26U_SHIFT              20
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_ADC_TR_26U_DEFAULT            0x00000006

/* RF :: RF_BG_CTL2 :: ZIGReg_BG_IQCAL_TR_26U [19:16] */
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_IQCAL_TR_26U_MASK             0x000f0000
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_IQCAL_TR_26U_SHIFT            16
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_IQCAL_TR_26U_DEFAULT          0x00000006

/* RF :: RF_BG_CTL2 :: ZIGReg_BG_TSSI1_TR_26U [15:12] */
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_TSSI1_TR_26U_MASK             0x0000f000
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_TSSI1_TR_26U_SHIFT            12
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_TSSI1_TR_26U_DEFAULT          0x00000006

/* RF :: RF_BG_CTL2 :: ZIGReg_BG_TSSI2_TR_26U [11:08] */
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_TSSI2_TR_26U_MASK             0x00000f00
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_TSSI2_TR_26U_SHIFT            8
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_TSSI2_TR_26U_DEFAULT          0x00000006

/* RF :: RF_BG_CTL2 :: ZIGReg_IDAC_LNA1_TR_26U [07:04] */
#define BCHP_RF_RF_BG_CTL2_ZIGReg_IDAC_LNA1_TR_26U_MASK            0x000000f0
#define BCHP_RF_RF_BG_CTL2_ZIGReg_IDAC_LNA1_TR_26U_SHIFT           4
#define BCHP_RF_RF_BG_CTL2_ZIGReg_IDAC_LNA1_TR_26U_DEFAULT         0x00000006

/* RF :: RF_BG_CTL2 :: ZIGReg_BG_VCO_TR_26U [03:00] */
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_VCO_TR_26U_MASK               0x0000000f
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_VCO_TR_26U_SHIFT              0
#define BCHP_RF_RF_BG_CTL2_ZIGReg_BG_VCO_TR_26U_DEFAULT            0x00000006

/***************************************************************************
 *RF_BPF_CTL1 - Radio RX BandPass Filter Control 1
 ***************************************************************************/
/* RF :: RF_BPF_CTL1 :: RSVD2 [31:27] */
#define BCHP_RF_RF_BPF_CTL1_RSVD2_MASK                             0xf8000000
#define BCHP_RF_RF_BPF_CTL1_RSVD2_SHIFT                            27
#define BCHP_RF_RF_BPF_CTL1_RSVD2_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL1 :: ZIGReg_RX_BPF_Rcp [26:26] */
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rcp_MASK                 0x04000000
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rcp_SHIFT                26
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rcp_DEFAULT              0x00000001

/* RF :: RF_BPF_CTL1 :: ZIGReg_RX_BPF_Cfixed [25:24] */
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cfixed_MASK              0x03000000
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cfixed_SHIFT             24
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cfixed_DEFAULT           0x00000003

/* RF :: RF_BPF_CTL1 :: ZIGReg_RX_BPF_Rc [23:20] */
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rc_MASK                  0x00f00000
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rc_SHIFT                 20
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rc_DEFAULT               0x00000003

/* RF :: RF_BPF_CTL1 :: ZIGReg_RX_BPF_Cc [19:16] */
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cc_MASK                  0x000f0000
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cc_SHIFT                 16
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cc_DEFAULT               0x00000009

/* RF :: RF_BPF_CTL1 :: RSVD1 [15:14] */
#define BCHP_RF_RF_BPF_CTL1_RSVD1_MASK                             0x0000c000
#define BCHP_RF_RF_BPF_CTL1_RSVD1_SHIFT                            14
#define BCHP_RF_RF_BPF_CTL1_RSVD1_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL1 :: ZIGReg_RX_BPF_Rp [13:07] */
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rp_MASK                  0x00003f80
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rp_SHIFT                 7
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Rp_DEFAULT               0x00000009

/* RF :: RF_BPF_CTL1 :: ZIGReg_RX_BPF_Cf_RCCAL [06:00] */
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cf_RCCAL_MASK            0x0000007f
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cf_RCCAL_SHIFT           0
#define BCHP_RF_RF_BPF_CTL1_ZIGReg_RX_BPF_Cf_RCCAL_DEFAULT         0x00000039

/***************************************************************************
 *RF_BPF_CTL2 - Radio RX BandPass Filter Control 2
 ***************************************************************************/
/* RF :: RF_BPF_CTL2 :: RSVD4 [31:30] */
#define BCHP_RF_RF_BPF_CTL2_RSVD4_MASK                             0xc0000000
#define BCHP_RF_RF_BPF_CTL2_RSVD4_SHIFT                            30
#define BCHP_RF_RF_BPF_CTL2_RSVD4_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL2 :: ZIGReg_RX_BPF_idac_op_bp1 [29:24] */
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op_bp1_MASK         0x3f000000
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op_bp1_SHIFT        24
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op_bp1_DEFAULT      0x0000000c

/* RF :: RF_BPF_CTL2 :: RSVD3 [23:23] */
#define BCHP_RF_RF_BPF_CTL2_RSVD3_MASK                             0x00800000
#define BCHP_RF_RF_BPF_CTL2_RSVD3_SHIFT                            23
#define BCHP_RF_RF_BPF_CTL2_RSVD3_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL2 :: ZIGReg_RX_BPF_idac_op2 [22:16] */
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op2_MASK            0x007f0000
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op2_SHIFT           16
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op2_DEFAULT         0x00000033

/* RF :: RF_BPF_CTL2 :: RSVD2 [15:14] */
#define BCHP_RF_RF_BPF_CTL2_RSVD2_MASK                             0x0000c000
#define BCHP_RF_RF_BPF_CTL2_RSVD2_SHIFT                            14
#define BCHP_RF_RF_BPF_CTL2_RSVD2_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL2 :: ZIGReg_RX_BPF_idac_op1 [13:08] */
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op1_MASK            0x00003f00
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op1_SHIFT           8
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_op1_DEFAULT         0x0000001e

/* RF :: RF_BPF_CTL2 :: RSVD1 [07:05] */
#define BCHP_RF_RF_BPF_CTL2_RSVD1_MASK                             0x000000e0
#define BCHP_RF_RF_BPF_CTL2_RSVD1_SHIFT                            5
#define BCHP_RF_RF_BPF_CTL2_RSVD1_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL2 :: ZIGReg_RX_BPF_idac_cm12p5u [04:00] */
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_cm12p5u_MASK        0x0000001f
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_cm12p5u_SHIFT       0
#define BCHP_RF_RF_BPF_CTL2_ZIGReg_RX_BPF_idac_cm12p5u_DEFAULT     0x00000009

/***************************************************************************
 *RF_BPF_CTL3 - Radio RX BandPass Filter Control 3
 ***************************************************************************/
/* RF :: RF_BPF_CTL3 :: ZIGReg_RX_BPF_cmfb_qout [31:27] */
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_cmfb_qout_MASK           0xf8000000
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_cmfb_qout_SHIFT          27
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_cmfb_qout_DEFAULT        0x00000008

/* RF :: RF_BPF_CTL3 :: ZIGReg_RX_BPF_cmfb_iout [26:22] */
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_cmfb_iout_MASK           0x07c00000
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_cmfb_iout_SHIFT          22
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_cmfb_iout_DEFAULT        0x00000008

/* RF :: RF_BPF_CTL3 :: RSVD2 [21:13] */
#define BCHP_RF_RF_BPF_CTL3_RSVD2_MASK                             0x003fe000
#define BCHP_RF_RF_BPF_CTL3_RSVD2_SHIFT                            13
#define BCHP_RF_RF_BPF_CTL3_RSVD2_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL3 :: ZIGReg_RX_IQ_swap [12:12] */
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_IQ_swap_MASK                 0x00001000
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_IQ_swap_SHIFT                12
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_IQ_swap_DEFAULT              0x00000000

/* RF :: RF_BPF_CTL3 :: ZIGReg_RX_BPF_iqswapQ [11:10] */
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_iqswapQ_MASK             0x00000c00
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_iqswapQ_SHIFT            10
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_iqswapQ_DEFAULT          0x00000002

/* RF :: RF_BPF_CTL3 :: ZIGReg_RX_BPF_iqswapI [09:08] */
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_iqswapI_MASK             0x00000300
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_iqswapI_SHIFT            8
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_iqswapI_DEFAULT          0x00000002

/* RF :: RF_BPF_CTL3 :: RSVD1 [07:05] */
#define BCHP_RF_RF_BPF_CTL3_RSVD1_MASK                             0x000000e0
#define BCHP_RF_RF_BPF_CTL3_RSVD1_SHIFT                            5
#define BCHP_RF_RF_BPF_CTL3_RSVD1_DEFAULT                          0x00000000

/* RF :: RF_BPF_CTL3 :: ZIGReg_RX_BPF_idac_vcm [04:00] */
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_idac_vcm_MASK            0x0000001f
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_idac_vcm_SHIFT           0
#define BCHP_RF_RF_BPF_CTL3_ZIGReg_RX_BPF_idac_vcm_DEFAULT         0x0000000f

/***************************************************************************
 *RF_BPF_CTL4 - Radio RX BandPass Filter Control 4
 ***************************************************************************/
/* RF :: RF_BPF_CTL4 :: RSVD [31:24] */
#define BCHP_RF_RF_BPF_CTL4_RSVD_MASK                              0xff000000
#define BCHP_RF_RF_BPF_CTL4_RSVD_SHIFT                             24
#define BCHP_RF_RF_BPF_CTL4_RSVD_DEFAULT                           0x00000000

/* RF :: RF_BPF_CTL4 :: ZIGReg_RX_BPF_cmfb_Rparallel_def [23:00] */
#define BCHP_RF_RF_BPF_CTL4_ZIGReg_RX_BPF_cmfb_Rparallel_def_MASK  0x00ffffff
#define BCHP_RF_RF_BPF_CTL4_ZIGReg_RX_BPF_cmfb_Rparallel_def_SHIFT 0
#define BCHP_RF_RF_BPF_CTL4_ZIGReg_RX_BPF_cmfb_Rparallel_def_DEFAULT 0x0006e558

/***************************************************************************
 *RF_LNA1_CTL - Radio RX LNA1 Control
 ***************************************************************************/
/* RF :: RF_LNA1_CTL :: RSVD3 [31:15] */
#define BCHP_RF_RF_LNA1_CTL_RSVD3_MASK                             0xffff8000
#define BCHP_RF_RF_LNA1_CTL_RSVD3_SHIFT                            15
#define BCHP_RF_RF_LNA1_CTL_RSVD3_DEFAULT                          0x00000000

/* RF :: RF_LNA1_CTL :: ZIGReg_RX_LNA1_Cin [14:12] */
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_Cin_MASK                0x00007000
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_Cin_SHIFT               12
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_Cin_DEFAULT             0x00000003

/* RF :: RF_LNA1_CTL :: ZIGReg_RX_LNA1_ftune [11:08] */
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_ftune_MASK              0x00000f00
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_ftune_SHIFT             8
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_ftune_DEFAULT           0x00000007

/* RF :: RF_LNA1_CTL :: RSVD2 [07:07] */
#define BCHP_RF_RF_LNA1_CTL_RSVD2_MASK                             0x00000080
#define BCHP_RF_RF_LNA1_CTL_RSVD2_SHIFT                            7
#define BCHP_RF_RF_LNA1_CTL_RSVD2_DEFAULT                          0x00000000

/* RF :: RF_LNA1_CTL :: ZIGReg_RX_LNA1_idac [06:04] */
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_idac_MASK               0x00000070
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_idac_SHIFT              4
#define BCHP_RF_RF_LNA1_CTL_ZIGReg_RX_LNA1_idac_DEFAULT            0x00000003

/* RF :: RF_LNA1_CTL :: RSVD1 [03:00] */
#define BCHP_RF_RF_LNA1_CTL_RSVD1_MASK                             0x0000000f
#define BCHP_RF_RF_LNA1_CTL_RSVD1_SHIFT                            0
#define BCHP_RF_RF_LNA1_CTL_RSVD1_DEFAULT                          0x00000000

/***************************************************************************
 *RF_LNA2_MX_CTL - Radio RX LNA2 and MX Control
 ***************************************************************************/
/* RF :: RF_LNA2_MX_CTL :: RSVD [31:09] */
#define BCHP_RF_RF_LNA2_MX_CTL_RSVD_MASK                           0xfffffe00
#define BCHP_RF_RF_LNA2_MX_CTL_RSVD_SHIFT                          9
#define BCHP_RF_RF_LNA2_MX_CTL_RSVD_DEFAULT                        0x00000000

/* RF :: RF_LNA2_MX_CTL :: ZIGReg_RX_MX_gate [08:07] */
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_MX_gate_MASK              0x00000180
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_MX_gate_SHIFT             7
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_MX_gate_DEFAULT           0x00000001

/* RF :: RF_LNA2_MX_CTL :: ZIGReg_RX_MX_idac_vcm [06:02] */
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_MX_idac_vcm_MASK          0x0000007c
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_MX_idac_vcm_SHIFT         2
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_MX_idac_vcm_DEFAULT       0x0000000f

/* RF :: RF_LNA2_MX_CTL :: ZIGReg_RX_LNA2_idac [01:00] */
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_LNA2_idac_MASK            0x00000003
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_LNA2_idac_SHIFT           0
#define BCHP_RF_RF_LNA2_MX_CTL_ZIGReg_RX_LNA2_idac_DEFAULT         0x00000001

/***************************************************************************
 *RFDYN_BPF_GAIN_OV - Radio RX BandPass Filter Gain Override Control
 ***************************************************************************/
/* RF :: RFDYN_BPF_GAIN_OV :: ZIGReg_BPF_GAIN_SPARE [31:17] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGReg_BPF_GAIN_SPARE_MASK       0xfffe0000
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGReg_BPF_GAIN_SPARE_SHIFT      17
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGReg_BPF_GAIN_SPARE_DEFAULT    0x00000000

/* RF :: RFDYN_BPF_GAIN_OV :: ZIGDyn_RX_BPF_cmfb_input_ovr [16:16] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_cmfb_input_ovr_MASK 0x00010000
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_cmfb_input_ovr_SHIFT 16
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_cmfb_input_ovr_DEFAULT 0x00000000

/* RF :: RFDYN_BPF_GAIN_OV :: RSVD1 [15:10] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV_RSVD1_MASK                       0x0000fc00
#define BCHP_RF_RFDYN_BPF_GAIN_OV_RSVD1_SHIFT                      10
#define BCHP_RF_RFDYN_BPF_GAIN_OV_RSVD1_DEFAULT                    0x00000000

/* RF :: RFDYN_BPF_GAIN_OV :: ZIGDyn_RX_BPF_dig_pulse_ovr [09:09] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_dig_pulse_ovr_MASK 0x00000200
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_dig_pulse_ovr_SHIFT 9
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_dig_pulse_ovr_DEFAULT 0x00000000

/* RF :: RFDYN_BPF_GAIN_OV :: ZIGDyn_RX_BPF_dig_pulse [08:08] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_dig_pulse_MASK     0x00000100
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_dig_pulse_SHIFT    8
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_dig_pulse_DEFAULT  0x00000000

/* RF :: RFDYN_BPF_GAIN_OV :: ZIGDyn_RX_BPF_Rf_ovr [07:07] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_Rf_ovr_MASK        0x00000080
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_Rf_ovr_SHIFT       7
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_Rf_ovr_DEFAULT     0x00000000

/* RF :: RFDYN_BPF_GAIN_OV :: ZIGDyn_RX_BPF_Rf [06:00] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_Rf_MASK            0x0000007f
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_Rf_SHIFT           0
#define BCHP_RF_RFDYN_BPF_GAIN_OV_ZIGDyn_RX_BPF_Rf_DEFAULT         0x00000004

/***************************************************************************
 *RFDYN_BPF_GAIN_OV2 - Radio RX BandPass Filter Gain Override Control2
 ***************************************************************************/
/* RF :: RFDYN_BPF_GAIN_OV2 :: ZIGDyn_RX_BPF_cmfb_qip [31:24] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_qip_MASK     0xff000000
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_qip_SHIFT    24
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_qip_DEFAULT  0x0000005a

/* RF :: RFDYN_BPF_GAIN_OV2 :: ZIGDyn_RX_BPF_cmfb_qin [23:16] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_qin_MASK     0x00ff0000
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_qin_SHIFT    16
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_qin_DEFAULT  0x0000005a

/* RF :: RFDYN_BPF_GAIN_OV2 :: ZIGDyn_RX_BPF_cmfb_iip [15:08] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_iip_MASK     0x0000ff00
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_iip_SHIFT    8
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_iip_DEFAULT  0x0000005a

/* RF :: RFDYN_BPF_GAIN_OV2 :: ZIGDyn_RX_BPF_cmfb_iin [07:00] */
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_iin_MASK     0x000000ff
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_iin_SHIFT    0
#define BCHP_RF_RFDYN_BPF_GAIN_OV2_ZIGDyn_RX_BPF_cmfb_iin_DEFAULT  0x0000005a

/***************************************************************************
 *RFDYN_LNA_GAIN_OV - Radio RX LNA Gain Override Control
 ***************************************************************************/
/* RF :: RFDYN_LNA_GAIN_OV :: ZIGReg_LNA_GAIN_SPARE [31:11] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGReg_LNA_GAIN_SPARE_MASK       0xfffff800
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGReg_LNA_GAIN_SPARE_SHIFT      11
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGReg_LNA_GAIN_SPARE_DEFAULT    0x00000000

/* RF :: RFDYN_LNA_GAIN_OV :: ZIGDyn_RX_LNA1_iboost_1 [10:10] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_1_MASK     0x00000400
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_1_SHIFT    10
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_1_DEFAULT  0x00000000

/* RF :: RFDYN_LNA_GAIN_OV :: ZIGDyn_RX_LNA1_iboost_ovr [09:09] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_ovr_MASK   0x00000200
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_ovr_SHIFT  9
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_ovr_DEFAULT 0x00000000

/* RF :: RFDYN_LNA_GAIN_OV :: ZIGDyn_RX_LNA1_iboost [08:08] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_MASK       0x00000100
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_SHIFT      8
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_iboost_DEFAULT    0x00000001

/* RF :: RFDYN_LNA_GAIN_OV :: ZIGDyn_RX_LNA1_gctrl_ovr [07:07] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_gctrl_ovr_MASK    0x00000080
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_gctrl_ovr_SHIFT   7
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_gctrl_ovr_DEFAULT 0x00000000

/* RF :: RFDYN_LNA_GAIN_OV :: ZIGDyn_RX_LNA1_gctrl [06:04] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_gctrl_MASK        0x00000070
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_gctrl_SHIFT       4
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA1_gctrl_DEFAULT     0x00000005

/* RF :: RFDYN_LNA_GAIN_OV :: ZIGDyn_RX_LNA2_gctrl_ovr [03:03] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA2_gctrl_ovr_MASK    0x00000008
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA2_gctrl_ovr_SHIFT   3
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA2_gctrl_ovr_DEFAULT 0x00000000

/* RF :: RFDYN_LNA_GAIN_OV :: ZIGDyn_RX_LNA2_gctrl [02:00] */
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA2_gctrl_MASK        0x00000007
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA2_gctrl_SHIFT       0
#define BCHP_RF_RFDYN_LNA_GAIN_OV_ZIGDyn_RX_LNA2_gctrl_DEFAULT     0x00000006

/***************************************************************************
 *RFDYN_RX_PWRDN_CTL - RX Power-Down Control
 ***************************************************************************/
/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD2 [31:20] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD2_MASK                      0xfff00000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD2_SHIFT                     20
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD2_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD3 [19:19] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD3_MASK                      0x00080000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD3_SHIFT                     19
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD3_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RCRCAL_LPO_pwrdn [18:18] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RCRCAL_LPO_pwrdn_MASK    0x00040000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RCRCAL_LPO_pwrdn_SHIFT   18
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RCRCAL_LPO_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD4 [17:17] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD4_MASK                      0x00020000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD4_SHIFT                     17
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD4_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RCRCAL_Counter_pwrdn [16:16] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RCRCAL_Counter_pwrdn_MASK 0x00010000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RCRCAL_Counter_pwrdn_SHIFT 16
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RCRCAL_Counter_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD5 [15:15] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD5_MASK                      0x00008000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD5_SHIFT                     15
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD5_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_BG_BG_IDAC_pwrdn [14:14] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_BG_BG_IDAC_pwrdn_MASK    0x00004000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_BG_BG_IDAC_pwrdn_SHIFT   14
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_BG_BG_IDAC_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD1 [13:12] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD1_MASK                      0x00003000
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD1_SHIFT                     12
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD1_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD6 [11:11] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD6_MASK                      0x00000800
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD6_SHIFT                     11
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD6_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RX_ADC_pwrdn [10:10] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_ADC_pwrdn_MASK        0x00000400
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_ADC_pwrdn_SHIFT       10
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_ADC_pwrdn_DEFAULT     0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD7 [09:09] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD7_MASK                      0x00000200
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD7_SHIFT                     9
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD7_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RX_ADC_clkout_pwrdn [08:08] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_ADC_clkout_pwrdn_MASK 0x00000100
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_ADC_clkout_pwrdn_SHIFT 8
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_ADC_clkout_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD8 [07:07] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD8_MASK                      0x00000080
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD8_SHIFT                     7
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD8_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RX_MX_pwrdn [06:06] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_MX_pwrdn_MASK         0x00000040
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_MX_pwrdn_SHIFT        6
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_MX_pwrdn_DEFAULT      0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD9 [05:05] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD9_MASK                      0x00000020
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD9_SHIFT                     5
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD9_DEFAULT                   0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RX_BPF_cm_pwrdn [04:04] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_BPF_cm_pwrdn_MASK     0x00000010
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_BPF_cm_pwrdn_SHIFT    4
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_BPF_cm_pwrdn_DEFAULT  0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD10 [03:03] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD10_MASK                     0x00000008
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD10_SHIFT                    3
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD10_DEFAULT                  0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RX_BPF_pwrdn [02:02] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_BPF_pwrdn_MASK        0x00000004
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_BPF_pwrdn_SHIFT       2
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_BPF_pwrdn_DEFAULT     0x00000001

/* RF :: RFDYN_RX_PWRDN_CTL :: RSVD11 [01:01] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD11_MASK                     0x00000002
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD11_SHIFT                    1
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_RSVD11_DEFAULT                  0x00000000

/* RF :: RFDYN_RX_PWRDN_CTL :: ZIGDyn_RX_LNA_pwrdn [00:00] */
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_LNA_pwrdn_MASK        0x00000001
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_LNA_pwrdn_SHIFT       0
#define BCHP_RF_RFDYN_RX_PWRDN_CTL_ZIGDyn_RX_LNA_pwrdn_DEFAULT     0x00000001

/***************************************************************************
 *RFDYN_SYNTH_PWRDN_CTL1 - SYNTH Power-Down Control 1
 ***************************************************************************/
/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD1 [31:26] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD1_MASK                  0xfc000000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD1_SHIFT                 26
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD1_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD2 [25:25] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD2_MASK                  0x02000000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD2_SHIFT                 25
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD2_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_VCO_pwrdn [24:24] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_VCO_pwrdn_MASK 0x01000000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_VCO_pwrdn_SHIFT 24
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_VCO_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD3 [23:23] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD3_MASK                  0x00800000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD3_SHIFT                 23
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD3_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_VCO_cnt_pwrdn [22:22] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_VCO_cnt_pwrdn_MASK 0x00400000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_VCO_cnt_pwrdn_SHIFT 22
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_VCO_cnt_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD4 [21:21] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD4_MASK                  0x00200000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD4_SHIFT                 21
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD4_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_TCXOBUF_pwrdn [20:20] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_TCXOBUF_pwrdn_MASK 0x00100000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_TCXOBUF_pwrdn_SHIFT 20
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_TCXOBUF_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD5 [19:19] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD5_MASK                  0x00080000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD5_SHIFT                 19
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD5_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_PLL_PFD_pwrdn [18:18] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_PFD_pwrdn_MASK 0x00040000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_PFD_pwrdn_SHIFT 18
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_PFD_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD6 [17:17] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD6_MASK                  0x00020000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD6_SHIFT                 17
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD6_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_PLL_MMD_pwrdn [16:16] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_MMD_pwrdn_MASK 0x00010000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_MMD_pwrdn_SHIFT 16
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_MMD_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD7 [15:15] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD7_MASK                  0x00008000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD7_SHIFT                 15
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD7_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_PLL_LF_pwrdn [14:14] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_LF_pwrdn_MASK 0x00004000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_LF_pwrdn_SHIFT 14
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_LF_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD8 [13:13] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD8_MASK                  0x00002000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD8_SHIFT                 13
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD8_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_PLL_CP_pwrdn [12:12] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_CP_pwrdn_MASK 0x00001000
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_CP_pwrdn_SHIFT 12
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_PLL_CP_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD9 [11:11] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD9_MASK                  0x00000800
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD9_SHIFT                 11
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD9_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_LOGEN_vcobuf_pwrdn [10:10] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_vcobuf_pwrdn_MASK 0x00000400
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_vcobuf_pwrdn_SHIFT 10
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_vcobuf_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD10 [09:09] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD10_MASK                 0x00000200
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD10_SHIFT                9
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD10_DEFAULT              0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_LOGEN_pllclk_pwrdn [08:08] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_pllclk_pwrdn_MASK 0x00000100
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_pllclk_pwrdn_SHIFT 8
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_pllclk_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD11 [07:07] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD11_MASK                 0x00000080
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD11_SHIFT                7
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD11_DEFAULT              0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_LOGEN_lod2_pwrdn [06:06] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_lod2_pwrdn_MASK 0x00000040
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_lod2_pwrdn_SHIFT 6
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_lod2_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD12 [05:05] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD12_MASK                 0x00000020
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD12_SHIFT                5
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD12_DEFAULT              0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_LOGEN_clkgen_pwrdn [04:04] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clkgen_pwrdn_MASK 0x00000010
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clkgen_pwrdn_SHIFT 4
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clkgen_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD13 [03:03] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD13_MASK                 0x00000008
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD13_SHIFT                3
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD13_DEFAULT              0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_LOGEN_clk400M_pwrdn [02:02] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clk400M_pwrdn_MASK 0x00000004
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clk400M_pwrdn_SHIFT 2
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clk400M_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: RSVD14 [01:01] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD14_MASK                 0x00000002
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD14_SHIFT                1
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_RSVD14_DEFAULT              0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL1 :: ZIGDyn_SYNTH_LOGEN_clk400M_bist_pwrdn [00:00] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clk400M_bist_pwrdn_MASK 0x00000001
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clk400M_bist_pwrdn_SHIFT 0
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL1_ZIGDyn_SYNTH_LOGEN_clk400M_bist_pwrdn_DEFAULT 0x00000001

/***************************************************************************
 *RFDYN_SYNTH_PWRDN_CTL2 - SYNTH Power-Down Control 2
 ***************************************************************************/
/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: RSVD [31:10] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD_MASK                   0xfffffc00
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD_SHIFT                  10
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD_DEFAULT                0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: RSVD1 [09:09] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD1_MASK                  0x00000200
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD1_SHIFT                 9
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD1_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: ZIGDyn_SYNTH_ck2rccal_pwrdn [08:08] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2rccal_pwrdn_MASK 0x00000100
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2rccal_pwrdn_SHIFT 8
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2rccal_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: RSVD2 [07:07] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD2_MASK                  0x00000080
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD2_SHIFT                 7
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD2_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: ZIGDyn_SYNTH_ck2bb_pwrdn [06:06] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2bb_pwrdn_MASK 0x00000040
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2bb_pwrdn_SHIFT 6
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2bb_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: RSVD3 [05:05] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD3_MASK                  0x00000020
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD3_SHIFT                 5
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD3_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: ZIGDyn_SYNTH_ck2mmd_pwrdn [04:04] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2mmd_pwrdn_MASK 0x00000010
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2mmd_pwrdn_SHIFT 4
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2mmd_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: RSVD4 [03:03] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD4_MASK                  0x00000008
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD4_SHIFT                 3
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD4_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: ZIGDyn_SYNTH_ck2pfd_pwrdn [02:02] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2pfd_pwrdn_MASK 0x00000004
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2pfd_pwrdn_SHIFT 2
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2pfd_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: RSVD5 [01:01] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD5_MASK                  0x00000002
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD5_SHIFT                 1
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_RSVD5_DEFAULT               0x00000000

/* RF :: RFDYN_SYNTH_PWRDN_CTL2 :: ZIGDyn_SYNTH_ck2tx_pwrdn [00:00] */
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2tx_pwrdn_MASK 0x00000001
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2tx_pwrdn_SHIFT 0
#define BCHP_RF_RFDYN_SYNTH_PWRDN_CTL2_ZIGDyn_SYNTH_ck2tx_pwrdn_DEFAULT 0x00000001

/***************************************************************************
 *RFDYN_TX_PWRDN_CTL - TX Power-Down Control
 ***************************************************************************/
/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD1 [31:16] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD1_MASK                      0xffff0000
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD1_SHIFT                     16
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD1_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD2 [15:15] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD2_MASK                      0x00008000
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD2_SHIFT                     15
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD2_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_LNA_IQCAL_pwrdn [14:14] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_LNA_IQCAL_pwrdn_MASK  0x00004000
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_LNA_IQCAL_pwrdn_SHIFT 14
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_LNA_IQCAL_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD3 [13:13] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD3_MASK                      0x00002000
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD3_SHIFT                     13
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD3_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_PA_Vcas_pwrdn [12:12] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_Vcas_pwrdn_MASK    0x00001000
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_Vcas_pwrdn_SHIFT   12
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_Vcas_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD4 [11:11] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD4_MASK                      0x00000800
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD4_SHIFT                     11
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD4_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_TSSI2_pwrdn [10:10] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_TSSI2_pwrdn_MASK      0x00000400
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_TSSI2_pwrdn_SHIFT     10
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_TSSI2_pwrdn_DEFAULT   0x00000001

/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD5 [09:09] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD5_MASK                      0x00000200
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD5_SHIFT                     9
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD5_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_TSSI1_pwrdn [08:08] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_TSSI1_pwrdn_MASK      0x00000100
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_TSSI1_pwrdn_SHIFT     8
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_TSSI1_pwrdn_DEFAULT   0x00000001

/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD6 [07:07] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD6_MASK                      0x00000080
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD6_SHIFT                     7
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD6_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_FreqM_pwrdn [06:06] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_FreqM_pwrdn_MASK      0x00000040
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_FreqM_pwrdn_SHIFT     6
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_FreqM_pwrdn_DEFAULT   0x00000001

/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD7 [05:05] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD7_MASK                      0x00000020
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD7_SHIFT                     5
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD7_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_LO_div2_pwrdn [04:04] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_LO_div2_pwrdn_MASK    0x00000010
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_LO_div2_pwrdn_SHIFT   4
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_LO_div2_pwrdn_DEFAULT 0x00000001

/* RF :: RFDYN_TX_PWRDN_CTL :: RSVD8 [03:03] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD8_MASK                      0x00000008
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD8_SHIFT                     3
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_RSVD8_DEFAULT                   0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_PAD_pwrdn [02:02] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PAD_pwrdn_MASK        0x00000004
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PAD_pwrdn_SHIFT       2
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PAD_pwrdn_DEFAULT     0x00000001

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_PA_pwrdn_ovr [01:01] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_pwrdn_ovr_MASK     0x00000002
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_pwrdn_ovr_SHIFT    1
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_pwrdn_ovr_DEFAULT  0x00000000

/* RF :: RFDYN_TX_PWRDN_CTL :: ZIGDyn_TX_PA_pwrdn [00:00] */
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_pwrdn_MASK         0x00000001
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_pwrdn_SHIFT        0
#define BCHP_RF_RFDYN_TX_PWRDN_CTL_ZIGDyn_TX_PA_pwrdn_DEFAULT      0x00000000

/***************************************************************************
 *RF_ADC_CTL1 - ADC Control Register 1
 ***************************************************************************/
/* RF :: RF_ADC_CTL1 :: RSVD [31:30] */
#define BCHP_RF_RF_ADC_CTL1_RSVD_MASK                              0xc0000000
#define BCHP_RF_RF_ADC_CTL1_RSVD_SHIFT                             30
#define BCHP_RF_RF_ADC_CTL1_RSVD_DEFAULT                           0x00000000

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_gctrl [29:28] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_gctrl_MASK               0x30000000
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_gctrl_SHIFT              28
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_gctrl_DEFAULT            0x00000002

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_op1_bias [27:24] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_op1_bias_MASK            0x0f000000
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_op1_bias_SHIFT           24
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_op1_bias_DEFAULT         0x00000009

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_op2_bias [23:20] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_op2_bias_MASK            0x00f00000
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_op2_bias_SHIFT           20
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_op2_bias_DEFAULT         0x00000009

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_qt_bias [19:16] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_qt_bias_MASK             0x000f0000
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_qt_bias_SHIFT            16
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_qt_bias_DEFAULT          0x00000008

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_qt_vcm [15:12] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_qt_vcm_MASK              0x0000f000
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_qt_vcm_SHIFT             12
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_qt_vcm_DEFAULT           0x0000000a

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_vcm [11:08] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_vcm_MASK                 0x00000f00
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_vcm_SHIFT                8
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_vcm_DEFAULT              0x0000000d

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_ssi_en [07:07] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_ssi_en_MASK              0x00000080
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_ssi_en_SHIFT             7
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_ssi_en_DEFAULT           0x00000000

/* RF :: RF_ADC_CTL1 :: ZIGReg_RX_ADC_RCCAL [06:00] */
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_RCCAL_MASK               0x0000007f
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_RCCAL_SHIFT              0
#define BCHP_RF_RF_ADC_CTL1_ZIGReg_RX_ADC_RCCAL_DEFAULT            0x00000030

/***************************************************************************
 *RF_ADC_CTL2 - ADC Control Register 2
 ***************************************************************************/
/* RF :: RF_ADC_CTL2 :: RSVD [31:06] */
#define BCHP_RF_RF_ADC_CTL2_RSVD_MASK                              0xffffffc0
#define BCHP_RF_RF_ADC_CTL2_RSVD_SHIFT                             6
#define BCHP_RF_RF_ADC_CTL2_RSVD_DEFAULT                           0x00000000

/* RF :: RF_ADC_CTL2 :: ZIGDyn_RX_ADC_DCmode_ovr [05:05] */
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_DCmode_ovr_MASK          0x00000020
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_DCmode_ovr_SHIFT         5
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_DCmode_ovr_DEFAULT       0x00000000

/* RF :: RF_ADC_CTL2 :: ZIGDyn_RX_ADC_DCmode [04:04] */
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_DCmode_MASK              0x00000010
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_DCmode_SHIFT             4
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_DCmode_DEFAULT           0x00000000

/* RF :: RF_ADC_CTL2 :: ZIGDyn_RX_ADC_PLL_sel_ovr [03:03] */
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_PLL_sel_ovr_MASK         0x00000008
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_PLL_sel_ovr_SHIFT        3
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_PLL_sel_ovr_DEFAULT      0x00000000

/* RF :: RF_ADC_CTL2 :: ZIGDyn_RX_ADC_PLL_sel [02:02] */
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_PLL_sel_MASK             0x00000004
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_PLL_sel_SHIFT            2
#define BCHP_RF_RF_ADC_CTL2_ZIGDyn_RX_ADC_PLL_sel_DEFAULT          0x00000000

/* RF :: RF_ADC_CTL2 :: ZIGReg_RX_ADC_clk_edge_sel [01:01] */
#define BCHP_RF_RF_ADC_CTL2_ZIGReg_RX_ADC_clk_edge_sel_MASK        0x00000002
#define BCHP_RF_RF_ADC_CTL2_ZIGReg_RX_ADC_clk_edge_sel_SHIFT       1
#define BCHP_RF_RF_ADC_CTL2_ZIGReg_RX_ADC_clk_edge_sel_DEFAULT     0x00000000

/* RF :: RF_ADC_CTL2 :: ZIGReg_RX_ADC_INswitchOFF_ah [00:00] */
#define BCHP_RF_RF_ADC_CTL2_ZIGReg_RX_ADC_INswitchOFF_ah_MASK      0x00000001
#define BCHP_RF_RF_ADC_CTL2_ZIGReg_RX_ADC_INswitchOFF_ah_SHIFT     0
#define BCHP_RF_RF_ADC_CTL2_ZIGReg_RX_ADC_INswitchOFF_ah_DEFAULT   0x00000000

/***************************************************************************
 *RF_IQ_CTL - IQCAL Control Register
 ***************************************************************************/
/* RF :: RF_IQ_CTL :: RSVD3 [31:18] */
#define BCHP_RF_RF_IQ_CTL_RSVD3_MASK                               0xfffc0000
#define BCHP_RF_RF_IQ_CTL_RSVD3_SHIFT                              18
#define BCHP_RF_RF_IQ_CTL_RSVD3_DEFAULT                            0x00000000

/* RF :: RF_IQ_CTL :: RSVD2 [17:14] */
#define BCHP_RF_RF_IQ_CTL_RSVD2_MASK                               0x0003c000
#define BCHP_RF_RF_IQ_CTL_RSVD2_SHIFT                              14
#define BCHP_RF_RF_IQ_CTL_RSVD2_DEFAULT                            0x00000000

/* RF :: RF_IQ_CTL :: ZIGReg_RX_IQ_ph [13:08] */
#define BCHP_RF_RF_IQ_CTL_ZIGReg_RX_IQ_ph_MASK                     0x00003f00
#define BCHP_RF_RF_IQ_CTL_ZIGReg_RX_IQ_ph_SHIFT                    8
#define BCHP_RF_RF_IQ_CTL_ZIGReg_RX_IQ_ph_DEFAULT                  0x00000000

/* RF :: RF_IQ_CTL :: RSVD1 [07:07] */
#define BCHP_RF_RF_IQ_CTL_RSVD1_MASK                               0x00000080
#define BCHP_RF_RF_IQ_CTL_RSVD1_SHIFT                              7
#define BCHP_RF_RF_IQ_CTL_RSVD1_DEFAULT                            0x00000000

/* RF :: RF_IQ_CTL :: ZIGReg_RX_IQ_amp [06:00] */
#define BCHP_RF_RF_IQ_CTL_ZIGReg_RX_IQ_amp_MASK                    0x0000007f
#define BCHP_RF_RF_IQ_CTL_ZIGReg_RX_IQ_amp_SHIFT                   0
#define BCHP_RF_RF_IQ_CTL_ZIGReg_RX_IQ_amp_DEFAULT                 0x00000000

/***************************************************************************
 *RF_TX_CTL - TX Control Register
 ***************************************************************************/
/* RF :: RF_TX_CTL :: RSVD [31:28] */
#define BCHP_RF_RF_TX_CTL_RSVD_MASK                                0xf0000000
#define BCHP_RF_RF_TX_CTL_RSVD_SHIFT                               28
#define BCHP_RF_RF_TX_CTL_RSVD_DEFAULT                             0x00000000

/* RF :: RF_TX_CTL :: ZIGReg_TX_TSSI_spare [27:27] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_spare_MASK                0x08000000
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_spare_SHIFT               27
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_spare_DEFAULT             0x00000000

/* RF :: RF_TX_CTL :: ZIGReg_TX_TSSI_cal_en [26:26] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_cal_en_MASK               0x04000000
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_cal_en_SHIFT              26
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_cal_en_DEFAULT            0x00000000

/* RF :: RF_TX_CTL :: ZIGReg_TX_TSSI_att_ctrl [25:23] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_att_ctrl_MASK             0x03800000
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_att_ctrl_SHIFT            23
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_att_ctrl_DEFAULT          0x00000000

/* RF :: RF_TX_CTL :: ZIGReg_TX_TSSI_bias_ctrl [22:21] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_bias_ctrl_MASK            0x00600000
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_bias_ctrl_SHIFT           21
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_TSSI_bias_ctrl_DEFAULT         0x00000000

/* RF :: RF_TX_CTL :: ZIGReg_TX_MUX_0ZigTX_1FreqM [20:20] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_MUX_0ZigTX_1FreqM_MASK         0x00100000
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_MUX_0ZigTX_1FreqM_SHIFT        20
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_MUX_0ZigTX_1FreqM_DEFAULT      0x00000000

/* RF :: RF_TX_CTL :: ZIGReg_TX_FreqM_mode [19:19] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_FreqM_mode_MASK                0x00080000
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_FreqM_mode_SHIFT               19
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_FreqM_mode_DEFAULT             0x00000001

/* RF :: RF_TX_CTL :: RSVD1 [18:18] */
#define BCHP_RF_RF_TX_CTL_RSVD1_MASK                               0x00040000
#define BCHP_RF_RF_TX_CTL_RSVD1_SHIFT                              18
#define BCHP_RF_RF_TX_CTL_RSVD1_DEFAULT                            0x00000000

/* RF :: RF_TX_CTL :: ZIGReg_TX_PA_Vcas_ctrl [17:14] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PA_Vcas_ctrl_MASK              0x0003c000
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PA_Vcas_ctrl_SHIFT             14
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PA_Vcas_ctrl_DEFAULT           0x00000008

/* RF :: RF_TX_CTL :: ZIGReg_TX_PAD_gctrl [13:10] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PAD_gctrl_MASK                 0x00003c00
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PAD_gctrl_SHIFT                10
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PAD_gctrl_DEFAULT              0x0000000f

/* RF :: RF_TX_CTL :: ZIGReg_TX_PA_tune [09:06] */
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PA_tune_MASK                   0x000003c0
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PA_tune_SHIFT                  6
#define BCHP_RF_RF_TX_CTL_ZIGReg_TX_PA_tune_DEFAULT                0x00000007

/* RF :: RF_TX_CTL :: ZIGDyn_TX_PA_gctrl_ovr [05:05] */
#define BCHP_RF_RF_TX_CTL_ZIGDyn_TX_PA_gctrl_ovr_MASK              0x00000020
#define BCHP_RF_RF_TX_CTL_ZIGDyn_TX_PA_gctrl_ovr_SHIFT             5
#define BCHP_RF_RF_TX_CTL_ZIGDyn_TX_PA_gctrl_ovr_DEFAULT           0x00000000

/* RF :: RF_TX_CTL :: ZIGDyn_TX_PA_gctrl [04:00] */
#define BCHP_RF_RF_TX_CTL_ZIGDyn_TX_PA_gctrl_MASK                  0x0000001f
#define BCHP_RF_RF_TX_CTL_ZIGDyn_TX_PA_gctrl_SHIFT                 0
#define BCHP_RF_RF_TX_CTL_ZIGDyn_TX_PA_gctrl_DEFAULT               0x0000001f

/***************************************************************************
 *PLL_CTL1 - PLL Force_ctl, pll_r1, pll_r2
 ***************************************************************************/
/* RF :: PLL_CTL1 :: RSVD3 [31:31] */
#define BCHP_RF_PLL_CTL1_RSVD3_MASK                                0x80000000
#define BCHP_RF_PLL_CTL1_RSVD3_SHIFT                               31
#define BCHP_RF_PLL_CTL1_RSVD3_DEFAULT                             0x00000000

/* RF :: PLL_CTL1 :: ZIGReg_CLKREF2_pwrdn_ovr [30:30] */
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF2_pwrdn_ovr_MASK             0x40000000
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF2_pwrdn_ovr_SHIFT            30
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF2_pwrdn_ovr_DEFAULT          0x00000000

/* RF :: PLL_CTL1 :: ZIGReg_CLKREF2_pwrdn [29:29] */
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF2_pwrdn_MASK                 0x20000000
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF2_pwrdn_SHIFT                29
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF2_pwrdn_DEFAULT              0x00000001

/* RF :: PLL_CTL1 :: ZIGReg_CLKREF_pwrdn_ovr [28:28] */
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF_pwrdn_ovr_MASK              0x10000000
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF_pwrdn_ovr_SHIFT             28
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF_pwrdn_ovr_DEFAULT           0x00000000

/* RF :: PLL_CTL1 :: ZIGReg_CLKREF_pwrdn [27:27] */
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF_pwrdn_MASK                  0x08000000
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF_pwrdn_SHIFT                 27
#define BCHP_RF_PLL_CTL1_ZIGReg_CLKREF_pwrdn_DEFAULT               0x00000000

/* RF :: PLL_CTL1 :: ZIGDyn_SYNTH_PLL_Icp_cal_sel_ovr [26:26] */
#define BCHP_RF_PLL_CTL1_ZIGDyn_SYNTH_PLL_Icp_cal_sel_ovr_MASK     0x04000000
#define BCHP_RF_PLL_CTL1_ZIGDyn_SYNTH_PLL_Icp_cal_sel_ovr_SHIFT    26
#define BCHP_RF_PLL_CTL1_ZIGDyn_SYNTH_PLL_Icp_cal_sel_ovr_DEFAULT  0x00000000

/* RF :: PLL_CTL1 :: ZIGDyn_SYNTH_PLL_Icp_cal_sel [25:24] */
#define BCHP_RF_PLL_CTL1_ZIGDyn_SYNTH_PLL_Icp_cal_sel_MASK         0x03000000
#define BCHP_RF_PLL_CTL1_ZIGDyn_SYNTH_PLL_Icp_cal_sel_SHIFT        24
#define BCHP_RF_PLL_CTL1_ZIGDyn_SYNTH_PLL_Icp_cal_sel_DEFAULT      0x00000000

/* RF :: PLL_CTL1 :: ZIGReg_SYNTH_PLL_forcevctrl_en [23:23] */
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_forcevctrl_en_MASK       0x00800000
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_forcevctrl_en_SHIFT      23
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_forcevctrl_en_DEFAULT    0x00000000

/* RF :: PLL_CTL1 :: ZIGReg_SYNTH_PLL_force_ctrl [22:16] */
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_force_ctrl_MASK          0x007f0000
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_force_ctrl_SHIFT         16
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_force_ctrl_DEFAULT       0x00000008

/* RF :: PLL_CTL1 :: RSVD2 [15:14] */
#define BCHP_RF_PLL_CTL1_RSVD2_MASK                                0x0000c000
#define BCHP_RF_PLL_CTL1_RSVD2_SHIFT                               14
#define BCHP_RF_PLL_CTL1_RSVD2_DEFAULT                             0x00000000

/* RF :: PLL_CTL1 :: ZIGReg_SYNTH_PLL_r2 [13:08] */
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_r2_MASK                  0x00003f00
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_r2_SHIFT                 8
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_r2_DEFAULT               0x0000000f

/* RF :: PLL_CTL1 :: RSVD1 [07:06] */
#define BCHP_RF_PLL_CTL1_RSVD1_MASK                                0x000000c0
#define BCHP_RF_PLL_CTL1_RSVD1_SHIFT                               6
#define BCHP_RF_PLL_CTL1_RSVD1_DEFAULT                             0x00000000

/* RF :: PLL_CTL1 :: ZIGReg_SYNTH_PLL_r1 [05:00] */
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_r1_MASK                  0x0000003f
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_r1_SHIFT                 0
#define BCHP_RF_PLL_CTL1_ZIGReg_SYNTH_PLL_r1_DEFAULT               0x0000000b

/***************************************************************************
 *PLL_CTL2 - PLL Ioff, RCCAL, test_en, mmd_sel
 ***************************************************************************/
/* RF :: PLL_CTL2 :: RSVD [31:12] */
#define BCHP_RF_PLL_CTL2_RSVD_MASK                                 0xfffff000
#define BCHP_RF_PLL_CTL2_RSVD_SHIFT                                12
#define BCHP_RF_PLL_CTL2_RSVD_DEFAULT                              0x00000000

/* RF :: PLL_CTL2 :: ZIGReg_SYNTH_PLL_Ioff [11:08] */
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_Ioff_MASK                0x00000f00
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_Ioff_SHIFT               8
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_Ioff_DEFAULT             0x0000000a

/* RF :: PLL_CTL2 :: RSVD2 [07:06] */
#define BCHP_RF_PLL_CTL2_RSVD2_MASK                                0x000000c0
#define BCHP_RF_PLL_CTL2_RSVD2_SHIFT                               6
#define BCHP_RF_PLL_CTL2_RSVD2_DEFAULT                             0x00000000

/* RF :: PLL_CTL2 :: ZIGReg_SYNTH_PLL_bck_mmd_sel [05:05] */
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_bck_mmd_sel_MASK         0x00000020
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_bck_mmd_sel_SHIFT        5
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_bck_mmd_sel_DEFAULT      0x00000000

/* RF :: PLL_CTL2 :: ZIGReg_SYNTH_PLL_RCCAL [04:00] */
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_RCCAL_MASK               0x0000001f
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_RCCAL_SHIFT              0
#define BCHP_RF_PLL_CTL2_ZIGReg_SYNTH_PLL_RCCAL_DEFAULT            0x0000000e

/***************************************************************************
 *PLL_CTL3 - VCO ck2dsm_dr, ck2mmd_dr, ck2pfd_dr, ck2tx_dr
 ***************************************************************************/
/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_PLL_thdet_vH [31:24] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_vH_MASK            0xff000000
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_vH_SHIFT           24
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_vH_DEFAULT         0x00000020

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_PLL_thdet_vL [23:16] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_vL_MASK            0x00ff0000
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_vL_SHIFT           16
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_vL_DEFAULT         0x00000002

/* RF :: PLL_CTL3 :: RSVD [15:14] */
#define BCHP_RF_PLL_CTL3_RSVD_MASK                                 0x0000c000
#define BCHP_RF_PLL_CTL3_RSVD_SHIFT                                14
#define BCHP_RF_PLL_CTL3_RSVD_DEFAULT                              0x00000000

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_PLL_thdet_dis [13:13] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_dis_MASK           0x00002000
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_dis_SHIFT          13
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_PLL_thdet_dis_DEFAULT        0x00000000

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_CLKREFIN_sel [12:12] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_CLKREFIN_sel_MASK            0x00001000
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_CLKREFIN_sel_SHIFT           12
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_CLKREFIN_sel_DEFAULT         0x00000000

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_ck2bb_dr [11:10] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2bb_dr_MASK                0x00000c00
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2bb_dr_SHIFT               10
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2bb_dr_DEFAULT             0x00000002

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_ck2rccal_dr [09:08] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2rccal_dr_MASK             0x00000300
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2rccal_dr_SHIFT            8
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2rccal_dr_DEFAULT          0x00000002

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_ck2dsm_dr [07:06] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2dsm_dr_MASK               0x000000c0
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2dsm_dr_SHIFT              6
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2dsm_dr_DEFAULT            0x00000002

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_ck2mmd_dr [05:04] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2mmd_dr_MASK               0x00000030
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2mmd_dr_SHIFT              4
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2mmd_dr_DEFAULT            0x00000001

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_ck2pfd_dr [03:02] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2pfd_dr_MASK               0x0000000c
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2pfd_dr_SHIFT              2
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2pfd_dr_DEFAULT            0x00000001

/* RF :: PLL_CTL3 :: ZIGReg_SYNTH_ck2tx_dr [01:00] */
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2tx_dr_MASK                0x00000003
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2tx_dr_SHIFT               0
#define BCHP_RF_PLL_CTL3_ZIGReg_SYNTH_ck2tx_dr_DEFAULT             0x00000002

/***************************************************************************
 *VCO_CTL1 - VCO RC,RCAL, tail_trim, RCAL, swKvco
 ***************************************************************************/
/* RF :: VCO_CTL1 :: RSVD [31:31] */
#define BCHP_RF_VCO_CTL1_RSVD_MASK                                 0x80000000
#define BCHP_RF_VCO_CTL1_RSVD_SHIFT                                31
#define BCHP_RF_VCO_CTL1_RSVD_DEFAULT                              0x00000000

/* RF :: VCO_CTL1 :: ZIGDyn_SYNTH_VCO_SWCAP_ovr [30:30] */
#define BCHP_RF_VCO_CTL1_ZIGDyn_SYNTH_VCO_SWCAP_ovr_MASK           0x40000000
#define BCHP_RF_VCO_CTL1_ZIGDyn_SYNTH_VCO_SWCAP_ovr_SHIFT          30
#define BCHP_RF_VCO_CTL1_ZIGDyn_SYNTH_VCO_SWCAP_ovr_DEFAULT        0x00000000

/* RF :: VCO_CTL1 :: ZIGReg_SYNTH_VCO_tail_trim [29:27] */
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_tail_trim_MASK           0x38000000
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_tail_trim_SHIFT          27
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_tail_trim_DEFAULT        0x00000000

/* RF :: VCO_CTL1 :: ZIGDyn_SYNTH_VCO_SWCAP [26:16] */
#define BCHP_RF_VCO_CTL1_ZIGDyn_SYNTH_VCO_SWCAP_MASK               0x07ff0000
#define BCHP_RF_VCO_CTL1_ZIGDyn_SYNTH_VCO_SWCAP_SHIFT              16
#define BCHP_RF_VCO_CTL1_ZIGDyn_SYNTH_VCO_SWCAP_DEFAULT            0x00000400

/* RF :: VCO_CTL1 :: ZIGReg_SYNTH_VCO_current_trim [15:08] */
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_current_trim_MASK        0x0000ff00
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_current_trim_SHIFT       8
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_current_trim_DEFAULT     0x000000a9

/* RF :: VCO_CTL1 :: ZIGReg_SYNTH_VCO_RCAL [07:04] */
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_RCAL_MASK                0x000000f0
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_RCAL_SHIFT               4
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_RCAL_DEFAULT             0x00000008

/* RF :: VCO_CTL1 :: ZIGReg_SYNTH_VCO_KvcoCal [03:00] */
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_KvcoCal_MASK             0x0000000f
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_KvcoCal_SHIFT            0
#define BCHP_RF_VCO_CTL1_ZIGReg_SYNTH_VCO_KvcoCal_DEFAULT          0x00000008

/***************************************************************************
 *VCO_CTL2 - VCO fbcurtrim, swKvco
 ***************************************************************************/
/* RF :: VCO_CTL2 :: RSVD2 [31:11] */
#define BCHP_RF_VCO_CTL2_RSVD2_MASK                                0xfffff800
#define BCHP_RF_VCO_CTL2_RSVD2_SHIFT                               11
#define BCHP_RF_VCO_CTL2_RSVD2_DEFAULT                             0x00000000

/* RF :: VCO_CTL2 :: ZIGDyn_SYNTH_PLL_cal_en_ovr [10:10] */
#define BCHP_RF_VCO_CTL2_ZIGDyn_SYNTH_PLL_cal_en_ovr_MASK          0x00000400
#define BCHP_RF_VCO_CTL2_ZIGDyn_SYNTH_PLL_cal_en_ovr_SHIFT         10
#define BCHP_RF_VCO_CTL2_ZIGDyn_SYNTH_PLL_cal_en_ovr_DEFAULT       0x00000000

/* RF :: VCO_CTL2 :: ZIGDyn_SYNTH_PLL_cal_en [09:09] */
#define BCHP_RF_VCO_CTL2_ZIGDyn_SYNTH_PLL_cal_en_MASK              0x00000200
#define BCHP_RF_VCO_CTL2_ZIGDyn_SYNTH_PLL_cal_en_SHIFT             9
#define BCHP_RF_VCO_CTL2_ZIGDyn_SYNTH_PLL_cal_en_DEFAULT           0x00000000

/* RF :: VCO_CTL2 :: ZIGReg_SYNTH_VCO_RC [08:07] */
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_RC_MASK                  0x00000180
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_RC_SHIFT                 7
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_RC_DEFAULT               0x00000000

/* RF :: VCO_CTL2 :: ZIGReg_SYNTH_VCO_fbcur_trim [06:05] */
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_fbcur_trim_MASK          0x00000060
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_fbcur_trim_SHIFT         5
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_fbcur_trim_DEFAULT       0x00000000

/* RF :: VCO_CTL2 :: ZIGReg_SYNTH_VCO_swKvco [04:00] */
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_swKvco_MASK              0x0000001f
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_swKvco_SHIFT             0
#define BCHP_RF_VCO_CTL2_ZIGReg_SYNTH_VCO_swKvco_DEFAULT           0x00000010

/***************************************************************************
 *RF_RCRCAL_CTL - RCRCAL Control
 ***************************************************************************/
/* RF :: RF_RCRCAL_CTL :: RSVD [31:13] */
#define BCHP_RF_RF_RCRCAL_CTL_RSVD_MASK                            0xffffe000
#define BCHP_RF_RF_RCRCAL_CTL_RSVD_SHIFT                           13
#define BCHP_RF_RF_RCRCAL_CTL_RSVD_DEFAULT                         0x00000000

/* RF :: RF_RCRCAL_CTL :: ZIGReg_RCRCAL_Counter_reset [12:12] */
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_Counter_reset_MASK     0x00001000
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_Counter_reset_SHIFT    12
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_Counter_reset_DEFAULT  0x00000001

/* RF :: RF_RCRCAL_CTL :: ZIGReg_RCRCAL_Counter_ctrl [11:10] */
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_Counter_ctrl_MASK      0x00000c00
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_Counter_ctrl_SHIFT     10
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_Counter_ctrl_DEFAULT   0x00000000

/* RF :: RF_RCRCAL_CTL :: RSVD1 [09:09] */
#define BCHP_RF_RF_RCRCAL_CTL_RSVD1_MASK                           0x00000200
#define BCHP_RF_RF_RCRCAL_CTL_RSVD1_SHIFT                          9
#define BCHP_RF_RF_RCRCAL_CTL_RSVD1_DEFAULT                        0x00000000

/* RF :: RF_RCRCAL_CTL :: ZIGReg_RCRCAL_LPO_mcap [08:08] */
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_mcap_MASK          0x00000100
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_mcap_SHIFT         8
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_mcap_DEFAULT       0x00000001

/* RF :: RF_RCRCAL_CTL :: ZIGReg_RCRCAL_LPO_mode [07:07] */
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_mode_MASK          0x00000080
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_mode_SHIFT         7
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_mode_DEFAULT       0x00000001

/* RF :: RF_RCRCAL_CTL :: ZIGReg_RCRCAL_LPO_RCcode [06:00] */
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_RCcode_MASK        0x0000007f
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_RCcode_SHIFT       0
#define BCHP_RF_RF_RCRCAL_CTL_ZIGReg_RCRCAL_LPO_RCcode_DEFAULT     0x0000007f

/***************************************************************************
 *RF_RCRCAL_STATUS - RCRCAL Status
 ***************************************************************************/
/* RF :: RF_RCRCAL_STATUS :: RSVD [31:16] */
#define BCHP_RF_RF_RCRCAL_STATUS_RSVD_MASK                         0xffff0000
#define BCHP_RF_RF_RCRCAL_STATUS_RSVD_SHIFT                        16
#define BCHP_RF_RF_RCRCAL_STATUS_RSVD_DEFAULT                      0x00000000

/* RF :: RF_RCRCAL_STATUS :: ZIGReg_RCRCAL_count [15:00] */
#define BCHP_RF_RF_RCRCAL_STATUS_ZIGReg_RCRCAL_count_MASK          0x0000ffff
#define BCHP_RF_RF_RCRCAL_STATUS_ZIGReg_RCRCAL_count_SHIFT         0
#define BCHP_RF_RF_RCRCAL_STATUS_ZIGReg_RCRCAL_count_DEFAULT       0x00000000

/***************************************************************************
 *RF_LNLDO_CTL - LNLDO Control
 ***************************************************************************/
/* RF :: RF_LNLDO_CTL :: RSVD2 [31:26] */
#define BCHP_RF_RF_LNLDO_CTL_RSVD2_MASK                            0xfc000000
#define BCHP_RF_RF_LNLDO_CTL_RSVD2_SHIFT                           26
#define BCHP_RF_RF_LNLDO_CTL_RSVD2_DEFAULT                         0x00000000

/* RF :: RF_LNLDO_CTL :: ZIGReg_LNLDO_pwrdn [25:25] */
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_pwrdn_MASK               0x02000000
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_pwrdn_SHIFT              25
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_pwrdn_DEFAULT            0x00000001

/* RF :: RF_LNLDO_CTL :: ZIGReg_LNLDO_vregcntol_en [24:24] */
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_vregcntol_en_MASK        0x01000000
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_vregcntol_en_SHIFT       24
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_vregcntol_en_DEFAULT     0x00000000

/* RF :: RF_LNLDO_CTL :: RSVD1 [23:19] */
#define BCHP_RF_RF_LNLDO_CTL_RSVD1_MASK                            0x00f80000
#define BCHP_RF_RF_LNLDO_CTL_RSVD1_SHIFT                           19
#define BCHP_RF_RF_LNLDO_CTL_RSVD1_DEFAULT                         0x00000000

/* RF :: RF_LNLDO_CTL :: ZIGReg_LNLDO_vregcntl [18:00] */
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_vregcntl_MASK            0x0007ffff
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_vregcntl_SHIFT           0
#define BCHP_RF_RF_LNLDO_CTL_ZIGReg_LNLDO_vregcntl_DEFAULT         0x00000000

/***************************************************************************
 *RF_PLL_STATUS - PLL thdet
 ***************************************************************************/
/* RF :: RF_PLL_STATUS :: RSVD [31:04] */
#define BCHP_RF_RF_PLL_STATUS_RSVD_MASK                            0xfffffff0
#define BCHP_RF_RF_PLL_STATUS_RSVD_SHIFT                           4
#define BCHP_RF_RF_PLL_STATUS_RSVD_DEFAULT                         0x00000000

/* RF :: RF_PLL_STATUS :: PLL_LOCK [03:03] */
#define BCHP_RF_RF_PLL_STATUS_PLL_LOCK_MASK                        0x00000008
#define BCHP_RF_RF_PLL_STATUS_PLL_LOCK_SHIFT                       3
#define BCHP_RF_RF_PLL_STATUS_PLL_LOCK_DEFAULT                     0x00000000

/* RF :: RF_PLL_STATUS :: KVCO_DONE [02:02] */
#define BCHP_RF_RF_PLL_STATUS_KVCO_DONE_MASK                       0x00000004
#define BCHP_RF_RF_PLL_STATUS_KVCO_DONE_SHIFT                      2
#define BCHP_RF_RF_PLL_STATUS_KVCO_DONE_DEFAULT                    0x00000000

/* RF :: RF_PLL_STATUS :: ZIGReg_SYNTH_PLL_thdet [01:00] */
#define BCHP_RF_RF_PLL_STATUS_ZIGReg_SYNTH_PLL_thdet_MASK          0x00000003
#define BCHP_RF_RF_PLL_STATUS_ZIGReg_SYNTH_PLL_thdet_SHIFT         0
#define BCHP_RF_RF_PLL_STATUS_ZIGReg_SYNTH_PLL_thdet_DEFAULT       0x00000000

/***************************************************************************
 *RF_WRSSI_SATDET - RX WRSSI and Saturation Detector Control
 ***************************************************************************/
/* RF :: RF_WRSSI_SATDET :: RSVD [31:15] */
#define BCHP_RF_RF_WRSSI_SATDET_RSVD_MASK                          0xffff8000
#define BCHP_RF_RF_WRSSI_SATDET_RSVD_SHIFT                         15
#define BCHP_RF_RF_WRSSI_SATDET_RSVD_DEFAULT                       0x00000000

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_SAT_vthH [14:12] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_vthH_MASK            0x00007000
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_vthH_SHIFT           12
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_vthH_DEFAULT         0x00000003

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_SAT_vthL [11:09] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_vthL_MASK            0x00000e00
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_vthL_SHIFT           9
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_vthL_DEFAULT         0x00000003

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_SAT_sel [08:07] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_sel_MASK             0x00000180
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_sel_SHIFT            7
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_sel_DEFAULT          0x00000000

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_SAT_pwrdn [06:06] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_pwrdn_MASK           0x00000040
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_pwrdn_SHIFT          6
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_SAT_pwrdn_DEFAULT        0x00000001

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_WRSSI_vthH [05:04] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_vthH_MASK          0x00000030
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_vthH_SHIFT         4
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_vthH_DEFAULT       0x00000001

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_WRSSI_vthL [03:02] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_vthL_MASK          0x0000000c
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_vthL_SHIFT         2
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_vthL_DEFAULT       0x00000001

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_WRSSI_pkdet_bias [01:01] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_pkdet_bias_MASK    0x00000002
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_pkdet_bias_SHIFT   1
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_pkdet_bias_DEFAULT 0x00000000

/* RF :: RF_WRSSI_SATDET :: ZIGReg_RX_WRSSI_pwrdn [00:00] */
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_pwrdn_MASK         0x00000001
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_pwrdn_SHIFT        0
#define BCHP_RF_RF_WRSSI_SATDET_ZIGReg_RX_WRSSI_pwrdn_DEFAULT      0x00000001

/***************************************************************************
 *RF_TMON - T Monitor Control
 ***************************************************************************/
/* RF :: RF_TMON :: RSVD [31:05] */
#define BCHP_RF_RF_TMON_RSVD_MASK                                  0xffffffe0
#define BCHP_RF_RF_TMON_RSVD_SHIFT                                 5
#define BCHP_RF_RF_TMON_RSVD_DEFAULT                               0x00000000

/* RF :: RF_TMON :: ZIGReg_TMON_pwrdn [04:04] */
#define BCHP_RF_RF_TMON_ZIGReg_TMON_pwrdn_MASK                     0x00000010
#define BCHP_RF_RF_TMON_ZIGReg_TMON_pwrdn_SHIFT                    4
#define BCHP_RF_RF_TMON_ZIGReg_TMON_pwrdn_DEFAULT                  0x00000001

/* RF :: RF_TMON :: ZIGReg_TMON_ADC_resetb [03:03] */
#define BCHP_RF_RF_TMON_ZIGReg_TMON_ADC_resetb_MASK                0x00000008
#define BCHP_RF_RF_TMON_ZIGReg_TMON_ADC_resetb_SHIFT               3
#define BCHP_RF_RF_TMON_ZIGReg_TMON_ADC_resetb_DEFAULT             0x00000001

/* RF :: RF_TMON :: ZIGReg_TMON_ctrl [02:00] */
#define BCHP_RF_RF_TMON_ZIGReg_TMON_ctrl_MASK                      0x00000007
#define BCHP_RF_RF_TMON_ZIGReg_TMON_ctrl_SHIFT                     0
#define BCHP_RF_RF_TMON_ZIGReg_TMON_ctrl_DEFAULT                   0x00000000

/***************************************************************************
 *RF_TMON_STATUS - T Monitor Status
 ***************************************************************************/
/* RF :: RF_TMON_STATUS :: RSVD [31:11] */
#define BCHP_RF_RF_TMON_STATUS_RSVD_MASK                           0xfffff800
#define BCHP_RF_RF_TMON_STATUS_RSVD_SHIFT                          11
#define BCHP_RF_RF_TMON_STATUS_RSVD_DEFAULT                        0x00000000

/* RF :: RF_TMON_STATUS :: ZIGReg_TMON_ADC_data [10:01] */
#define BCHP_RF_RF_TMON_STATUS_ZIGReg_TMON_ADC_data_MASK           0x000007fe
#define BCHP_RF_RF_TMON_STATUS_ZIGReg_TMON_ADC_data_SHIFT          1
#define BCHP_RF_RF_TMON_STATUS_ZIGReg_TMON_ADC_data_DEFAULT        0x00000000

/* RF :: RF_TMON_STATUS :: ZIGReg_TMON_ADC_strobe [00:00] */
#define BCHP_RF_RF_TMON_STATUS_ZIGReg_TMON_ADC_strobe_MASK         0x00000001
#define BCHP_RF_RF_TMON_STATUS_ZIGReg_TMON_ADC_strobe_SHIFT        0
#define BCHP_RF_RF_TMON_STATUS_ZIGReg_TMON_ADC_strobe_DEFAULT      0x00000000

/***************************************************************************
 *RF_TEST - Test Control Register
 ***************************************************************************/
/* RF :: RF_TEST :: RSVD [31:10] */
#define BCHP_RF_RF_TEST_RSVD_MASK                                  0xfffffc00
#define BCHP_RF_RF_TEST_RSVD_SHIFT                                 10
#define BCHP_RF_RF_TEST_RSVD_DEFAULT                               0x00000000

/* RF :: RF_TEST :: ZIGReg_RCRCAL_LPO_EnOut [09:09] */
#define BCHP_RF_RF_TEST_ZIGReg_RCRCAL_LPO_EnOut_MASK               0x00000200
#define BCHP_RF_RF_TEST_ZIGReg_RCRCAL_LPO_EnOut_SHIFT              9
#define BCHP_RF_RF_TEST_ZIGReg_RCRCAL_LPO_EnOut_DEFAULT            0x00000000

/* RF :: RF_TEST :: ZIGReg_TEST_enable_BG_cal26uA [08:08] */
#define BCHP_RF_RF_TEST_ZIGReg_TEST_enable_BG_cal26uA_MASK         0x00000100
#define BCHP_RF_RF_TEST_ZIGReg_TEST_enable_BG_cal26uA_SHIFT        8
#define BCHP_RF_RF_TEST_ZIGReg_TEST_enable_BG_cal26uA_DEFAULT      0x00000000

/* RF :: RF_TEST :: ZIGReg_RX_BPF_test_ah [07:07] */
#define BCHP_RF_RF_TEST_ZIGReg_RX_BPF_test_ah_MASK                 0x00000080
#define BCHP_RF_RF_TEST_ZIGReg_RX_BPF_test_ah_SHIFT                7
#define BCHP_RF_RF_TEST_ZIGReg_RX_BPF_test_ah_DEFAULT              0x00000000

/* RF :: RF_TEST :: ZIGReg_RX_LNA2_test_ah [06:06] */
#define BCHP_RF_RF_TEST_ZIGReg_RX_LNA2_test_ah_MASK                0x00000040
#define BCHP_RF_RF_TEST_ZIGReg_RX_LNA2_test_ah_SHIFT               6
#define BCHP_RF_RF_TEST_ZIGReg_RX_LNA2_test_ah_DEFAULT             0x00000000

/* RF :: RF_TEST :: ZIGReg_RX_MX_test_ah [05:05] */
#define BCHP_RF_RF_TEST_ZIGReg_RX_MX_test_ah_MASK                  0x00000020
#define BCHP_RF_RF_TEST_ZIGReg_RX_MX_test_ah_SHIFT                 5
#define BCHP_RF_RF_TEST_ZIGReg_RX_MX_test_ah_DEFAULT               0x00000000

/* RF :: RF_TEST :: ZIGReg_RX_ADC_test_ah [04:04] */
#define BCHP_RF_RF_TEST_ZIGReg_RX_ADC_test_ah_MASK                 0x00000010
#define BCHP_RF_RF_TEST_ZIGReg_RX_ADC_test_ah_SHIFT                4
#define BCHP_RF_RF_TEST_ZIGReg_RX_ADC_test_ah_DEFAULT              0x00000000

/* RF :: RF_TEST :: ZIGReg_RX_ADC_tbuffer_pwrdn [03:03] */
#define BCHP_RF_RF_TEST_ZIGReg_RX_ADC_tbuffer_pwrdn_MASK           0x00000008
#define BCHP_RF_RF_TEST_ZIGReg_RX_ADC_tbuffer_pwrdn_SHIFT          3
#define BCHP_RF_RF_TEST_ZIGReg_RX_ADC_tbuffer_pwrdn_DEFAULT        0x00000001

/* RF :: RF_TEST :: ZIGReg_RX_testi_ah [02:02] */
#define BCHP_RF_RF_TEST_ZIGReg_RX_testi_ah_MASK                    0x00000004
#define BCHP_RF_RF_TEST_ZIGReg_RX_testi_ah_SHIFT                   2
#define BCHP_RF_RF_TEST_ZIGReg_RX_testi_ah_DEFAULT                 0x00000000

/* RF :: RF_TEST :: ZIGReg_SYNTH_PLL_LFtest_en [01:01] */
#define BCHP_RF_RF_TEST_ZIGReg_SYNTH_PLL_LFtest_en_MASK            0x00000002
#define BCHP_RF_RF_TEST_ZIGReg_SYNTH_PLL_LFtest_en_SHIFT           1
#define BCHP_RF_RF_TEST_ZIGReg_SYNTH_PLL_LFtest_en_DEFAULT         0x00000000

/* RF :: RF_TEST :: ZIGReg_SYNTH_PLL_ckXOR_tp_en [00:00] */
#define BCHP_RF_RF_TEST_ZIGReg_SYNTH_PLL_ckXOR_tp_en_MASK          0x00000001
#define BCHP_RF_RF_TEST_ZIGReg_SYNTH_PLL_ckXOR_tp_en_SHIFT         0
#define BCHP_RF_RF_TEST_ZIGReg_SYNTH_PLL_ckXOR_tp_en_DEFAULT       0x00000000

/***************************************************************************
 *RF_BG_SPARE - RF_BG_SPARE
 ***************************************************************************/
/* RF :: RF_BG_SPARE :: RSVD [31:16] */
#define BCHP_RF_RF_BG_SPARE_RSVD_MASK                              0xffff0000
#define BCHP_RF_RF_BG_SPARE_RSVD_SHIFT                             16
#define BCHP_RF_RF_BG_SPARE_RSVD_DEFAULT                           0x00000000

/* RF :: RF_BG_SPARE :: ZIGReg_BG_spare [15:00] */
#define BCHP_RF_RF_BG_SPARE_ZIGReg_BG_spare_MASK                   0x0000ffff
#define BCHP_RF_RF_BG_SPARE_ZIGReg_BG_spare_SHIFT                  0
#define BCHP_RF_RF_BG_SPARE_ZIGReg_BG_spare_DEFAULT                0x00000000

/***************************************************************************
 *ZIG_CTL_SPARE1 - ZIG_CTL_SPARE1 - used for ZIGReg_SYNTH_CLKEDGE_SEL and ZIGReg_SYNTH_ck2auxpll_dr,pwrdn
 ***************************************************************************/
/* RF :: ZIG_CTL_SPARE1 :: RSVD [31:04] */
#define BCHP_RF_ZIG_CTL_SPARE1_RSVD_MASK                           0xfffffff0
#define BCHP_RF_ZIG_CTL_SPARE1_RSVD_SHIFT                          4
#define BCHP_RF_ZIG_CTL_SPARE1_RSVD_DEFAULT                        0x00000000

/* RF :: ZIG_CTL_SPARE1 :: ZIGReg_SYNTH_ck2auxpll_pwrdn [03:03] */
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_ck2auxpll_pwrdn_MASK   0x00000008
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_ck2auxpll_pwrdn_SHIFT  3
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_ck2auxpll_pwrdn_DEFAULT 0x00000000

/* RF :: ZIG_CTL_SPARE1 :: ZIGReg_SYNTH_ck2auxpll_dr [02:01] */
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_ck2auxpll_dr_MASK      0x00000006
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_ck2auxpll_dr_SHIFT     1
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_ck2auxpll_dr_DEFAULT   0x00000000

/* RF :: ZIG_CTL_SPARE1 :: ZIGReg_SYNTH_CLKEDGE_SEL [00:00] */
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_CLKEDGE_SEL_MASK       0x00000001
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_CLKEDGE_SEL_SHIFT      0
#define BCHP_RF_ZIG_CTL_SPARE1_ZIGReg_SYNTH_CLKEDGE_SEL_DEFAULT    0x00000000

/***************************************************************************
 *ZIG_CTL_SPARE2 - ZIG_CTL_SPARE2 - used for ADC offset controls and ADC dither controls
 ***************************************************************************/
/* RF :: ZIG_CTL_SPARE2 :: RSVD [31:31] */
#define BCHP_RF_ZIG_CTL_SPARE2_RSVD_MASK                           0x80000000
#define BCHP_RF_ZIG_CTL_SPARE2_RSVD_SHIFT                          31
#define BCHP_RF_ZIG_CTL_SPARE2_RSVD_DEFAULT                        0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_dither_clk_edge_sel [30:30] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_clk_edge_sel_MASK 0x40000000
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_clk_edge_sel_SHIFT 30
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_clk_edge_sel_DEFAULT 0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_dither_ctrl [29:26] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_ctrl_MASK      0x3c000000
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_ctrl_SHIFT     26
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_ctrl_DEFAULT   0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_dither_en [25:25] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_en_MASK        0x02000000
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_en_SHIFT       25
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_en_DEFAULT     0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_dither_rstn [24:24] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_rstn_MASK      0x01000000
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_rstn_SHIFT     24
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_dither_rstn_DEFAULT   0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_offst_IN_en [23:23] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IN_en_MASK      0x00800000
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IN_en_SHIFT     23
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IN_en_DEFAULT   0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_offst_IP_en [22:22] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IP_en_MASK      0x00400000
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IP_en_SHIFT     22
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IP_en_DEFAULT   0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_offst_IN [21:11] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IN_MASK         0x003ff800
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IN_SHIFT        11
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IN_DEFAULT      0x00000000

/* RF :: ZIG_CTL_SPARE2 :: ZIGReg_RX_ADC_offst_IP [10:00] */
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IP_MASK         0x000007ff
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IP_SHIFT        0
#define BCHP_RF_ZIG_CTL_SPARE2_ZIGReg_RX_ADC_offst_IP_DEFAULT      0x00000000

/***************************************************************************
 *ZIG_CTL_SPARE3 - ZIG_CTL_SPARE3 - used for ADC offset controls
 ***************************************************************************/
/* RF :: ZIG_CTL_SPARE3 :: RSVD [31:24] */
#define BCHP_RF_ZIG_CTL_SPARE3_RSVD_MASK                           0xff000000
#define BCHP_RF_ZIG_CTL_SPARE3_RSVD_SHIFT                          24
#define BCHP_RF_ZIG_CTL_SPARE3_RSVD_DEFAULT                        0x00000000

/* RF :: ZIG_CTL_SPARE3 :: ZIGReg_RX_ADC_offst_QN_en [23:23] */
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QN_en_MASK      0x00800000
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QN_en_SHIFT     23
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QN_en_DEFAULT   0x00000000

/* RF :: ZIG_CTL_SPARE3 :: ZIGReg_RX_ADC_offst_QP_en [22:22] */
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QP_en_MASK      0x00400000
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QP_en_SHIFT     22
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QP_en_DEFAULT   0x00000000

/* RF :: ZIG_CTL_SPARE3 :: ZIGReg_RX_ADC_offst_QN [21:11] */
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QN_MASK         0x003ff800
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QN_SHIFT        11
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QN_DEFAULT      0x00000000

/* RF :: ZIG_CTL_SPARE3 :: ZIGReg_RX_ADC_offst_QP [10:00] */
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QP_MASK         0x000007ff
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QP_SHIFT        0
#define BCHP_RF_ZIG_CTL_SPARE3_ZIGReg_RX_ADC_offst_QP_DEFAULT      0x00000000

/***************************************************************************
 *ZIG_CTL_SPARE4 - ZIG_CTL_SPARE4 - used for AUXPLL controls
 ***************************************************************************/
/* RF :: ZIG_CTL_SPARE4 :: RSVD [31:31] */
#define BCHP_RF_ZIG_CTL_SPARE4_RSVD_MASK                           0x80000000
#define BCHP_RF_ZIG_CTL_SPARE4_RSVD_SHIFT                          31
#define BCHP_RF_ZIG_CTL_SPARE4_RSVD_DEFAULT                        0x00000000

/* RF :: ZIG_CTL_SPARE4 :: ZIGReg_TX_MUX_0FreqM_1AUXPLL [30:30] */
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_TX_MUX_0FreqM_1AUXPLL_MASK   0x40000000
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_TX_MUX_0FreqM_1AUXPLL_SHIFT  30
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_TX_MUX_0FreqM_1AUXPLL_DEFAULT 0x00000000

/* RF :: ZIG_CTL_SPARE4 :: ZIGDyn_AUXPLL_pwrdn [29:29] */
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGDyn_AUXPLL_pwrdn_MASK            0x20000000
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGDyn_AUXPLL_pwrdn_SHIFT           29
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGDyn_AUXPLL_pwrdn_DEFAULT         0x00000000

/* RF :: ZIG_CTL_SPARE4 :: ZIGReg_AUXPLL_div4en [28:28] */
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_div4en_MASK           0x10000000
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_div4en_SHIFT          28
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_div4en_DEFAULT        0x00000000

/* RF :: ZIG_CTL_SPARE4 :: ZIGReg_AUXPLL_vco_cap [27:24] */
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_vco_cap_MASK          0x0f000000
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_vco_cap_SHIFT         24
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_vco_cap_DEFAULT       0x00000000

/* RF :: ZIG_CTL_SPARE4 :: ZIGReg_AUXPLL_thdet_vL [23:16] */
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_thdet_vL_MASK         0x00ff0000
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_thdet_vL_SHIFT        16
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_thdet_vL_DEFAULT      0x00000000

/* RF :: ZIG_CTL_SPARE4 :: ZIGReg_AUXPLL_thdet_vH [15:08] */
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_thdet_vH_MASK         0x0000ff00
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_thdet_vH_SHIFT        8
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_thdet_vH_DEFAULT      0x00000000

/* RF :: ZIG_CTL_SPARE4 :: ZIGReg_AUXPLL_mmd [07:00] */
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_mmd_MASK              0x000000ff
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_mmd_SHIFT             0
#define BCHP_RF_ZIG_CTL_SPARE4_ZIGReg_AUXPLL_mmd_DEFAULT           0x00000000

/***************************************************************************
 *ZIG_STATUS_SPARE1 - ZIG_STATUS_SPARE1 - used for ZIGReg_AUXPLL_thdet
 ***************************************************************************/
/* RF :: ZIG_STATUS_SPARE1 :: RSVD [31:02] */
#define BCHP_RF_ZIG_STATUS_SPARE1_RSVD_MASK                        0xfffffffc
#define BCHP_RF_ZIG_STATUS_SPARE1_RSVD_SHIFT                       2
#define BCHP_RF_ZIG_STATUS_SPARE1_RSVD_DEFAULT                     0x00000000

/* RF :: ZIG_STATUS_SPARE1 :: ZIGReg_AUXPLL_thdet [01:00] */
#define BCHP_RF_ZIG_STATUS_SPARE1_ZIGReg_AUXPLL_thdet_MASK         0x00000003
#define BCHP_RF_ZIG_STATUS_SPARE1_ZIGReg_AUXPLL_thdet_SHIFT        0
#define BCHP_RF_ZIG_STATUS_SPARE1_ZIGReg_AUXPLL_thdet_DEFAULT      0x00000000

/***************************************************************************
 *ZIG_STATUS_SPARE2 - ZIG_STATUS_SPARE2
 ***************************************************************************/
/* RF :: ZIG_STATUS_SPARE2 :: RSVD [31:04] */
#define BCHP_RF_ZIG_STATUS_SPARE2_RSVD_MASK                        0xfffffff0
#define BCHP_RF_ZIG_STATUS_SPARE2_RSVD_SHIFT                       4
#define BCHP_RF_ZIG_STATUS_SPARE2_RSVD_DEFAULT                     0x00000000

/* RF :: ZIG_STATUS_SPARE2 :: ZIG28_revid [03:00] */
#define BCHP_RF_ZIG_STATUS_SPARE2_ZIG28_revid_MASK                 0x0000000f
#define BCHP_RF_ZIG_STATUS_SPARE2_ZIG28_revid_SHIFT                0
#define BCHP_RF_ZIG_STATUS_SPARE2_ZIG28_revid_DEFAULT              0x00000000

#endif /* #ifndef BCHP_RF_H__ */

/* End of File */
