// Seed: 3877299170
module module_0 #(
    parameter id_2 = 32'd16
) (
    id_1
);
  input wire id_1;
  wire _id_2;
  if (1) reg id_3;
  else assign id_2 = id_1;
  wire id_4;
  assign id_4 = id_2;
  initial id_3 <= -1;
  logic id_5[1  -  id_2 : id_2];
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 (id_1);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_14;
  ;
  assign id_10 = id_12;
  initial $signed(57);
  ;
  logic id_15 = id_6;
  specify
    (posedge id_16 => (id_17 -: id_12[-1 :-1])) = (id_5, id_16);
  endspecify
endmodule
