

================================================================
== Vivado HLS Report for 'dense_resource_0_0_3'
================================================================
* Date:           Fri Aug 19 15:50:45 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_9_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_9_V_read)" [./example.h:240]   --->   Operation 3 'read' 'data_9_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_8_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_8_V_read)" [./example.h:240]   --->   Operation 4 'read' 'data_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_7_V_read12 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:240]   --->   Operation 5 'read' 'data_7_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_6_V_read11 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:240]   --->   Operation 6 'read' 'data_6_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_5_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:240]   --->   Operation 7 'read' 'data_5_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:240]   --->   Operation 8 'read' 'data_4_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:240]   --->   Operation 9 'read' 'data_3_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:240]   --->   Operation 10 'read' 'data_2_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:240]   --->   Operation 11 'read' 'data_1_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_0_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:240]   --->   Operation 12 'read' 'data_0_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data_0_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 13 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i14 %data_0_V_read_5 to i20" [./example.h:142->./example.h:267]   --->   Operation 14 'sext' 'sext_ln1118_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %sext_ln1118_112, 26" [./example.h:142->./example.h:267]   --->   Operation 15 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln to i14" [./example.h:142->./example.h:267]   --->   Operation 17 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i14 %data_1_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 18 'sext' 'sext_ln1118_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i14 %data_1_V_read_5 to i20" [./example.h:142->./example.h:267]   --->   Operation 19 'sext' 'sext_ln1118_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_71 = mul i21 %sext_ln1118_113, -54" [./example.h:142->./example.h:267]   --->   Operation 20 'mul' 'mul_ln1118_71' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_71, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 21 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i14 %data_2_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 22 'sext' 'sext_ln1118_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_72 = mul i21 %sext_ln1118_115, -55" [./example.h:142->./example.h:267]   --->   Operation 23 'mul' 'mul_ln1118_72' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln708_123 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_72, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 24 'partselect' 'trunc_ln708_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i14 %data_3_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 25 'sext' 'sext_ln1118_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i14 %data_3_V_read_5 to i17" [./example.h:142->./example.h:267]   --->   Operation 26 'sext' 'sext_ln1118_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i14 %data_3_V_read_5 to i20" [./example.h:142->./example.h:267]   --->   Operation 27 'sext' 'sext_ln1118_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i14 %data_3_V_read_5 to i19" [./example.h:142->./example.h:267]   --->   Operation 28 'sext' 'sext_ln1118_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_73 = mul i21 %sext_ln1118_116, 50" [./example.h:142->./example.h:267]   --->   Operation 29 'mul' 'mul_ln1118_73' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_124 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_73, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 30 'partselect' 'trunc_ln708_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i14 %data_4_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 31 'sext' 'sext_ln1118_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i14 %data_4_V_read_5 to i17" [./example.h:142->./example.h:267]   --->   Operation 32 'sext' 'sext_ln1118_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i14 %data_4_V_read_5 to i18" [./example.h:142->./example.h:267]   --->   Operation 33 'sext' 'sext_ln1118_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i14 %data_4_V_read_5 to i20" [./example.h:142->./example.h:267]   --->   Operation 34 'sext' 'sext_ln1118_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_5, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i17 %shl_ln to i18" [./example.h:142->./example.h:267]   --->   Operation 36 'sext' 'sext_ln1118_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.59ns)   --->   "%sub_ln1118 = sub i18 0, %sext_ln1118_124" [./example.h:142->./example.h:267]   --->   Operation 37 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln708_125 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 38 'partselect' 'trunc_ln708_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln708_83 = sext i11 %trunc_ln708_125 to i14" [./example.h:142->./example.h:267]   --->   Operation 39 'sext' 'sext_ln708_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i14 %data_5_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 40 'sext' 'sext_ln1118_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i14 %data_5_V_read_5 to i20" [./example.h:142->./example.h:267]   --->   Operation 41 'sext' 'sext_ln1118_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_74 = mul i21 %sext_ln1118_125, 94" [./example.h:142->./example.h:267]   --->   Operation 42 'mul' 'mul_ln1118_74' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_126 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_74, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 43 'partselect' 'trunc_ln708_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i14 %data_6_V_read11 to i21" [./example.h:142->./example.h:267]   --->   Operation 44 'sext' 'sext_ln1118_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_75 = mul i21 %sext_ln1118_127, 78" [./example.h:142->./example.h:267]   --->   Operation 45 'mul' 'mul_ln1118_75' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln708_127 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_75, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 46 'partselect' 'trunc_ln708_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i14 %data_7_V_read12 to i21" [./example.h:142->./example.h:267]   --->   Operation 47 'sext' 'sext_ln1118_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_76 = mul i21 %sext_ln1118_128, -142" [./example.h:142->./example.h:267]   --->   Operation 48 'mul' 'mul_ln1118_76' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_128 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_76, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 49 'partselect' 'trunc_ln708_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i14 %data_8_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 50 'sext' 'sext_ln1118_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i14 %data_8_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 51 'sext' 'sext_ln1118_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_77 = mul i21 %sext_ln1118_129, 57" [./example.h:142->./example.h:267]   --->   Operation 52 'mul' 'mul_ln1118_77' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_129 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_77, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 53 'partselect' 'trunc_ln708_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i14 %data_9_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 54 'sext' 'sext_ln1118_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_78 = mul i21 %sext_ln1118_131, -98" [./example.h:142->./example.h:267]   --->   Operation 55 'mul' 'mul_ln1118_78' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_130 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_78, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 56 'partselect' 'trunc_ln708_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.55ns)   --->   "%add_ln703 = add i14 %trunc_ln708_s, %sext_ln708" [./example.h:267]   --->   Operation 57 'add' 'add_ln703' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.55ns)   --->   "%add_ln703_151 = add i14 %sext_ln708_83, %trunc_ln708_124" [./example.h:267]   --->   Operation 58 'add' 'add_ln703_151' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_152 = add i14 %trunc_ln708_123, %add_ln703_151" [./example.h:267]   --->   Operation 59 'add' 'add_ln703_152' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_153 = add i14 %add_ln703, %add_ln703_152" [./example.h:267]   --->   Operation 60 'add' 'add_ln703_153' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_154 = add i14 %trunc_ln708_128, %trunc_ln708_127" [./example.h:267]   --->   Operation 61 'add' 'add_ln703_154' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_155 = add i14 %trunc_ln708_126, %add_ln703_154" [./example.h:267]   --->   Operation 62 'add' 'add_ln703_155' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_156 = add i14 %trunc_ln708_130, 100" [./example.h:267]   --->   Operation 63 'add' 'add_ln703_156' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_157 = add i14 %trunc_ln708_129, %add_ln703_156" [./example.h:267]   --->   Operation 64 'add' 'add_ln703_157' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_79 = mul i21 %sext_ln1118, 110" [./example.h:142->./example.h:267]   --->   Operation 65 'mul' 'mul_ln1118_79' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_131 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_79, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 66 'partselect' 'trunc_ln708_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_80 = mul i21 %sext_ln1118_113, -50" [./example.h:142->./example.h:267]   --->   Operation 67 'mul' 'mul_ln1118_80' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln708_132 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_80, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 68 'partselect' 'trunc_ln708_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_81 = mul i21 %sext_ln1118_115, 177" [./example.h:142->./example.h:267]   --->   Operation 69 'mul' 'mul_ln1118_81' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_133 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_81, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 70 'partselect' 'trunc_ln708_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_82 = mul i20 %sext_ln1118_118, -23" [./example.h:142->./example.h:267]   --->   Operation 71 'mul' 'mul_ln1118_82' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_134 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_82, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 72 'partselect' 'trunc_ln708_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln708_84 = sext i13 %trunc_ln708_134 to i14" [./example.h:142->./example.h:267]   --->   Operation 73 'sext' 'sext_ln708_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_83 = mul i20 %sext_ln1118_123, 19" [./example.h:142->./example.h:267]   --->   Operation 74 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_135 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_83, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 75 'partselect' 'trunc_ln708_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln708_85 = sext i13 %trunc_ln708_135 to i14" [./example.h:142->./example.h:267]   --->   Operation 76 'sext' 'sext_ln708_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_84 = mul i21 %sext_ln1118_125, -67" [./example.h:142->./example.h:267]   --->   Operation 77 'mul' 'mul_ln1118_84' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_136 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_84, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 78 'partselect' 'trunc_ln708_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_85 = mul i21 %sext_ln1118_127, -58" [./example.h:142->./example.h:267]   --->   Operation 79 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln708_137 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_85, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 80 'partselect' 'trunc_ln708_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_86 = mul i21 %sext_ln1118_128, 95" [./example.h:142->./example.h:267]   --->   Operation 81 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_138 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_86, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 82 'partselect' 'trunc_ln708_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_87 = mul i21 %sext_ln1118_129, -43" [./example.h:142->./example.h:267]   --->   Operation 83 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln708_139 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_87, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 84 'partselect' 'trunc_ln708_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_9_V_read_2, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 85 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.57ns)   --->   "%add_ln1118 = add i21 %sext_ln1118_131, %shl_ln1118_s" [./example.h:142->./example.h:267]   --->   Operation 86 'add' 'add_ln1118' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln708_140 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 87 'partselect' 'trunc_ln708_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.55ns)   --->   "%add_ln703_160 = add i14 %trunc_ln708_132, %trunc_ln708_131" [./example.h:267]   --->   Operation 88 'add' 'add_ln703_160' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.54ns)   --->   "%add_ln703_161 = add i14 %sext_ln708_85, %sext_ln708_84" [./example.h:267]   --->   Operation 89 'add' 'add_ln703_161' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_162 = add i14 %trunc_ln708_133, %add_ln703_161" [./example.h:267]   --->   Operation 90 'add' 'add_ln703_162' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_163 = add i14 %add_ln703_160, %add_ln703_162" [./example.h:267]   --->   Operation 91 'add' 'add_ln703_163' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_164 = add i14 %trunc_ln708_138, %trunc_ln708_137" [./example.h:267]   --->   Operation 92 'add' 'add_ln703_164' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_165 = add i14 %trunc_ln708_136, %add_ln703_164" [./example.h:267]   --->   Operation 93 'add' 'add_ln703_165' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_166 = add i14 %trunc_ln708_140, -58" [./example.h:267]   --->   Operation 94 'add' 'add_ln703_166' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_167 = add i14 %trunc_ln708_139, %add_ln703_166" [./example.h:267]   --->   Operation 95 'add' 'add_ln703_167' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_88 = mul i21 %sext_ln1118, 90" [./example.h:142->./example.h:267]   --->   Operation 96 'mul' 'mul_ln1118_88' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_141 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_88, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 97 'partselect' 'trunc_ln708_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_89 = mul i21 %sext_ln1118_113, -70" [./example.h:142->./example.h:267]   --->   Operation 98 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln708_142 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_89, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 99 'partselect' 'trunc_ln708_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln708_143 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %data_2_V_read_5, i32 1, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 100 'partselect' 'trunc_ln708_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln708_86 = sext i13 %trunc_ln708_143 to i14" [./example.h:142->./example.h:267]   --->   Operation 101 'sext' 'sext_ln708_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_90 = mul i21 %sext_ln1118_116, 38" [./example.h:142->./example.h:267]   --->   Operation 102 'mul' 'mul_ln1118_90' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln708_144 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_90, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 103 'partselect' 'trunc_ln708_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1118_55 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_4_V_read_5, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 104 'bitconcatenate' 'shl_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i18 %shl_ln1118_55 to i19" [./example.h:142->./example.h:267]   --->   Operation 105 'sext' 'sext_ln1118_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i18 %shl_ln1118_55 to i21" [./example.h:142->./example.h:267]   --->   Operation 106 'sext' 'sext_ln1118_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1118_56 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_4_V_read_5, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 107 'bitconcatenate' 'shl_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i15 %shl_ln1118_56 to i19" [./example.h:142->./example.h:267]   --->   Operation 108 'sext' 'sext_ln1118_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.58ns)   --->   "%add_ln1118_13 = add i19 %sext_ln1118_132, %sext_ln1118_134" [./example.h:142->./example.h:267]   --->   Operation 109 'add' 'add_ln1118_13' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_145 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_13, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 110 'partselect' 'trunc_ln708_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln708_87 = sext i12 %trunc_ln708_145 to i14" [./example.h:142->./example.h:267]   --->   Operation 111 'sext' 'sext_ln708_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_91 = mul i21 %sext_ln1118_125, -74" [./example.h:142->./example.h:267]   --->   Operation 112 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln708_146 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_91, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 113 'partselect' 'trunc_ln708_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_92 = mul i21 %sext_ln1118_127, 156" [./example.h:142->./example.h:267]   --->   Operation 114 'mul' 'mul_ln1118_92' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_147 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_92, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 115 'partselect' 'trunc_ln708_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_93 = mul i21 %sext_ln1118_128, -69" [./example.h:142->./example.h:267]   --->   Operation 116 'mul' 'mul_ln1118_93' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln708_148 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_93, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 117 'partselect' 'trunc_ln708_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_94 = mul i21 %sext_ln1118_131, 50" [./example.h:142->./example.h:267]   --->   Operation 118 'mul' 'mul_ln1118_94' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln708_150 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_94, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 119 'partselect' 'trunc_ln708_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.55ns)   --->   "%add_ln703_170 = add i14 %trunc_ln708_142, %trunc_ln708_141" [./example.h:267]   --->   Operation 120 'add' 'add_ln703_170' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.55ns)   --->   "%add_ln703_171 = add i14 %sext_ln708_87, %trunc_ln708_144" [./example.h:267]   --->   Operation 121 'add' 'add_ln703_171' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_172 = add i14 %sext_ln708_86, %add_ln703_171" [./example.h:267]   --->   Operation 122 'add' 'add_ln703_172' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 123 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_173 = add i14 %add_ln703_170, %add_ln703_172" [./example.h:267]   --->   Operation 123 'add' 'add_ln703_173' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_174 = add i14 %trunc_ln708_148, %trunc_ln708_147" [./example.h:267]   --->   Operation 124 'add' 'add_ln703_174' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 125 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_175 = add i14 %trunc_ln708_146, %add_ln703_174" [./example.h:267]   --->   Operation 125 'add' 'add_ln703_175' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_95 = mul i21 %sext_ln1118, 95" [./example.h:142->./example.h:267]   --->   Operation 126 'mul' 'mul_ln1118_95' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln708_151 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_95, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 127 'partselect' 'trunc_ln708_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1118_59 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_1_V_read_5, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 128 'bitconcatenate' 'shl_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_138 = sext i18 %shl_ln1118_59 to i19" [./example.h:142->./example.h:267]   --->   Operation 129 'sext' 'sext_ln1118_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln1118_60 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_1_V_read_5, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 130 'bitconcatenate' 'shl_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_139 = sext i15 %shl_ln1118_60 to i19" [./example.h:142->./example.h:267]   --->   Operation 131 'sext' 'sext_ln1118_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.58ns)   --->   "%sub_ln1118_56 = sub i19 %sext_ln1118_138, %sext_ln1118_139" [./example.h:142->./example.h:267]   --->   Operation 132 'sub' 'sub_ln1118_56' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln708_152 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_56, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 133 'partselect' 'trunc_ln708_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln708_88 = sext i12 %trunc_ln708_152 to i14" [./example.h:142->./example.h:267]   --->   Operation 134 'sext' 'sext_ln708_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_96 = mul i21 %sext_ln1118_115, 152" [./example.h:142->./example.h:267]   --->   Operation 135 'mul' 'mul_ln1118_96' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln708_153 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_96, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 136 'partselect' 'trunc_ln708_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_97 = mul i21 %sext_ln1118_116, 85" [./example.h:142->./example.h:267]   --->   Operation 137 'mul' 'mul_ln1118_97' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln708_154 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_97, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 138 'partselect' 'trunc_ln708_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln1118_61 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_4_V_read_5, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 139 'bitconcatenate' 'shl_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118_140 = sext i20 %shl_ln1118_61 to i21" [./example.h:142->./example.h:267]   --->   Operation 140 'sext' 'sext_ln1118_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.55ns)   --->   "%sub_ln1118_57 = sub i21 %sext_ln1118_133, %sext_ln1118_140" [./example.h:142->./example.h:267]   --->   Operation 141 'sub' 'sub_ln1118_57' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln708_155 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_57, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 142 'partselect' 'trunc_ln708_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1118_62 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_5_V_read_5, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 143 'bitconcatenate' 'shl_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1118_63 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_5_V_read_5, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 144 'bitconcatenate' 'shl_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_141 = sext i19 %shl_ln1118_63 to i20" [./example.h:142->./example.h:267]   --->   Operation 145 'sext' 'sext_ln1118_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118_142 = sext i19 %shl_ln1118_63 to i21" [./example.h:142->./example.h:267]   --->   Operation 146 'sext' 'sext_ln1118_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.57ns)   --->   "%sub_ln1118_58 = sub i21 %shl_ln1118_62, %sext_ln1118_142" [./example.h:142->./example.h:267]   --->   Operation 147 'sub' 'sub_ln1118_58' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln708_156 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_58, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 148 'partselect' 'trunc_ln708_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_98 = mul i21 %sext_ln1118_127, -117" [./example.h:142->./example.h:267]   --->   Operation 149 'mul' 'mul_ln1118_98' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln708_157 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_98, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 150 'partselect' 'trunc_ln708_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_99 = mul i21 %sext_ln1118_128, 157" [./example.h:142->./example.h:267]   --->   Operation 151 'mul' 'mul_ln1118_99' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln708_158 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_99, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 152 'partselect' 'trunc_ln708_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.55ns)   --->   "%add_ln703_180 = add i14 %sext_ln708_88, %trunc_ln708_151" [./example.h:267]   --->   Operation 153 'add' 'add_ln703_180' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.55ns)   --->   "%add_ln703_181 = add i14 %trunc_ln708_155, %trunc_ln708_154" [./example.h:267]   --->   Operation 154 'add' 'add_ln703_181' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_182 = add i14 %trunc_ln708_153, %add_ln703_181" [./example.h:267]   --->   Operation 155 'add' 'add_ln703_182' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 156 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_183 = add i14 %add_ln703_180, %add_ln703_182" [./example.h:267]   --->   Operation 156 'add' 'add_ln703_183' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_184 = add i14 %trunc_ln708_158, %trunc_ln708_157" [./example.h:267]   --->   Operation 157 'add' 'add_ln703_184' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 158 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_185 = add i14 %trunc_ln708_156, %add_ln703_184" [./example.h:267]   --->   Operation 158 'add' 'add_ln703_185' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1118_68 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_0_V_read_5, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 159 'bitconcatenate' 'shl_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln1118_69 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_0_V_read_5, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 160 'bitconcatenate' 'shl_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_148 = sext i16 %shl_ln1118_69 to i21" [./example.h:142->./example.h:267]   --->   Operation 161 'sext' 'sext_ln1118_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.57ns)   --->   "%add_ln1118_15 = add i21 %shl_ln1118_68, %sext_ln1118_148" [./example.h:142->./example.h:267]   --->   Operation 162 'add' 'add_ln1118_15' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln708_161 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118_15, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 163 'partselect' 'trunc_ln708_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1118_70 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_1_V_read_5, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 164 'bitconcatenate' 'shl_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_149 = sext i19 %shl_ln1118_70 to i20" [./example.h:142->./example.h:267]   --->   Operation 165 'sext' 'sext_ln1118_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1118_71 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_5, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 166 'bitconcatenate' 'shl_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_150 = sext i17 %shl_ln1118_71 to i20" [./example.h:142->./example.h:267]   --->   Operation 167 'sext' 'sext_ln1118_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.56ns)   --->   "%sub_ln1118_60 = sub i20 %sext_ln1118_150, %sext_ln1118_149" [./example.h:142->./example.h:267]   --->   Operation 168 'sub' 'sub_ln1118_60' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_162 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_60, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 169 'partselect' 'trunc_ln708_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln708_90 = sext i13 %trunc_ln708_162 to i14" [./example.h:142->./example.h:267]   --->   Operation 170 'sext' 'sext_ln708_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_100 = mul i21 %sext_ln1118_115, 155" [./example.h:142->./example.h:267]   --->   Operation 171 'mul' 'mul_ln1118_100' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln708_163 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_100, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 172 'partselect' 'trunc_ln708_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1118_72 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_3_V_read_5, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 173 'bitconcatenate' 'shl_ln1118_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_151 = sext i16 %shl_ln1118_72 to i17" [./example.h:142->./example.h:267]   --->   Operation 174 'sext' 'sext_ln1118_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.60ns)   --->   "%add_ln1118_16 = add i17 %sext_ln1118_117, %sext_ln1118_151" [./example.h:142->./example.h:267]   --->   Operation 175 'add' 'add_ln1118_16' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %add_ln1118_16, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 176 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1118_152 = sext i10 %tmp to i12" [./example.h:142->./example.h:267]   --->   Operation 177 'sext' 'sext_ln1118_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.59ns)   --->   "%sub_ln1118_61 = sub i18 %sext_ln1118_122, %sext_ln1118_124" [./example.h:142->./example.h:267]   --->   Operation 178 'sub' 'sub_ln1118_61' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_61, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 179 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_161 = sext i11 %tmp_31 to i12" [./example.h:142->./example.h:267]   --->   Operation 180 'sext' 'sext_ln1118_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.56ns)   --->   "%sub_ln1118_62 = sub i20 0, %sext_ln1118_141" [./example.h:142->./example.h:267]   --->   Operation 181 'sub' 'sub_ln1118_62' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln708_164 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_62, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 182 'partselect' 'trunc_ln708_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln708_91 = sext i13 %trunc_ln708_164 to i14" [./example.h:142->./example.h:267]   --->   Operation 183 'sext' 'sext_ln708_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_101 = mul i21 %sext_ln1118_127, -147" [./example.h:142->./example.h:267]   --->   Operation 184 'mul' 'mul_ln1118_101' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln708_165 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_101, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 185 'partselect' 'trunc_ln708_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_102 = mul i21 %sext_ln1118_128, 100" [./example.h:142->./example.h:267]   --->   Operation 186 'mul' 'mul_ln1118_102' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln708_166 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_102, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 187 'partselect' 'trunc_ln708_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.55ns)   --->   "%add_ln703_190 = add i14 %sext_ln708_90, %trunc_ln708_161" [./example.h:267]   --->   Operation 188 'add' 'add_ln703_190' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.53ns)   --->   "%add_ln703_191 = add i12 %sext_ln1118_161, %sext_ln1118_152" [./example.h:267]   --->   Operation 189 'add' 'add_ln703_191' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %add_ln703_191 to i14" [./example.h:267]   --->   Operation 190 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_192 = add i14 %trunc_ln708_163, %sext_ln703" [./example.h:267]   --->   Operation 191 'add' 'add_ln703_192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 192 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_193 = add i14 %add_ln703_190, %add_ln703_192" [./example.h:267]   --->   Operation 192 'add' 'add_ln703_193' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_194 = add i14 %trunc_ln708_166, %trunc_ln708_165" [./example.h:267]   --->   Operation 193 'add' 'add_ln703_194' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 194 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_195 = add i14 %sext_ln708_91, %add_ln703_194" [./example.h:267]   --->   Operation 194 'add' 'add_ln703_195' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln1118_76 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_1_V_read_5, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 195 'bitconcatenate' 'shl_ln1118_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118_156 = sext i16 %shl_ln1118_76 to i19" [./example.h:142->./example.h:267]   --->   Operation 196 'sext' 'sext_ln1118_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.58ns)   --->   "%sub_ln1118_65 = sub i19 %sext_ln1118_156, %sext_ln1118_138" [./example.h:142->./example.h:267]   --->   Operation 197 'sub' 'sub_ln1118_65' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_32 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_65, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 198 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i12 %tmp_32 to i13" [./example.h:142->./example.h:267]   --->   Operation 199 'sext' 'sext_ln1118_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1118_77 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_2_V_read_5, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 200 'bitconcatenate' 'shl_ln1118_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_157 = sext i18 %shl_ln1118_77 to i21" [./example.h:142->./example.h:267]   --->   Operation 201 'sext' 'sext_ln1118_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_158 = sext i18 %shl_ln1118_77 to i19" [./example.h:142->./example.h:267]   --->   Operation 202 'sext' 'sext_ln1118_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_66 = sub i19 0, %sext_ln1118_158" [./example.h:142->./example.h:267]   --->   Operation 203 'sub' 'sub_ln1118_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1118_78 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_2_V_read_5, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 204 'bitconcatenate' 'shl_ln1118_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1118_159 = sext i15 %shl_ln1118_78 to i19" [./example.h:142->./example.h:267]   --->   Operation 205 'sext' 'sext_ln1118_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_67 = sub i19 %sub_ln1118_66, %sext_ln1118_159" [./example.h:142->./example.h:267]   --->   Operation 206 'sub' 'sub_ln1118_67' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_33 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_67, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 207 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i12 %tmp_33 to i13" [./example.h:142->./example.h:267]   --->   Operation 208 'sext' 'sext_ln1118_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln1118_79 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_3_V_read_5, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 209 'bitconcatenate' 'shl_ln1118_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118_160 = sext i15 %shl_ln1118_79 to i16" [./example.h:142->./example.h:267]   --->   Operation 210 'sext' 'sext_ln1118_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.58ns)   --->   "%sub_ln1118_68 = sub i16 0, %sext_ln1118_160" [./example.h:142->./example.h:267]   --->   Operation 211 'sub' 'sub_ln1118_68' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln708_169 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %sub_ln1118_68, i32 7, i32 15)" [./example.h:142->./example.h:267]   --->   Operation 212 'partselect' 'trunc_ln708_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln708_94 = sext i9 %trunc_ln708_169 to i14" [./example.h:142->./example.h:267]   --->   Operation 213 'sext' 'sext_ln708_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_103 = mul i20 %sext_ln1118_123, -19" [./example.h:142->./example.h:267]   --->   Operation 214 'mul' 'mul_ln1118_103' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln708_170 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_103, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 215 'partselect' 'trunc_ln708_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln708_95 = sext i13 %trunc_ln708_170 to i14" [./example.h:142->./example.h:267]   --->   Operation 216 'sext' 'sext_ln708_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_104 = mul i20 %sext_ln1118_126, -27" [./example.h:142->./example.h:267]   --->   Operation 217 'mul' 'mul_ln1118_104' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln708_171 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_104, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 218 'partselect' 'trunc_ln708_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln708_96 = sext i13 %trunc_ln708_171 to i14" [./example.h:142->./example.h:267]   --->   Operation 219 'sext' 'sext_ln708_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_105 = mul i21 %sext_ln1118_127, 105" [./example.h:142->./example.h:267]   --->   Operation 220 'mul' 'mul_ln1118_105' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln708_172 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_105, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 221 'partselect' 'trunc_ln708_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_106 = mul i21 %sext_ln1118_128, -166" [./example.h:142->./example.h:267]   --->   Operation 222 'mul' 'mul_ln1118_106' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln708_173 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_106, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 223 'partselect' 'trunc_ln708_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_107 = mul i21 %sext_ln1118_129, 163" [./example.h:142->./example.h:267]   --->   Operation 224 'mul' 'mul_ln1118_107' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln708_174 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_107, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 225 'partselect' 'trunc_ln708_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_108 = mul i21 %sext_ln1118_131, -172" [./example.h:142->./example.h:267]   --->   Operation 226 'mul' 'mul_ln1118_108' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln708_175 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_108, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 227 'partselect' 'trunc_ln708_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.52ns)   --->   "%add_ln703_200 = add i13 %sext_ln1118_166, %sext_ln1118_165" [./example.h:267]   --->   Operation 228 'add' 'add_ln703_200' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i13 %add_ln703_200 to i14" [./example.h:267]   --->   Operation 229 'sext' 'sext_ln703_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.54ns)   --->   "%add_ln703_201 = add i14 %sext_ln708_96, %sext_ln708_95" [./example.h:267]   --->   Operation 230 'add' 'add_ln703_201' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_202 = add i14 %sext_ln708_94, %add_ln703_201" [./example.h:267]   --->   Operation 231 'add' 'add_ln703_202' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_203 = add i14 %sext_ln703_24, %add_ln703_202" [./example.h:267]   --->   Operation 232 'add' 'add_ln703_203' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 233 [1/1] (0.55ns)   --->   "%add_ln703_204 = add i14 %trunc_ln708_173, %trunc_ln708_172" [./example.h:267]   --->   Operation 233 'add' 'add_ln703_204' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_205 = add i14 %trunc_ln708_175, 141" [./example.h:267]   --->   Operation 234 'add' 'add_ln703_205' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 235 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_206 = add i14 %trunc_ln708_174, %add_ln703_205" [./example.h:267]   --->   Operation 235 'add' 'add_ln703_206' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 236 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_109 = mul i21 %sext_ln1118, 69" [./example.h:142->./example.h:267]   --->   Operation 236 'mul' 'mul_ln1118_109' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln708_176 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_109, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 237 'partselect' 'trunc_ln708_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_110 = mul i21 %sext_ln1118_113, -49" [./example.h:142->./example.h:267]   --->   Operation 238 'mul' 'mul_ln1118_110' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln708_177 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_110, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 239 'partselect' 'trunc_ln708_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_111 = mul i21 %sext_ln1118_115, 168" [./example.h:142->./example.h:267]   --->   Operation 240 'mul' 'mul_ln1118_111' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln708_178 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_111, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 241 'partselect' 'trunc_ln708_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_112 = mul i21 %sext_ln1118_116, -45" [./example.h:142->./example.h:267]   --->   Operation 242 'mul' 'mul_ln1118_112' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln708_179 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_112, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 243 'partselect' 'trunc_ln708_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_113 = mul i21 %sext_ln1118_120, 73" [./example.h:142->./example.h:267]   --->   Operation 244 'mul' 'mul_ln1118_113' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln708_180 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_113, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 245 'partselect' 'trunc_ln708_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_114 = mul i21 %sext_ln1118_125, -70" [./example.h:142->./example.h:267]   --->   Operation 246 'mul' 'mul_ln1118_114' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln708_181 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_114, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 247 'partselect' 'trunc_ln708_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_115 = mul i21 %sext_ln1118_127, -109" [./example.h:142->./example.h:267]   --->   Operation 248 'mul' 'mul_ln1118_115' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln708_182 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_115, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 249 'partselect' 'trunc_ln708_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_116 = mul i21 %sext_ln1118_128, 133" [./example.h:142->./example.h:267]   --->   Operation 250 'mul' 'mul_ln1118_116' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln708_183 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_116, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 251 'partselect' 'trunc_ln708_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_117 = mul i20 %sext_ln1118_130, -22" [./example.h:142->./example.h:267]   --->   Operation 252 'mul' 'mul_ln1118_117' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln708_184 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_117, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 253 'partselect' 'trunc_ln708_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.55ns)   --->   "%add_ln703_209 = add i14 %trunc_ln708_177, %trunc_ln708_176" [./example.h:267]   --->   Operation 254 'add' 'add_ln703_209' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.55ns)   --->   "%add_ln703_210 = add i14 %trunc_ln708_180, %trunc_ln708_179" [./example.h:267]   --->   Operation 255 'add' 'add_ln703_210' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_211 = add i14 %trunc_ln708_178, %add_ln703_210" [./example.h:267]   --->   Operation 256 'add' 'add_ln703_211' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 257 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_212 = add i14 %add_ln703_209, %add_ln703_211" [./example.h:267]   --->   Operation 257 'add' 'add_ln703_212' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_213 = add i14 %trunc_ln708_183, %trunc_ln708_182" [./example.h:267]   --->   Operation 258 'add' 'add_ln703_213' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 259 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_214 = add i14 %trunc_ln708_181, %add_ln703_213" [./example.h:267]   --->   Operation 259 'add' 'add_ln703_214' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 260 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_118 = mul i21 %sext_ln1118, 43" [./example.h:142->./example.h:267]   --->   Operation 260 'mul' 'mul_ln1118_118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln708_186 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_118, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 261 'partselect' 'trunc_ln708_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.56ns)   --->   "%sub_ln1118_70 = sub i20 %sext_ln1118_114, %sext_ln1118_149" [./example.h:142->./example.h:267]   --->   Operation 262 'sub' 'sub_ln1118_70' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln708_187 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_70, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 263 'partselect' 'trunc_ln708_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln708_99 = sext i13 %trunc_ln708_187 to i14" [./example.h:142->./example.h:267]   --->   Operation 264 'sext' 'sext_ln708_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln1118_80 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_2_V_read_5, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 265 'bitconcatenate' 'shl_ln1118_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1118_162 = sext i20 %shl_ln1118_80 to i21" [./example.h:142->./example.h:267]   --->   Operation 266 'sext' 'sext_ln1118_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.55ns)   --->   "%sub_ln1118_71 = sub i21 %sext_ln1118_162, %sext_ln1118_157" [./example.h:142->./example.h:267]   --->   Operation 267 'sub' 'sub_ln1118_71' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln708_188 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_71, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 268 'partselect' 'trunc_ln708_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1118_81 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_3_V_read_5, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 269 'bitconcatenate' 'shl_ln1118_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_163 = sext i18 %shl_ln1118_81 to i19" [./example.h:142->./example.h:267]   --->   Operation 270 'sext' 'sext_ln1118_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.58ns)   --->   "%sub_ln1118_72 = sub i19 %sext_ln1118_163, %sext_ln1118_119" [./example.h:142->./example.h:267]   --->   Operation 271 'sub' 'sub_ln1118_72' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_34 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_72, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 272 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i12 %tmp_34 to i13" [./example.h:142->./example.h:267]   --->   Operation 273 'sext' 'sext_ln1118_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_4_V_read_5, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 274 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1118_164 = sext i16 %tmp_7 to i17" [./example.h:142->./example.h:267]   --->   Operation 275 'sext' 'sext_ln1118_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.60ns)   --->   "%sub_ln1118_73 = sub i17 %sext_ln1118_121, %sext_ln1118_164" [./example.h:142->./example.h:267]   --->   Operation 276 'sub' 'sub_ln1118_73' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_35 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_73, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 277 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i10 %tmp_35 to i13" [./example.h:142->./example.h:267]   --->   Operation 278 'sext' 'sext_ln1118_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_119 = mul i21 %sext_ln1118_125, 51" [./example.h:142->./example.h:267]   --->   Operation 279 'mul' 'mul_ln1118_119' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln708_189 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_119, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 280 'partselect' 'trunc_ln708_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_120 = mul i21 %sext_ln1118_127, -122" [./example.h:142->./example.h:267]   --->   Operation 281 'mul' 'mul_ln1118_120' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_190 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_120, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 282 'partselect' 'trunc_ln708_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_121 = mul i21 %sext_ln1118_128, 139" [./example.h:142->./example.h:267]   --->   Operation 283 'mul' 'mul_ln1118_121' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln708_191 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_121, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 284 'partselect' 'trunc_ln708_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_36 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %data_9_V_read_2, i32 2, i32 13)" [./example.h:267]   --->   Operation 285 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.55ns)   --->   "%add_ln703_219 = add i14 %sext_ln708_99, %trunc_ln708_186" [./example.h:267]   --->   Operation 286 'add' 'add_ln703_219' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.52ns)   --->   "%add_ln703_220 = add i13 %sext_ln1118_168, %sext_ln1118_167" [./example.h:267]   --->   Operation 287 'add' 'add_ln703_220' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i13 %add_ln703_220 to i14" [./example.h:267]   --->   Operation 288 'sext' 'sext_ln703_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_221 = add i14 %trunc_ln708_188, %sext_ln703_26" [./example.h:267]   --->   Operation 289 'add' 'add_ln703_221' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 290 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_222 = add i14 %add_ln703_219, %add_ln703_221" [./example.h:267]   --->   Operation 290 'add' 'add_ln703_222' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_223 = add i14 %trunc_ln708_191, %trunc_ln708_190" [./example.h:267]   --->   Operation 291 'add' 'add_ln703_223' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 292 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_224 = add i14 %trunc_ln708_189, %add_ln703_223" [./example.h:267]   --->   Operation 292 'add' 'add_ln703_224' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_158 = add i14 %add_ln703_155, %add_ln703_157" [./example.h:267]   --->   Operation 293 'add' 'add_ln703_158' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 294 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_159 = add i14 %add_ln703_153, %add_ln703_158" [./example.h:267]   --->   Operation 294 'add' 'add_ln703_159' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_168 = add i14 %add_ln703_165, %add_ln703_167" [./example.h:267]   --->   Operation 295 'add' 'add_ln703_168' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 296 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_169 = add i14 %add_ln703_163, %add_ln703_168" [./example.h:267]   --->   Operation 296 'add' 'add_ln703_169' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln1118_57 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_8_V_read_2, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 297 'bitconcatenate' 'shl_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i20 %shl_ln1118_57 to i21" [./example.h:142->./example.h:267]   --->   Operation 298 'sext' 'sext_ln1118_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_54 = sub i21 0, %sext_ln1118_135" [./example.h:142->./example.h:267]   --->   Operation 299 'sub' 'sub_ln1118_54' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1118_58 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_8_V_read_2, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 300 'bitconcatenate' 'shl_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1118_136 = sext i18 %shl_ln1118_58 to i19" [./example.h:142->./example.h:267]   --->   Operation 301 'sext' 'sext_ln1118_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1118_137 = sext i18 %shl_ln1118_58 to i21" [./example.h:142->./example.h:267]   --->   Operation 302 'sext' 'sext_ln1118_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_55 = sub i21 %sub_ln1118_54, %sext_ln1118_137" [./example.h:142->./example.h:267]   --->   Operation 303 'sub' 'sub_ln1118_55' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln708_149 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_55, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 304 'partselect' 'trunc_ln708_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_176 = add i14 %trunc_ln708_150, -73" [./example.h:267]   --->   Operation 305 'add' 'add_ln703_176' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 306 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_177 = add i14 %trunc_ln708_149, %add_ln703_176" [./example.h:267]   --->   Operation 306 'add' 'add_ln703_177' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_178 = add i14 %add_ln703_175, %add_ln703_177" [./example.h:267]   --->   Operation 307 'add' 'add_ln703_178' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 308 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_179 = add i14 %add_ln703_173, %add_ln703_178" [./example.h:267]   --->   Operation 308 'add' 'add_ln703_179' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln1118_64 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_8_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 309 'bitconcatenate' 'shl_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1118_143 = sext i19 %shl_ln1118_64 to i20" [./example.h:142->./example.h:267]   --->   Operation 310 'sext' 'sext_ln1118_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1118_65 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_8_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 311 'bitconcatenate' 'shl_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1118_144 = sext i16 %shl_ln1118_65 to i19" [./example.h:142->./example.h:267]   --->   Operation 312 'sext' 'sext_ln1118_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1118_145 = sext i16 %shl_ln1118_65 to i20" [./example.h:142->./example.h:267]   --->   Operation 313 'sext' 'sext_ln1118_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.56ns)   --->   "%add_ln1118_14 = add i20 %sext_ln1118_143, %sext_ln1118_145" [./example.h:142->./example.h:267]   --->   Operation 314 'add' 'add_ln1118_14' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln708_159 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118_14, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 315 'partselect' 'trunc_ln708_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln708_89 = sext i13 %trunc_ln708_159 to i14" [./example.h:142->./example.h:267]   --->   Operation 316 'sext' 'sext_ln708_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln1118_66 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_9_V_read_2, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 317 'bitconcatenate' 'shl_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1118_146 = sext i20 %shl_ln1118_66 to i21" [./example.h:142->./example.h:267]   --->   Operation 318 'sext' 'sext_ln1118_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln1118_67 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_9_V_read_2, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 319 'bitconcatenate' 'shl_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1118_147 = sext i18 %shl_ln1118_67 to i21" [./example.h:142->./example.h:267]   --->   Operation 320 'sext' 'sext_ln1118_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.55ns)   --->   "%sub_ln1118_59 = sub i21 %sext_ln1118_146, %sext_ln1118_147" [./example.h:142->./example.h:267]   --->   Operation 321 'sub' 'sub_ln1118_59' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln708_160 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_59, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 322 'partselect' 'trunc_ln708_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_186 = add i14 %trunc_ln708_160, 53" [./example.h:267]   --->   Operation 323 'add' 'add_ln703_186' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 324 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_187 = add i14 %sext_ln708_89, %add_ln703_186" [./example.h:267]   --->   Operation 324 'add' 'add_ln703_187' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_188 = add i14 %add_ln703_185, %add_ln703_187" [./example.h:267]   --->   Operation 325 'add' 'add_ln703_188' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 326 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_189 = add i14 %add_ln703_183, %add_ln703_188" [./example.h:267]   --->   Operation 326 'add' 'add_ln703_189' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_63 = sub i19 0, %sext_ln1118_136" [./example.h:142->./example.h:267]   --->   Operation 327 'sub' 'sub_ln1118_63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln1118_73 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_8_V_read_2, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 328 'bitconcatenate' 'shl_ln1118_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1118_153 = sext i15 %shl_ln1118_73 to i19" [./example.h:142->./example.h:267]   --->   Operation 329 'sext' 'sext_ln1118_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_64 = sub i19 %sub_ln1118_63, %sext_ln1118_153" [./example.h:142->./example.h:267]   --->   Operation 330 'sub' 'sub_ln1118_64' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln708_167 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_64, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 331 'partselect' 'trunc_ln708_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln708_92 = sext i12 %trunc_ln708_167 to i14" [./example.h:142->./example.h:267]   --->   Operation 332 'sext' 'sext_ln708_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln1118_74 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_9_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 333 'bitconcatenate' 'shl_ln1118_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1118_154 = sext i19 %shl_ln1118_74 to i20" [./example.h:142->./example.h:267]   --->   Operation 334 'sext' 'sext_ln1118_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1118_75 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_9_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 335 'bitconcatenate' 'shl_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1118_155 = sext i16 %shl_ln1118_75 to i20" [./example.h:142->./example.h:267]   --->   Operation 336 'sext' 'sext_ln1118_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.56ns)   --->   "%add_ln1118_17 = add i20 %sext_ln1118_154, %sext_ln1118_155" [./example.h:142->./example.h:267]   --->   Operation 337 'add' 'add_ln1118_17' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln708_168 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118_17, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 338 'partselect' 'trunc_ln708_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln708_93 = sext i13 %trunc_ln708_168 to i14" [./example.h:142->./example.h:267]   --->   Operation 339 'sext' 'sext_ln708_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_196 = add i14 %sext_ln708_93, 78" [./example.h:267]   --->   Operation 340 'add' 'add_ln703_196' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 341 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_197 = add i14 %sext_ln708_92, %add_ln703_196" [./example.h:267]   --->   Operation 341 'add' 'add_ln703_197' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_198 = add i14 %add_ln703_195, %add_ln703_197" [./example.h:267]   --->   Operation 342 'add' 'add_ln703_198' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 343 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_199 = add i14 %add_ln703_193, %add_ln703_198" [./example.h:267]   --->   Operation 343 'add' 'add_ln703_199' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_207 = add i14 %add_ln703_204, %add_ln703_206" [./example.h:267]   --->   Operation 344 'add' 'add_ln703_207' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 345 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_208 = add i14 %add_ln703_203, %add_ln703_207" [./example.h:267]   --->   Operation 345 'add' 'add_ln703_208' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln708_97 = sext i13 %trunc_ln708_184 to i14" [./example.h:142->./example.h:267]   --->   Operation 346 'sext' 'sext_ln708_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.56ns)   --->   "%sub_ln1118_69 = sub i20 %sext_ln1118_154, %sext_ln1118_155" [./example.h:142->./example.h:267]   --->   Operation 347 'sub' 'sub_ln1118_69' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln708_185 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_69, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 348 'partselect' 'trunc_ln708_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln708_98 = sext i13 %trunc_ln708_185 to i14" [./example.h:142->./example.h:267]   --->   Operation 349 'sext' 'sext_ln708_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_215 = add i14 %sext_ln708_98, 71" [./example.h:267]   --->   Operation 350 'add' 'add_ln703_215' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 351 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_216 = add i14 %sext_ln708_97, %add_ln703_215" [./example.h:267]   --->   Operation 351 'add' 'add_ln703_216' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_217 = add i14 %add_ln703_214, %add_ln703_216" [./example.h:267]   --->   Operation 352 'add' 'add_ln703_217' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 353 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_218 = add i14 %add_ln703_212, %add_ln703_217" [./example.h:267]   --->   Operation 353 'add' 'add_ln703_218' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 354 [1/1] (0.58ns)   --->   "%add_ln1118_18 = add i19 %sext_ln1118_136, %sext_ln1118_144" [./example.h:142->./example.h:267]   --->   Operation 354 'add' 'add_ln1118_18' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln708_192 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_18, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 355 'partselect' 'trunc_ln708_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln708_100 = sext i12 %trunc_ln708_192 to i14" [./example.h:142->./example.h:267]   --->   Operation 356 'sext' 'sext_ln708_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i12 %tmp_36 to i13" [./example.h:267]   --->   Operation 357 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.52ns)   --->   "%add_ln703_225 = add i13 %sext_ln703_25, -29" [./example.h:267]   --->   Operation 358 'add' 'add_ln703_225' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i13 %add_ln703_225 to i14" [./example.h:267]   --->   Operation 359 'sext' 'sext_ln703_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.54ns)   --->   "%add_ln703_226 = add i14 %sext_ln708_100, %sext_ln703_27" [./example.h:267]   --->   Operation 360 'add' 'add_ln703_226' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_227 = add i14 %add_ln703_224, %add_ln703_226" [./example.h:267]   --->   Operation 361 'add' 'add_ln703_227' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 362 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_228 = add i14 %add_ln703_222, %add_ln703_227" [./example.h:267]   --->   Operation 362 'add' 'add_ln703_228' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %add_ln703_159, 0" [./example.h:287]   --->   Operation 363 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %add_ln703_169, 1" [./example.h:287]   --->   Operation 364 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_179, 2" [./example.h:287]   --->   Operation 365 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_189, 3" [./example.h:287]   --->   Operation 366 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %add_ln703_199, 4" [./example.h:287]   --->   Operation 367 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %add_ln703_208, 5" [./example.h:287]   --->   Operation 368 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %add_ln703_218, 6" [./example.h:287]   --->   Operation 369 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %add_ln703_228, 7" [./example.h:287]   --->   Operation 370 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7" [./example.h:287]   --->   Operation 371 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_4_V_read' (./example.h:240) [16]  (0 ns)
	'mul' operation of DSP[305] ('mul_ln1118_113', ./example.h:142->./example.h:267) [305]  (2.53 ns)
	'add' operation ('add_ln703_210', ./example.h:267) [320]  (0.555 ns)
	'add' operation ('add_ln703_211', ./example.h:267) [321]  (0 ns)
	'add' operation ('add_ln703_212', ./example.h:267) [322]  (0.716 ns)

 <State 2>: 2.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln1118_54', ./example.h:142->./example.h:267) [132]  (0 ns)
	'sub' operation ('sub_ln1118_55', ./example.h:142->./example.h:267) [136]  (0.693 ns)
	'add' operation ('add_ln703_177', ./example.h:267) [147]  (0.716 ns)
	'add' operation ('add_ln703_178', ./example.h:267) [148]  (0 ns)
	'add' operation ('res[2].V', ./example.h:267) [149]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
