#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 11 08:35:10 2019
# Process ID: 10860
# Current directory: D:/verilog/hardware_exp/must_success_final_project/final_patch/final_patch.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/verilog/hardware_exp/must_success_final_project/final_patch/final_patch.runs/synth_1/TOP.vds
# Journal file: D:/verilog/hardware_exp/must_success_final_project/final_patch/final_patch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.727 ; gain = 98.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:1]
	Parameter state_direct bound to: 2'b00 
	Parameter state_back bound to: 2'b01 
	Parameter state_turn bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pmod_step_interface' [D:/verilog/hardware_exp/must_success_final_project/final_patch/pmod_step_interface.v:26]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [D:/verilog/hardware_exp/must_success_final_project/final_patch/clock_div.v:25]
	Parameter define_speed bound to: 26'b00000000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (1#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/clock_div.v:25]
INFO: [Synth 8-6157] synthesizing module 'pmod_step_driver' [D:/verilog/hardware_exp/must_success_final_project/final_patch/pmod_step_driver.v:25]
	Parameter sig4 bound to: 3'b001 
	Parameter sig3 bound to: 3'b011 
	Parameter sig2 bound to: 3'b010 
	Parameter sig1 bound to: 3'b110 
	Parameter sig0 bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_driver' (2#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/pmod_step_driver.v:25]
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_interface' (3#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/pmod_step_interface.v:26]
INFO: [Synth 8-6157] synthesizing module 'UART_rs232_rx' [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_rx.v:1]
	Parameter IDLE bound to: 1'b0 
	Parameter READ bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_rx.v:72]
INFO: [Synth 8-6155] done synthesizing module 'UART_rs232_rx' (4#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_rx.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'NBits' does not match port width (8) of module 'UART_rs232_rx' [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:69]
INFO: [Synth 8-6157] synthesizing module 'UART_rs232_tx' [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_tx.v:1]
	Parameter IDLE bound to: 1'b0 
	Parameter WRITE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_tx.v:51]
WARNING: [Synth 8-6090] variable 'TxDone' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_tx.v:143]
INFO: [Synth 8-6155] done synthesizing module 'UART_rs232_tx' (5#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_BaudRate_generator' [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_baudrate_generator.v:8]
INFO: [Synth 8-6155] done synthesizing module 'UART_BaudRate_generator' (6#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_baudrate_generator.v:8]
INFO: [Synth 8-6157] synthesizing module 'bi_chang' [D:/verilog/hardware_exp/must_success_final_project/final_patch/bi_chang.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bi_chang' (7#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/bi_chang.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:122]
WARNING: [Synth 8-6014] Unused sequential element count_turn_reg was removed.  [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:111]
WARNING: [Synth 8-3848] Net TxData in module/entity TOP does not have driver. [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:16]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (8#1) [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.543 ; gain = 153.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[7] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[6] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[5] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[4] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[3] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[2] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[1] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[0] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:75]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.543 ; gain = 153.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.543 ; gain = 153.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc]
WARNING: [Vivado 12-584] No ports matched 'RxData[7]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[6]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[5]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[4]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[3]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[2]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[1]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[0]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[0]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[1]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[2]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[3]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[4]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[5]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[6]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxData[7]'. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/hardware_exp/must_success_final_project/final_patch/bluetooth_test2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 738.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 738.984 ; gain = 482.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 738.984 ; gain = 482.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 738.984 ; gain = 482.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'pmod_step_driver'
INFO: [Synth 8-5544] ROM "signal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'UART_rs232_rx'
INFO: [Synth 8-5544] ROM "read_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "motor_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    sig0 |                              000 |                              000
                    sig1 |                              001 |                              110
                    sig2 |                              010 |                              010
                    sig3 |                              011 |                              011
                    sig4 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'pmod_step_driver'
WARNING: [Synth 8-327] inferring latch for variable 'read_enable_reg' [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_rx.v:74]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    READ |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'UART_rs232_rx'
WARNING: [Synth 8-327] inferring latch for variable 'motor_dir_reg' [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'motor_en_reg' [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'motor_dir2_reg' [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'next_count_back_reg' [D:/verilog/hardware_exp/must_success_final_project/final_patch/TOP.v:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 738.984 ; gain = 482.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmod_step_driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART_rs232_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module UART_rs232_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module bi_chang 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element I_RS232RX/Read_data_reg was removed.  [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_rx.v:114]
WARNING: [Synth 8-6014] Unused sequential element I_RS232RX/RxData_reg was removed.  [D:/verilog/hardware_exp/must_success_final_project/final_patch/UART_rx.v:150]
INFO: [Synth 8-5545] ROM "motor/clock_Div/new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "motor2/clock_Div/new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "motor_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[7]' (FDE) to 'I_RS232TX/in_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[6]' (FDE) to 'I_RS232TX/in_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[5] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[5]' (FDE) to 'I_RS232TX/in_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[4] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[4]' (FDE) to 'I_RS232TX/in_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[3]' (FDE) to 'I_RS232TX/in_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[2] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[2]' (FDE) to 'I_RS232TX/in_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[1]' (FDE) to 'I_RS232TX/in_data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (I_RS232TX/in_data_reg[0]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 738.984 ; gain = 482.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 738.984 ; gain = 482.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 738.984 ; gain = 482.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    33|
|3     |LUT1   |     9|
|4     |LUT2   |     8|
|5     |LUT3   |    83|
|6     |LUT4   |    33|
|7     |LUT5   |    57|
|8     |LUT6   |    21|
|9     |FDCE   |    79|
|10    |FDPE   |     1|
|11    |FDRE   |    93|
|12    |FDSE   |     2|
|13    |LD     |    31|
|14    |LDC    |     1|
|15    |LDCP   |     1|
|16    |LDP    |     1|
|17    |IBUF   |     4|
|18    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+--------------+------------------------+------+
|      |Instance      |Module                  |Cells |
+------+--------------+------------------------+------+
|1     |top           |                        |   477|
|2     |  I_BAUDGEN   |UART_BaudRate_generator |    34|
|3     |  I_RS232RX   |UART_rs232_rx           |   108|
|4     |  I_RS232TX   |UART_rs232_tx           |    39|
|5     |  motor       |pmod_step_interface     |    82|
|6     |    clock_Div |clock_div_1             |    68|
|7     |    control   |pmod_step_driver_2      |    14|
|8     |  motor2      |pmod_step_interface_0   |    82|
|9     |    clock_Div |clock_div               |    68|
|10    |    control   |pmod_step_driver        |    14|
+------+--------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 755.141 ; gain = 169.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.141 ; gain = 498.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 31 instances
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 37 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 755.141 ; gain = 511.199
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/verilog/hardware_exp/must_success_final_project/final_patch/final_patch.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 755.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 11 08:35:39 2019...
