// Seed: 1247580574
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    output wire id_12,
    output uwire id_13,
    input uwire id_14,
    output supply0 id_15,
    input wire id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wor id_19,
    input tri0 id_20,
    output uwire id_21,
    input tri0 id_22,
    input wand id_23,
    output tri id_24,
    input tri0 id_25
);
  wire id_27;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input logic id_2,
    input tri id_3,
    output supply0 id_4
);
  final id_0 <= id_2;
  id_6(
      .id_0(1),
      .id_1(),
      .id_2(1'b0),
      .id_3(id_3.id_3),
      .id_4(id_4),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_0),
      .id_8(id_0)
  ); module_0(
      id_3,
      id_1,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_3,
      id_1,
      id_4,
      id_3
  );
  assign id_4 = id_3;
endmodule
