
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Wed Oct  1 08:46:09 2025

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "/home/IC/Final_System/Synthesis/SYS_TOP.svf"
SVF set to '/home/IC/Final_System/Synthesis/SYS_TOP.svf'.
1
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################### Reference Container ############################
## Read Reference technology libraries
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
## Read Reference Design Files
read_verilog -container Ref "/home/IC/Final_System/RTL/ALU/ALU.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Final_System/RTL/ALU/ALU.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_TX/UART_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_TX/UART_TOP.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_TX/FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/RegFile/Reg_File.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/RegFile/Reg_File.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/CLK_Gating/CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/CLK_Gating/CLK_GATE.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/ASY_FIFO/AS_FIFO_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/ASY_FIFO/AS_FIFO_TOP.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/SYS_TOP/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/SYS_TOP/SYS_TOP.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/UART_RX_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/UART_RX_TOP.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'
1
read_verilog -container Ref "/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v'
1
## set the top Reference Design 
set_reference_design $top_module
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top $top_module
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design SYS_CTRL  D_Width=8, Addr_Size=4 ...  
Information: Created design named 'SYS_CTRL_D_Width8_Addr_Size4'. (FE-LINK-13)
Status:   Elaborating design Integer_ClkDiv  ratio_Width=8 ...  
Information: Created design named 'Integer_ClkDiv_ratio_Width8'. (FE-LINK-13)
Status:   Elaborating design Integer_ClkDiv  ratio_Width=4 ...  
Information: Created design named 'Integer_ClkDiv_ratio_Width4'. (FE-LINK-13)
Status:   Elaborating design RX_CLKDIV_MUX  Width=4 ...  
Information: Created design named 'RX_CLKDIV_MUX_Width4'. (FE-LINK-13)
Status:   Elaborating design UART_RX_TOP  Data_Width=8 ...  
Information: Created design named 'UART_RX_TOP_Data_Width8'. (FE-LINK-13)
Status:   Elaborating design Data_Sampling   ...  
Status:   Elaborating design Deserializer  Data_Width=8 ...  
Information: Created design named 'Deserializer_Data_Width8'. (FE-LINK-13)
Status:   Elaborating design Edge_Bit_Counter  Data_Width=8 ...  
Information: Created design named 'Edge_Bit_Counter_Data_Width8'. (FE-LINK-13)
Status:   Elaborating design Parity_Check  Data_Width=8 ...  
Information: Created design named 'Parity_Check_Data_Width8'. (FE-LINK-13)
Status:   Elaborating design Start_Check   ...  
Status:   Elaborating design Stop_Check   ...  
Status:   Elaborating design RX_FSM  Data_Width=8 ...  
Information: Created design named 'RX_FSM_Data_Width8'. (FE-LINK-13)
Status:   Elaborating design UART_TOP   ...  
Status:   Elaborating design MUX_4x1   ...  
Status:   Elaborating design Parity_Calc   ...  
Status:   Elaborating design Serializer_1byte   ...  
Status:   Elaborating design FSM   ...  
Status:   Elaborating design AS_FIFO_TOP  Data_Width=8, Addr_Size=3, FIFO_Dipth=8, NUM_STAGES=2 ...  
Information: Created design named 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design FIFO_W  Addr_Size=3 ...  
Information: Created design named 'FIFO_W_Addr_Size3'. (FE-LINK-13)
Status:   Elaborating design BIT_SYNC  NUM_STAGES=2, BUS_WIDTH=32'd4 ...  
Information: Created design named 'BIT_SYNC_2_00000004'. (FE-LINK-13)
Status:   Elaborating design FIFO_R  Addr_Size=3 ...  
Information: Created design named 'FIFO_R_Addr_Size3'. (FE-LINK-13)
Status:   Elaborating design FIFO_MEM  Data_Width=8, Addr_Size=3, FIFO_Dipth=8 ...  
Information: Created design named 'FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8'. (FE-LINK-13)
Status:   Elaborating design PULSE_GEN   ...  
Status:   Elaborating design RST_SYN  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYN_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design ALU  IN_Width=8 ...  
Information: Created design named 'ALU_IN_Width8'. (FE-LINK-13)
Status:   Elaborating design Reg_File  WIDTH=8, DEPTH=16, ADDR=4 ...  
Information: Created design named 'Reg_File_WIDTH8_DEPTH16_ADDR4'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/SYS_TOP'
Reference design set to 'Ref:/WORK/SYS_TOP'
1
######################## Implementation Container #########################
## Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
## Read Implementation Design Files
read_verilog -container Imp -netlist "/home/IC/Final_System/Synthesis/netlists/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_System/Synthesis/netlists/SYS_TOP.v'
1
## set the top Implementation Design
set_implementation_design $top_module
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top $top_module
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
## matching Compare points
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          3          0          0          0          3
instance_map        :         28          0          0          0         28
mark                :         24          0          0          0         24
multiplier          :          2          0          0          0          2
transformation
   map              :         30          0          0          0         30
   share            :          7          0          0          0          7
uniquify            :          3          1          0          0          4

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Final_System/Synthesis/SYS_TOP.svf

SVF files produced:
  /home/IC/Final_System/Formality/post-syn/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 377 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 3(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Registers                                                                 3           0    
   Transparent LAT                                                         3           0    
****************************************************************************************

1
## verify
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 377 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 3(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Registers                                                                 3           0    
   Transparent LAT                                                         3           0    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 377 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     373       1     377
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points    > "reports/passing_points.rpt"
report_failing_points    > "reports/failing_points.rpt"
report_aborted_points    > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
