<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="0"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/debouncer_0_SIGNAL_O" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/rst_0_1" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/EXE_stage_0_alu_result[31]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[30]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[29]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[28]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[27]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[26]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[25]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[24]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[23]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[22]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[21]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[20]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[19]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[18]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[17]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[16]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[15]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[14]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[13]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[12]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[11]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[10]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[9]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[8]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[7]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[6]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[5]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[4]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[3]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[2]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[1]"/>
        <net name="design_1_i/EXE_stage_0_alu_result[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/IF_Stage_pcpipe_0[31]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[30]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[29]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[28]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[27]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[26]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[25]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[24]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[23]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[22]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[21]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[20]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[19]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[18]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[17]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[16]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[15]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[14]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[13]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[12]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[11]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[10]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[9]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[8]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[7]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[6]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[5]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[4]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[3]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[2]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[1]"/>
        <net name="design_1_i/IF_Stage_pcpipe_0[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/IF_stage_0_instruction[31]"/>
        <net name="design_1_i/IF_stage_0_instruction[30]"/>
        <net name="design_1_i/IF_stage_0_instruction[29]"/>
        <net name="design_1_i/IF_stage_0_instruction[28]"/>
        <net name="design_1_i/IF_stage_0_instruction[27]"/>
        <net name="design_1_i/IF_stage_0_instruction[26]"/>
        <net name="design_1_i/IF_stage_0_instruction[25]"/>
        <net name="design_1_i/IF_stage_0_instruction[24]"/>
        <net name="design_1_i/IF_stage_0_instruction[23]"/>
        <net name="design_1_i/IF_stage_0_instruction[22]"/>
        <net name="design_1_i/IF_stage_0_instruction[21]"/>
        <net name="design_1_i/IF_stage_0_instruction[20]"/>
        <net name="design_1_i/IF_stage_0_instruction[19]"/>
        <net name="design_1_i/IF_stage_0_instruction[18]"/>
        <net name="design_1_i/IF_stage_0_instruction[17]"/>
        <net name="design_1_i/IF_stage_0_instruction[16]"/>
        <net name="design_1_i/IF_stage_0_instruction[15]"/>
        <net name="design_1_i/IF_stage_0_instruction[14]"/>
        <net name="design_1_i/IF_stage_0_instruction[13]"/>
        <net name="design_1_i/IF_stage_0_instruction[12]"/>
        <net name="design_1_i/IF_stage_0_instruction[11]"/>
        <net name="design_1_i/IF_stage_0_instruction[10]"/>
        <net name="design_1_i/IF_stage_0_instruction[9]"/>
        <net name="design_1_i/IF_stage_0_instruction[8]"/>
        <net name="design_1_i/IF_stage_0_instruction[7]"/>
        <net name="design_1_i/IF_stage_0_instruction[6]"/>
        <net name="design_1_i/IF_stage_0_instruction[5]"/>
        <net name="design_1_i/IF_stage_0_instruction[4]"/>
        <net name="design_1_i/IF_stage_0_instruction[3]"/>
        <net name="design_1_i/IF_stage_0_instruction[2]"/>
        <net name="design_1_i/IF_stage_0_instruction[1]"/>
        <net name="design_1_i/IF_stage_0_instruction[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/IF_stage_0_pc[31]"/>
        <net name="design_1_i/IF_stage_0_pc[30]"/>
        <net name="design_1_i/IF_stage_0_pc[29]"/>
        <net name="design_1_i/IF_stage_0_pc[28]"/>
        <net name="design_1_i/IF_stage_0_pc[27]"/>
        <net name="design_1_i/IF_stage_0_pc[26]"/>
        <net name="design_1_i/IF_stage_0_pc[25]"/>
        <net name="design_1_i/IF_stage_0_pc[24]"/>
        <net name="design_1_i/IF_stage_0_pc[23]"/>
        <net name="design_1_i/IF_stage_0_pc[22]"/>
        <net name="design_1_i/IF_stage_0_pc[21]"/>
        <net name="design_1_i/IF_stage_0_pc[20]"/>
        <net name="design_1_i/IF_stage_0_pc[19]"/>
        <net name="design_1_i/IF_stage_0_pc[18]"/>
        <net name="design_1_i/IF_stage_0_pc[17]"/>
        <net name="design_1_i/IF_stage_0_pc[16]"/>
        <net name="design_1_i/IF_stage_0_pc[15]"/>
        <net name="design_1_i/IF_stage_0_pc[14]"/>
        <net name="design_1_i/IF_stage_0_pc[13]"/>
        <net name="design_1_i/IF_stage_0_pc[12]"/>
        <net name="design_1_i/IF_stage_0_pc[11]"/>
        <net name="design_1_i/IF_stage_0_pc[10]"/>
        <net name="design_1_i/IF_stage_0_pc[9]"/>
        <net name="design_1_i/IF_stage_0_pc[8]"/>
        <net name="design_1_i/IF_stage_0_pc[7]"/>
        <net name="design_1_i/IF_stage_0_pc[6]"/>
        <net name="design_1_i/IF_stage_0_pc[5]"/>
        <net name="design_1_i/IF_stage_0_pc[4]"/>
        <net name="design_1_i/IF_stage_0_pc[3]"/>
        <net name="design_1_i/IF_stage_0_pc[2]"/>
        <net name="design_1_i/IF_stage_0_pc[1]"/>
        <net name="design_1_i/IF_stage_0_pc[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[31]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[30]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[29]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[28]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[27]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[26]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[25]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[24]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[23]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[22]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[21]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[20]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[19]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[18]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[17]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[16]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[15]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[14]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[13]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[12]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[11]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[10]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[9]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[8]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[7]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[6]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[5]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[4]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[3]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[2]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[1]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[31]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[30]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[29]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[28]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[27]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[26]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[25]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[24]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[23]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[22]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[21]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[20]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[19]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[18]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[17]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[16]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[15]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[14]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[13]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[12]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[11]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[10]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[9]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[8]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[7]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[6]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[5]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[4]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[3]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[2]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[1]"/>
        <net name="design_1_i/MEM_stage_reg_0_MEM_out2[0]"/>
      </nets>
    </probe>
    <probe type="ila_trigger" busType="net" source="netlist" spec="ILA_TRIGGER_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bF"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bF"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/debouncer_0_SIGNAL_O"/>
      </nets>
    </probe>
    <probe type="ila_trigger" busType="net" source="netlist" spec="ILA_TRIGGER_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bF"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bF"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/rst_0_1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
