#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1909f00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x190a090 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18fc2d0 .functor NOT 1, L_0x195c360, C4<0>, C4<0>, C4<0>;
L_0x195c140 .functor XOR 2, L_0x195bfe0, L_0x195c0a0, C4<00>, C4<00>;
L_0x195c250 .functor XOR 2, L_0x195c140, L_0x195c1b0, C4<00>, C4<00>;
v0x1956e60_0 .net *"_ivl_10", 1 0, L_0x195c1b0;  1 drivers
v0x1956f60_0 .net *"_ivl_12", 1 0, L_0x195c250;  1 drivers
v0x1957040_0 .net *"_ivl_2", 1 0, L_0x195a180;  1 drivers
v0x1957100_0 .net *"_ivl_4", 1 0, L_0x195bfe0;  1 drivers
v0x19571e0_0 .net *"_ivl_6", 1 0, L_0x195c0a0;  1 drivers
v0x1957310_0 .net *"_ivl_8", 1 0, L_0x195c140;  1 drivers
v0x19573f0_0 .net "a", 0 0, v0x1953510_0;  1 drivers
v0x1957490_0 .net "b", 0 0, v0x19535b0_0;  1 drivers
v0x1957530_0 .net "c", 0 0, v0x1953650_0;  1 drivers
v0x19575d0_0 .var "clk", 0 0;
v0x1957670_0 .net "d", 0 0, v0x1953790_0;  1 drivers
v0x1957710_0 .net "out_pos_dut", 0 0, L_0x195be60;  1 drivers
v0x19577b0_0 .net "out_pos_ref", 0 0, L_0x1958ce0;  1 drivers
v0x1957850_0 .net "out_sop_dut", 0 0, L_0x195a7a0;  1 drivers
v0x19578f0_0 .net "out_sop_ref", 0 0, L_0x192dcc0;  1 drivers
v0x1957990_0 .var/2u "stats1", 223 0;
v0x1957a30_0 .var/2u "strobe", 0 0;
v0x1957ad0_0 .net "tb_match", 0 0, L_0x195c360;  1 drivers
v0x1957ba0_0 .net "tb_mismatch", 0 0, L_0x18fc2d0;  1 drivers
v0x1957c40_0 .net "wavedrom_enable", 0 0, v0x1953a60_0;  1 drivers
v0x1957d10_0 .net "wavedrom_title", 511 0, v0x1953b00_0;  1 drivers
L_0x195a180 .concat [ 1 1 0 0], L_0x1958ce0, L_0x192dcc0;
L_0x195bfe0 .concat [ 1 1 0 0], L_0x1958ce0, L_0x192dcc0;
L_0x195c0a0 .concat [ 1 1 0 0], L_0x195be60, L_0x195a7a0;
L_0x195c1b0 .concat [ 1 1 0 0], L_0x1958ce0, L_0x192dcc0;
L_0x195c360 .cmp/eeq 2, L_0x195a180, L_0x195c250;
S_0x190a220 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x190a090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18fc6b0 .functor AND 1, v0x1953650_0, v0x1953790_0, C4<1>, C4<1>;
L_0x18fca90 .functor NOT 1, v0x1953510_0, C4<0>, C4<0>, C4<0>;
L_0x18fce70 .functor NOT 1, v0x19535b0_0, C4<0>, C4<0>, C4<0>;
L_0x18fd0f0 .functor AND 1, L_0x18fca90, L_0x18fce70, C4<1>, C4<1>;
L_0x1914ba0 .functor AND 1, L_0x18fd0f0, v0x1953650_0, C4<1>, C4<1>;
L_0x192dcc0 .functor OR 1, L_0x18fc6b0, L_0x1914ba0, C4<0>, C4<0>;
L_0x1958160 .functor NOT 1, v0x19535b0_0, C4<0>, C4<0>, C4<0>;
L_0x19581d0 .functor OR 1, L_0x1958160, v0x1953790_0, C4<0>, C4<0>;
L_0x19582e0 .functor AND 1, v0x1953650_0, L_0x19581d0, C4<1>, C4<1>;
L_0x19583a0 .functor NOT 1, v0x1953510_0, C4<0>, C4<0>, C4<0>;
L_0x1958470 .functor OR 1, L_0x19583a0, v0x19535b0_0, C4<0>, C4<0>;
L_0x19584e0 .functor AND 1, L_0x19582e0, L_0x1958470, C4<1>, C4<1>;
L_0x1958660 .functor NOT 1, v0x19535b0_0, C4<0>, C4<0>, C4<0>;
L_0x19586d0 .functor OR 1, L_0x1958660, v0x1953790_0, C4<0>, C4<0>;
L_0x19585f0 .functor AND 1, v0x1953650_0, L_0x19586d0, C4<1>, C4<1>;
L_0x1958860 .functor NOT 1, v0x1953510_0, C4<0>, C4<0>, C4<0>;
L_0x1958960 .functor OR 1, L_0x1958860, v0x1953790_0, C4<0>, C4<0>;
L_0x1958a20 .functor AND 1, L_0x19585f0, L_0x1958960, C4<1>, C4<1>;
L_0x1958bd0 .functor XNOR 1, L_0x19584e0, L_0x1958a20, C4<0>, C4<0>;
v0x18fbc00_0 .net *"_ivl_0", 0 0, L_0x18fc6b0;  1 drivers
v0x18fc000_0 .net *"_ivl_12", 0 0, L_0x1958160;  1 drivers
v0x18fc3e0_0 .net *"_ivl_14", 0 0, L_0x19581d0;  1 drivers
v0x18fc7c0_0 .net *"_ivl_16", 0 0, L_0x19582e0;  1 drivers
v0x18fcba0_0 .net *"_ivl_18", 0 0, L_0x19583a0;  1 drivers
v0x18fcf80_0 .net *"_ivl_2", 0 0, L_0x18fca90;  1 drivers
v0x18fd200_0 .net *"_ivl_20", 0 0, L_0x1958470;  1 drivers
v0x1951a80_0 .net *"_ivl_24", 0 0, L_0x1958660;  1 drivers
v0x1951b60_0 .net *"_ivl_26", 0 0, L_0x19586d0;  1 drivers
v0x1951c40_0 .net *"_ivl_28", 0 0, L_0x19585f0;  1 drivers
v0x1951d20_0 .net *"_ivl_30", 0 0, L_0x1958860;  1 drivers
v0x1951e00_0 .net *"_ivl_32", 0 0, L_0x1958960;  1 drivers
v0x1951ee0_0 .net *"_ivl_36", 0 0, L_0x1958bd0;  1 drivers
L_0x7f49ba903018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1951fa0_0 .net *"_ivl_38", 0 0, L_0x7f49ba903018;  1 drivers
v0x1952080_0 .net *"_ivl_4", 0 0, L_0x18fce70;  1 drivers
v0x1952160_0 .net *"_ivl_6", 0 0, L_0x18fd0f0;  1 drivers
v0x1952240_0 .net *"_ivl_8", 0 0, L_0x1914ba0;  1 drivers
v0x1952320_0 .net "a", 0 0, v0x1953510_0;  alias, 1 drivers
v0x19523e0_0 .net "b", 0 0, v0x19535b0_0;  alias, 1 drivers
v0x19524a0_0 .net "c", 0 0, v0x1953650_0;  alias, 1 drivers
v0x1952560_0 .net "d", 0 0, v0x1953790_0;  alias, 1 drivers
v0x1952620_0 .net "out_pos", 0 0, L_0x1958ce0;  alias, 1 drivers
v0x19526e0_0 .net "out_sop", 0 0, L_0x192dcc0;  alias, 1 drivers
v0x19527a0_0 .net "pos0", 0 0, L_0x19584e0;  1 drivers
v0x1952860_0 .net "pos1", 0 0, L_0x1958a20;  1 drivers
L_0x1958ce0 .functor MUXZ 1, L_0x7f49ba903018, L_0x19584e0, L_0x1958bd0, C4<>;
S_0x19529e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x190a090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1953510_0 .var "a", 0 0;
v0x19535b0_0 .var "b", 0 0;
v0x1953650_0 .var "c", 0 0;
v0x19536f0_0 .net "clk", 0 0, v0x19575d0_0;  1 drivers
v0x1953790_0 .var "d", 0 0;
v0x1953880_0 .var/2u "fail", 0 0;
v0x1953920_0 .var/2u "fail1", 0 0;
v0x19539c0_0 .net "tb_match", 0 0, L_0x195c360;  alias, 1 drivers
v0x1953a60_0 .var "wavedrom_enable", 0 0;
v0x1953b00_0 .var "wavedrom_title", 511 0;
E_0x1908870/0 .event negedge, v0x19536f0_0;
E_0x1908870/1 .event posedge, v0x19536f0_0;
E_0x1908870 .event/or E_0x1908870/0, E_0x1908870/1;
S_0x1952d10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19529e0;
 .timescale -12 -12;
v0x1952f50_0 .var/2s "i", 31 0;
E_0x1908710 .event posedge, v0x19536f0_0;
S_0x1953050 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19529e0;
 .timescale -12 -12;
v0x1953250_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1953330 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19529e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1953ce0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x190a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1958e90 .functor NOT 1, v0x1953510_0, C4<0>, C4<0>, C4<0>;
L_0x1958f20 .functor NOT 1, v0x19535b0_0, C4<0>, C4<0>, C4<0>;
L_0x19590c0 .functor AND 1, L_0x1958e90, L_0x1958f20, C4<1>, C4<1>;
L_0x19591d0 .functor NOT 1, v0x1953650_0, C4<0>, C4<0>, C4<0>;
L_0x1959380 .functor AND 1, L_0x19590c0, L_0x19591d0, C4<1>, C4<1>;
L_0x1959490 .functor AND 1, L_0x1959380, v0x1953790_0, C4<1>, C4<1>;
L_0x19596a0 .functor NOT 1, v0x1953510_0, C4<0>, C4<0>, C4<0>;
L_0x1959820 .functor NOT 1, v0x19535b0_0, C4<0>, C4<0>, C4<0>;
L_0x19598e0 .functor AND 1, L_0x19596a0, L_0x1959820, C4<1>, C4<1>;
L_0x19599f0 .functor AND 1, L_0x19598e0, v0x1953650_0, C4<1>, C4<1>;
L_0x1959b10 .functor NOT 1, v0x1953790_0, C4<0>, C4<0>, C4<0>;
L_0x1959b80 .functor AND 1, L_0x19599f0, L_0x1959b10, C4<1>, C4<1>;
L_0x1959cb0 .functor OR 1, L_0x1959490, L_0x1959b80, C4<0>, C4<0>;
L_0x1959dc0 .functor NOT 1, v0x1953510_0, C4<0>, C4<0>, C4<0>;
L_0x1959c40 .functor AND 1, L_0x1959dc0, v0x19535b0_0, C4<1>, C4<1>;
L_0x1959f00 .functor NOT 1, v0x1953650_0, C4<0>, C4<0>, C4<0>;
L_0x195a000 .functor AND 1, L_0x1959c40, L_0x1959f00, C4<1>, C4<1>;
L_0x195a110 .functor NOT 1, v0x1953790_0, C4<0>, C4<0>, C4<0>;
L_0x195a220 .functor AND 1, L_0x195a000, L_0x195a110, C4<1>, C4<1>;
L_0x195a330 .functor OR 1, L_0x1959cb0, L_0x195a220, C4<0>, C4<0>;
L_0x195a4f0 .functor AND 1, v0x1953510_0, v0x19535b0_0, C4<1>, C4<1>;
L_0x195a560 .functor AND 1, L_0x195a4f0, v0x1953650_0, C4<1>, C4<1>;
L_0x195a6e0 .functor AND 1, L_0x195a560, v0x1953790_0, C4<1>, C4<1>;
L_0x195a7a0 .functor OR 1, L_0x195a330, L_0x195a6e0, C4<0>, C4<0>;
L_0x195a9d0 .functor OR 1, v0x1953510_0, v0x19535b0_0, C4<0>, C4<0>;
L_0x195aa40 .functor OR 1, L_0x195a9d0, v0x1953650_0, C4<0>, C4<0>;
L_0x195abe0 .functor NOT 1, v0x1953790_0, C4<0>, C4<0>, C4<0>;
L_0x195ac50 .functor OR 1, L_0x195aa40, L_0x195abe0, C4<0>, C4<0>;
L_0x195ae50 .functor OR 1, v0x1953510_0, v0x19535b0_0, C4<0>, C4<0>;
L_0x195aec0 .functor NOT 1, v0x1953650_0, C4<0>, C4<0>, C4<0>;
L_0x195b030 .functor OR 1, L_0x195ae50, L_0x195aec0, C4<0>, C4<0>;
L_0x195b140 .functor OR 1, L_0x195b030, v0x1953790_0, C4<0>, C4<0>;
L_0x195b310 .functor AND 1, L_0x195ac50, L_0x195b140, C4<1>, C4<1>;
L_0x195b420 .functor NOT 1, v0x19535b0_0, C4<0>, C4<0>, C4<0>;
L_0x195b5b0 .functor OR 1, v0x1953510_0, L_0x195b420, C4<0>, C4<0>;
L_0x195b670 .functor OR 1, L_0x195b5b0, v0x1953650_0, C4<0>, C4<0>;
L_0x195b860 .functor OR 1, L_0x195b670, v0x1953790_0, C4<0>, C4<0>;
L_0x195b920 .functor AND 1, L_0x195b310, L_0x195b860, C4<1>, C4<1>;
L_0x195b730 .functor NOT 1, v0x1953510_0, C4<0>, C4<0>, C4<0>;
L_0x195b7a0 .functor OR 1, L_0x195b730, v0x19535b0_0, C4<0>, C4<0>;
L_0x195bb80 .functor OR 1, L_0x195b7a0, v0x1953650_0, C4<0>, C4<0>;
L_0x195bc40 .functor OR 1, L_0x195bb80, v0x1953790_0, C4<0>, C4<0>;
L_0x195be60 .functor AND 1, L_0x195b920, L_0x195bc40, C4<1>, C4<1>;
v0x1953ea0_0 .net *"_ivl_0", 0 0, L_0x1958e90;  1 drivers
v0x1953f80_0 .net *"_ivl_10", 0 0, L_0x1959490;  1 drivers
v0x1954060_0 .net *"_ivl_12", 0 0, L_0x19596a0;  1 drivers
v0x1954150_0 .net *"_ivl_14", 0 0, L_0x1959820;  1 drivers
v0x1954230_0 .net *"_ivl_16", 0 0, L_0x19598e0;  1 drivers
v0x1954360_0 .net *"_ivl_18", 0 0, L_0x19599f0;  1 drivers
v0x1954440_0 .net *"_ivl_2", 0 0, L_0x1958f20;  1 drivers
v0x1954520_0 .net *"_ivl_20", 0 0, L_0x1959b10;  1 drivers
v0x1954600_0 .net *"_ivl_22", 0 0, L_0x1959b80;  1 drivers
v0x1954770_0 .net *"_ivl_24", 0 0, L_0x1959cb0;  1 drivers
v0x1954850_0 .net *"_ivl_26", 0 0, L_0x1959dc0;  1 drivers
v0x1954930_0 .net *"_ivl_28", 0 0, L_0x1959c40;  1 drivers
v0x1954a10_0 .net *"_ivl_30", 0 0, L_0x1959f00;  1 drivers
v0x1954af0_0 .net *"_ivl_32", 0 0, L_0x195a000;  1 drivers
v0x1954bd0_0 .net *"_ivl_34", 0 0, L_0x195a110;  1 drivers
v0x1954cb0_0 .net *"_ivl_36", 0 0, L_0x195a220;  1 drivers
v0x1954d90_0 .net *"_ivl_38", 0 0, L_0x195a330;  1 drivers
v0x1954f80_0 .net *"_ivl_4", 0 0, L_0x19590c0;  1 drivers
v0x1955060_0 .net *"_ivl_40", 0 0, L_0x195a4f0;  1 drivers
v0x1955140_0 .net *"_ivl_42", 0 0, L_0x195a560;  1 drivers
v0x1955220_0 .net *"_ivl_44", 0 0, L_0x195a6e0;  1 drivers
v0x1955300_0 .net *"_ivl_48", 0 0, L_0x195a9d0;  1 drivers
v0x19553e0_0 .net *"_ivl_50", 0 0, L_0x195aa40;  1 drivers
v0x19554c0_0 .net *"_ivl_52", 0 0, L_0x195abe0;  1 drivers
v0x19555a0_0 .net *"_ivl_54", 0 0, L_0x195ac50;  1 drivers
v0x1955680_0 .net *"_ivl_56", 0 0, L_0x195ae50;  1 drivers
v0x1955760_0 .net *"_ivl_58", 0 0, L_0x195aec0;  1 drivers
v0x1955840_0 .net *"_ivl_6", 0 0, L_0x19591d0;  1 drivers
v0x1955920_0 .net *"_ivl_60", 0 0, L_0x195b030;  1 drivers
v0x1955a00_0 .net *"_ivl_62", 0 0, L_0x195b140;  1 drivers
v0x1955ae0_0 .net *"_ivl_64", 0 0, L_0x195b310;  1 drivers
v0x1955bc0_0 .net *"_ivl_66", 0 0, L_0x195b420;  1 drivers
v0x1955ca0_0 .net *"_ivl_68", 0 0, L_0x195b5b0;  1 drivers
v0x1955f90_0 .net *"_ivl_70", 0 0, L_0x195b670;  1 drivers
v0x1956070_0 .net *"_ivl_72", 0 0, L_0x195b860;  1 drivers
v0x1956150_0 .net *"_ivl_74", 0 0, L_0x195b920;  1 drivers
v0x1956230_0 .net *"_ivl_76", 0 0, L_0x195b730;  1 drivers
v0x1956310_0 .net *"_ivl_78", 0 0, L_0x195b7a0;  1 drivers
v0x19563f0_0 .net *"_ivl_8", 0 0, L_0x1959380;  1 drivers
v0x19564d0_0 .net *"_ivl_80", 0 0, L_0x195bb80;  1 drivers
v0x19565b0_0 .net *"_ivl_82", 0 0, L_0x195bc40;  1 drivers
v0x1956690_0 .net "a", 0 0, v0x1953510_0;  alias, 1 drivers
v0x1956730_0 .net "b", 0 0, v0x19535b0_0;  alias, 1 drivers
v0x1956820_0 .net "c", 0 0, v0x1953650_0;  alias, 1 drivers
v0x1956910_0 .net "d", 0 0, v0x1953790_0;  alias, 1 drivers
v0x1956a00_0 .net "out_pos", 0 0, L_0x195be60;  alias, 1 drivers
v0x1956ac0_0 .net "out_sop", 0 0, L_0x195a7a0;  alias, 1 drivers
S_0x1956c40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x190a090;
 .timescale -12 -12;
E_0x18f19f0 .event anyedge, v0x1957a30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1957a30_0;
    %nor/r;
    %assign/vec4 v0x1957a30_0, 0;
    %wait E_0x18f19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19529e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1953880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1953920_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19529e0;
T_4 ;
    %wait E_0x1908870;
    %load/vec4 v0x19539c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1953880_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19529e0;
T_5 ;
    %wait E_0x1908710;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %wait E_0x1908710;
    %load/vec4 v0x1953880_0;
    %store/vec4 v0x1953920_0, 0, 1;
    %fork t_1, S_0x1952d10;
    %jmp t_0;
    .scope S_0x1952d10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1952f50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1952f50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1908710;
    %load/vec4 v0x1952f50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1952f50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1952f50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19529e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1908870;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1953790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1953650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19535b0_0, 0;
    %assign/vec4 v0x1953510_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1953880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1953920_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x190a090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19575d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1957a30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x190a090;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19575d0_0;
    %inv;
    %store/vec4 v0x19575d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x190a090;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19536f0_0, v0x1957ba0_0, v0x19573f0_0, v0x1957490_0, v0x1957530_0, v0x1957670_0, v0x19578f0_0, v0x1957850_0, v0x19577b0_0, v0x1957710_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x190a090;
T_9 ;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1957990_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x190a090;
T_10 ;
    %wait E_0x1908870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1957990_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1957990_0, 4, 32;
    %load/vec4 v0x1957ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1957990_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1957990_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1957990_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19578f0_0;
    %load/vec4 v0x19578f0_0;
    %load/vec4 v0x1957850_0;
    %xor;
    %load/vec4 v0x19578f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1957990_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1957990_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19577b0_0;
    %load/vec4 v0x19577b0_0;
    %load/vec4 v0x1957710_0;
    %xor;
    %load/vec4 v0x19577b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1957990_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1957990_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1957990_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2013_q2/iter1/response0/top_module.sv";
