// Seed: 1950378738
module module_0 (
    input wire id_0,
    output wire id_1
    , id_15,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11
    , id_16,
    input tri1 id_12,
    input tri id_13
);
  final begin
    id_7 = id_4 > id_0;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  wand id_2
    , id_5,
    inout  tri1 id_3
);
  supply1 id_6 = 1;
  assign id_3 = 1'b0;
  or (id_3, id_1, id_2, id_6, id_5);
  module_0(
      id_2, id_0, id_2, id_1, id_2, id_3, id_3, id_3, id_2, id_3, id_3, id_1, id_1, id_3
  );
endmodule
