# ai-chip-journey

## ğŸŒŸ A 6-Month Learning Plan for AI Chip Design (Edge AI Focus)

This repository provides a structured, self-guided roadmap for **software engineers**â€”especially Android developers or general programmersâ€”who want to transition into the world of **AI chip design**, with a focus on **wearable devices**, **edge computing**, and **embedded intelligence**. It includes both foundational theory and hands-on exercises.

- â±ï¸ 1 hour per day, for 6 months (18 weeks)
- ğŸ§  Starts from computer systems and architecture
- ğŸ’¡ Covers instruction sets, dataflow/controlflow, RTL, NPU basics, edge AI workloads
- ğŸ“¦ Designed for those without a hardware background

---

## ğŸŒŸ ä¸€ä»½é¢å‘è¾¹ç¼˜æ™ºèƒ½çš„ AI èŠ¯ç‰‡è‡ªå­¦è·¯çº¿å›¾ï¼ˆ6ä¸ªæœˆï¼‰

æœ¬ä»“åº“æ˜¯ä¸º**è½¯ä»¶å·¥ç¨‹å¸ˆ**ï¼ˆå¦‚ Android å¼€å‘è€…æˆ–ä¸€èˆ¬ç¨‹åºå‘˜ï¼‰è®¾è®¡çš„ä¸€å¥—é€æ­¥å­¦ä¹ è®¡åˆ’ï¼Œç›®æ ‡æ˜¯ä»é›¶å¼€å§‹æ„å»º AI èŠ¯ç‰‡è®¾è®¡çš„ç³»ç»Ÿè®¤çŸ¥ï¼Œå°¤å…¶èšç„¦åœ¨ **å¯ç©¿æˆ´è®¾å¤‡**ã€**è¾¹ç¼˜ AI** å’Œ **æ™ºèƒ½ç»ˆç«¯** åœºæ™¯ä¸‹çš„åº”ç”¨éœ€æ±‚ã€‚

- â±ï¸ æ¯å¤©å­¦ä¹  1 å°æ—¶ï¼ŒæŒç»­ 6 ä¸ªæœˆï¼ˆå…± 18 å‘¨ï¼‰
- ğŸ“˜ ä»ã€Šæ·±å…¥ç†è§£è®¡ç®—æœºç³»ç»Ÿã€‹å…¥æ‰‹ï¼Œé€æ­¥è¿‡æ¸¡åˆ° RTL ä¸ SoC
- ğŸ§  æŒæ¡æŒ‡ä»¤é›†ã€æ•°æ®æµ/æ§åˆ¶æµã€èŠ¯ç‰‡æ¨¡å—ã€ä½åŠŸè€—å¤„ç†å™¨æ¶æ„
- ğŸ¯ æ„å»ºåˆ›æ„ AI èŠ¯ç‰‡åº”ç”¨ DEMOï¼Œæ— éœ€æµç‰‡å³å¯å…¥é—¨
- ğŸ§‘â€ğŸ’» å³ä½¿æ— ç¡¬ä»¶èƒŒæ™¯ä¹Ÿèƒ½å¿«é€Ÿä¸Šæ‰‹

---

## ğŸ“š Contents | å­¦ä¹ å†…å®¹ç»“æ„
```text
ai-chip-journey/
â”œâ”€â”€ week01-computer-basics/
â”œâ”€â”€ week02-instruction-set/
â”œâ”€â”€ week03-bus-dma-interrupt/
â”œâ”€â”€ week04-risc-cisc-assembly/
â”œâ”€â”€ week05-06-microarchitecture/
â”œâ”€â”€ week07-08-rtl-verilog/
â”œâ”€â”€ week09-10-riscv-core-design/
â”œâ”€â”€ week11-12-soc-integration/
â”œâ”€â”€ week13-14-npu-concepts/
â”œâ”€â”€ week15-16-edge-ai-workloads/
â”œâ”€â”€ week17-18-creative-demos/
â””â”€â”€ resources/ (extra links, papers, tools)

---
## ğŸ¯ Goals | é¡¹ç›®ç›®æ ‡
- ğŸ‘¨â€ğŸ’» Help programmers deeply understand AI chip architecture and its design logic  
- ğŸ§  Translate software engineering mindset into chip/AI co-design capability  
- âš™ï¸ Learn low-power edge processor concepts, ISA, memory, and SoC integration  
- ğŸ’¡ Build a creative, simulated AI chip demo without physical fabrication

---
## âœ… Recommended Background | æ¨èå­¦ä¹ èƒŒæ™¯
- ç†Ÿæ‚‰ Java/Kotlin/Python/C ç­‰ä¸»æµç¼–ç¨‹è¯­è¨€
- å¯¹æ“ä½œç³»ç»Ÿã€å†…å­˜æ¨¡å‹ã€I/O æœ‰åŸºæœ¬äº†è§£
- ä¸è¦æ±‚ç¡¬ä»¶æˆ–ç”µè·¯è®¾è®¡åŸºç¡€

## ğŸ“„ License
MIT License. æ¬¢è¿ forkã€starã€issueã€æäº¤ PR ğŸš€
