// Seed: 3457317873
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  logic id_4;
  ;
  always @(posedge id_4) deassign id_4;
  supply1 id_5;
  assign id_5 = -1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd65
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4
  );
  output wire id_1;
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    output wand id_4,
    output supply1 id_5,
    input wor id_6,
    input wand id_7,
    input wor id_8,
    output wand id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri id_15
);
  assign id_10 = id_13;
  assign id_10 = id_7;
endmodule
module module_3 #(
    parameter id_8 = 32'd59
) (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3#(.id_27(-1)),
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    input supply1 id_7,
    output wire _id_8,
    input wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output tri id_13,
    input wand id_14,
    input supply0 id_15,
    output wand id_16,
    input wor id_17,
    output uwire id_18,
    input uwire id_19,
    input tri id_20,
    input wand id_21,
    input wire id_22,
    output wor id_23,
    input supply0 id_24,
    output supply1 id_25
);
  wire id_28;
  logic [id_8 : 1] id_29;
  ;
  xor primCall (
      id_2, id_6, id_12, id_15, id_21, id_10, id_1, id_19, id_27, id_20, id_29, id_9, id_28
  );
  module_2 modCall_1 (
      id_7,
      id_22,
      id_7,
      id_1,
      id_5,
      id_18,
      id_14,
      id_20,
      id_24,
      id_25,
      id_16,
      id_6,
      id_7,
      id_9,
      id_9,
      id_17
  );
endmodule
