/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:51 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_IOP_OUT_SPDIF_0_H__
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_H__

/***************************************************************************
 *AUD_FMM_IOP_OUT_SPDIF_0
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0 0x00cb0100 /* [RW] Stream configuration */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL  0x00cb0120 /* [RW] SPDIF Control */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_0 0x00cb0124 /* [RW] Channel status bits word_0 */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_1 0x00cb0128 /* [RW] Channel status bits word_1 */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2 0x00cb012c /* [RW] Channel status bits word_2 */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST 0x00cb0130 /* [RW] Stream ramp and pause/null burst control */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_STEP_IN_OVERWRITE_MODE 0x00cb0134 /* [RW] ramp steps in overwite mode */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG 0x00cb0140 /* [RW] SPDIF formatter configuration */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0  0x00cb0160 /* [RW] MCLK configuration */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS  0x00cb0170 /* [RO] Error Status Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET 0x00cb0174 /* [WO] Error Set Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR 0x00cb0178 /* [WO] Error Clear Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK    0x00cb017c /* [RO] Mask Status Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET 0x00cb0180 /* [WO] Mask Set Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR 0x00cb0184 /* [WO] Mask Clear Register */

/***************************************************************************
 *STREAM_CFG_0 - Stream configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: ENA [31:31] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_ENA_MASK         0x80000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_ENA_SHIFT        31
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_ENA_DEFAULT      0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: reserved0 [30:28] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_reserved0_MASK   0x70000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_reserved0_SHIFT  28

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: CHANNEL_GROUPING [27:24] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_CHANNEL_GROUPING_MASK 0x0f000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_CHANNEL_GROUPING_SHIFT 24
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_CHANNEL_GROUPING_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: GROUP_ID [23:20] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_GROUP_ID_MASK    0x00f00000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_GROUP_ID_SHIFT   20
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_GROUP_ID_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: WAIT_FOR_VALID [15:15] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_WAIT_FOR_VALID_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_WAIT_FOR_VALID_SHIFT 15
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_WAIT_FOR_VALID_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_WAIT_FOR_VALID_Holdoff_request 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_WAIT_FOR_VALID_Keep_requesting 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: IGNORE_FIRST_UNDERFLOW [14:14] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_IGNORE_FIRST_UNDERFLOW_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_IGNORE_FIRST_UNDERFLOW_SHIFT 14
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_IGNORE_FIRST_UNDERFLOW_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_IGNORE_FIRST_UNDERFLOW_Ignore 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_IGNORE_FIRST_UNDERFLOW_Dont_ignore 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INIT_SM_MASK     0x00002000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INIT_SM_SHIFT    13
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INIT_SM_DEFAULT  0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INIT_SM_Init     1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INIT_SM_Normal   0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INS_INVAL_MASK   0x00001000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INS_INVAL_SHIFT  12
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_INS_INVAL_Valid  0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: reserved1 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_reserved1_MASK   0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_reserved1_SHIFT  10

/* AUD_FMM_IOP_OUT_SPDIF_0 :: STREAM_CFG_0 :: FCI_ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_FCI_ID_MASK      0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_FCI_ID_SHIFT     0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_FCI_ID_DEFAULT   0x000003ff

/***************************************************************************
 *SPDIF_CTRL - SPDIF Control
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: reserved0 [31:29] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_reserved0_MASK     0xe0000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_reserved0_SHIFT    29

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: DITHER_VALUE [28:28] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_VALUE_MASK  0x10000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_VALUE_SHIFT 28
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_VALUE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_VALUE_insert_minus_one 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_VALUE_insert_plus_one 1

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: WAIT_PCM_TO_COMP [27:23] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_WAIT_PCM_TO_COMP_MASK 0x0f800000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_WAIT_PCM_TO_COMP_SHIFT 23
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_WAIT_PCM_TO_COMP_DEFAULT 0x00000002

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: LENGTH_CODE [22:22] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_LENGTH_CODE_MASK   0x00400000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_LENGTH_CODE_SHIFT  22
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_LENGTH_CODE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_LENGTH_CODE_BYTES  1

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: OVERWRITE_DATA [21:21] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_OVERWRITE_DATA_MASK 0x00200000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_OVERWRITE_DATA_SHIFT 21
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_OVERWRITE_DATA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_OVERWRITE_DATA_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_OVERWRITE_DATA_Disable 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: COMP_OR_LINEAR [20:20] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_COMP_OR_LINEAR_MASK 0x00100000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_COMP_OR_LINEAR_SHIFT 20
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_COMP_OR_LINEAR_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_COMP_OR_LINEAR_Compressed 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_COMP_OR_LINEAR_Linear 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: FLUSH_ON_UFLOW [19:19] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_FLUSH_ON_UFLOW_MASK 0x00080000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_FLUSH_ON_UFLOW_SHIFT 19
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_FLUSH_ON_UFLOW_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_FLUSH_ON_UFLOW_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_FLUSH_ON_UFLOW_Disable 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: INSERT_ON_UFLOW [18:18] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_ON_UFLOW_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_ON_UFLOW_SHIFT 18
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_ON_UFLOW_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_ON_UFLOW_Insert 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_ON_UFLOW_Wait 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: INSERT_WHEN_DISA [17:17] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_WHEN_DISA_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_WHEN_DISA_SHIFT 17
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_WHEN_DISA_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_WHEN_DISA_Insert 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_INSERT_WHEN_DISA_No_Insert 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: SPDIF_BYPASS [16:16] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_SPDIF_BYPASS_MASK  0x00010000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_SPDIF_BYPASS_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_SPDIF_BYPASS_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_SPDIF_BYPASS_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_SPDIF_BYPASS_Disable 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: CP_TOGGLE_RATE [15:08] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_CP_TOGGLE_RATE_MASK 0x0000ff00
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_CP_TOGGLE_RATE_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_CP_TOGGLE_RATE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: DITHER_WIDTH [07:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_MASK  0x000000f0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_16 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_17 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_18 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_19 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_20 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_21 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_22 6
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_23 7
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_WIDTH_RES_24 8

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: DITHER_ENA [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_ENA_MASK    0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_ENA_SHIFT   3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_ENA_Enable  1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_DITHER_ENA_Disable 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: HOLD_CSTAT [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_HOLD_CSTAT_MASK    0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_HOLD_CSTAT_SHIFT   2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_HOLD_CSTAT_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_HOLD_CSTAT_Hold    1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_HOLD_CSTAT_Update  0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: VALIDITY [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_VALIDITY_MASK      0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_VALIDITY_SHIFT     1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_VALIDITY_DEFAULT   0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CTRL :: reserved1 [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_reserved1_MASK     0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_reserved1_SHIFT    0

/***************************************************************************
 *SPDIF_CHANSTAT_0 - Channel status bits word_0
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CHANSTAT_0 :: BITS_31_to_0 [31:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_0_BITS_31_to_0_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_0_BITS_31_to_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_0_BITS_31_to_0_DEFAULT 0x00000000

/***************************************************************************
 *SPDIF_CHANSTAT_1 - Channel status bits word_1
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CHANSTAT_1 :: BITS_63_to_32 [31:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_1_BITS_63_to_32_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_1_BITS_63_to_32_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_1_BITS_63_to_32_DEFAULT 0x00000000

/***************************************************************************
 *SPDIF_CHANSTAT_2 - Channel status bits word_2
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CHANSTAT_2 :: CHANNUM_RIGHT [31:28] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2_CHANNUM_RIGHT_MASK 0xf0000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2_CHANNUM_RIGHT_SHIFT 28
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2_CHANNUM_RIGHT_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_CHANSTAT_2 :: BITS_91_to_64 [27:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2_BITS_91_to_64_MASK 0x0fffffff
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2_BITS_91_to_64_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2_BITS_91_to_64_DEFAULT 0x00000000

/***************************************************************************
 *SPDIF_RAMP_BURST - Stream ramp and pause/null burst control
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_RAMP_BURST :: STEPSIZE [31:16] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STEPSIZE_MASK 0xffff0000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STEPSIZE_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STEPSIZE_DEFAULT 0x00004000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_RAMP_BURST :: RAMPUP_STEPS [15:06] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_RAMPUP_STEPS_MASK 0x0000ffc0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_RAMPUP_STEPS_SHIFT 6
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_RAMPUP_STEPS_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_RAMP_BURST :: STOP [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STOP_MASK    0x00000020
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STOP_SHIFT   5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STOP_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STOP_Enable  1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_STOP_Disable 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_RAMP_BURST :: TYPE [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_TYPE_MASK    0x00000010
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_TYPE_SHIFT   4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_TYPE_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_TYPE_Null    0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_TYPE_Pause   1

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_RAMP_BURST :: REP_PERIOD [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_MASK 0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_DEFAULT 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_None 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_3 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_4 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_8 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_16 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_32 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_64 6
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_1024 10
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REP_PERIOD_PER_4096 12

/***************************************************************************
 *SPDIF_RAMP_STEP_IN_OVERWRITE_MODE - ramp steps in overwite mode
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_RAMP_STEP_IN_OVERWRITE_MODE :: reserved0 [31:10] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_STEP_IN_OVERWRITE_MODE_reserved0_MASK 0xfffffc00
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_STEP_IN_OVERWRITE_MODE_reserved0_SHIFT 10

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_RAMP_STEP_IN_OVERWRITE_MODE :: RAMP_STEP_IN_OVERWRITE_MODE [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_STEP_IN_OVERWRITE_MODE_RAMP_STEP_IN_OVERWRITE_MODE_MASK 0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_STEP_IN_OVERWRITE_MODE_RAMP_STEP_IN_OVERWRITE_MODE_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_STEP_IN_OVERWRITE_MODE_RAMP_STEP_IN_OVERWRITE_MODE_DEFAULT 0x000003ff

/***************************************************************************
 *SPDIF_FORMAT_CFG - SPDIF formatter configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: reserved0 [31:26] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved0_MASK 0xfc000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved0_SHIFT 26

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: LR_SELECT [25:24] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LR_SELECT_MASK 0x03000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LR_SELECT_SHIFT 24
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LR_SELECT_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LR_SELECT_Normal 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LR_SELECT_Both_Get_Left 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LR_SELECT_Both_Get_Right 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LR_SELECT_Swap 3

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: reserved1 [23:09] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved1_MASK 0x00fffe00
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved1_SHIFT 9

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: LIMIT_TO_16_BITS [08:08] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LIMIT_TO_16_BITS_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LIMIT_TO_16_BITS_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LIMIT_TO_16_BITS_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LIMIT_TO_16_BITS_Enable_limit 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_LIMIT_TO_16_BITS_Disable_limit 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: reserved2 [07:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved2_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved2_SHIFT 4

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: PREAM_POL [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_PREAM_POL_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_PREAM_POL_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_PREAM_POL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_PREAM_POL_High 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_PREAM_POL_Transition 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: reserved3 [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved3_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_reserved3_SHIFT 2

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_DATA_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_DATA_ENABLE_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_DATA_ENABLE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_DATA_ENABLE_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_DATA_ENABLE_Disable 0

/* AUD_FMM_IOP_OUT_SPDIF_0 :: SPDIF_FORMAT_CFG :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_CLOCK_ENABLE_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_CLOCK_ENABLE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_CLOCK_ENABLE_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_CLOCK_ENABLE_Disable 0

/***************************************************************************
 *MCLK_CFG_0 - MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: MCLK_CFG_0 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_reserved0_MASK     0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_reserved0_SHIFT    20

/* AUD_FMM_IOP_OUT_SPDIF_0 :: MCLK_CFG_0 :: MCLK_RATE [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MASK     0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_MCLK_RATE_SHIFT    16
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_MCLK_RATE_DEFAULT  0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_IOP_OUT_SPDIF_0 :: MCLK_CFG_0 :: reserved1 [15:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_reserved1_MASK     0x0000fff0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_reserved1_SHIFT    4

/* AUD_FMM_IOP_OUT_SPDIF_0 :: MCLK_CFG_0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_MASK     0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_SHIFT    0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_DEFAULT  0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch1 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch2 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch3 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch1 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch2 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch3 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen0 6
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen1 7
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen2 8
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen3 9
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen4 10

/***************************************************************************
 *ESR_STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS :: reserved0 [31:06] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_reserved0_MASK     0xffffffc0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_reserved0_SHIFT    6

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS :: OVERWRITE_RAMP_UP_DONE [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_OVERWRITE_RAMP_UP_DONE_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_OVERWRITE_RAMP_UP_DONE_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_OVERWRITE_RAMP_UP_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS :: OVERWRITE_RAMP_DOWN_DONE [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_OVERWRITE_RAMP_DOWN_DONE_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_OVERWRITE_RAMP_DOWN_DONE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_OVERWRITE_RAMP_DOWN_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS :: BAD_PREAMBLE [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_BAD_PREAMBLE_MASK  0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_BAD_PREAMBLE_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_BAD_PREAMBLE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS :: RAMP_DONE [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_RAMP_DONE_MASK     0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_RAMP_DONE_SHIFT    2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_RAMP_DONE_DEFAULT  0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS :: FLOWON [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_FLOWON_MASK        0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_FLOWON_SHIFT       1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_FLOWON_DEFAULT     0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS :: STREAM_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_STREAM_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_STREAM_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_STREAM_UNDERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_SET :: reserved0 [31:06] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_reserved0_MASK 0xffffffc0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_reserved0_SHIFT 6

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_SET :: OVERWRITE_RAMP_UP_DONE [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_OVERWRITE_RAMP_UP_DONE_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_OVERWRITE_RAMP_UP_DONE_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_OVERWRITE_RAMP_UP_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_SET :: OVERWRITE_RAMP_DOWN_DONE [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_OVERWRITE_RAMP_DOWN_DONE_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_OVERWRITE_RAMP_DOWN_DONE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_OVERWRITE_RAMP_DOWN_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_SET :: BAD_PREAMBLE [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_BAD_PREAMBLE_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_BAD_PREAMBLE_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_BAD_PREAMBLE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_SET :: RAMP_DONE [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_RAMP_DONE_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_RAMP_DONE_SHIFT 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_RAMP_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_SET :: FLOWON [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_FLOWON_MASK    0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_FLOWON_SHIFT   1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_FLOWON_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_SET :: STREAM_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_STREAM_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_STREAM_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_SET_STREAM_UNDERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_CLEAR :: reserved0 [31:06] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_reserved0_MASK 0xffffffc0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_reserved0_SHIFT 6

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_CLEAR :: OVERWRITE_RAMP_UP_DONE [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_OVERWRITE_RAMP_UP_DONE_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_OVERWRITE_RAMP_UP_DONE_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_OVERWRITE_RAMP_UP_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_CLEAR :: OVERWRITE_RAMP_DOWN_DONE [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_OVERWRITE_RAMP_DOWN_DONE_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_OVERWRITE_RAMP_DOWN_DONE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_OVERWRITE_RAMP_DOWN_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_CLEAR :: BAD_PREAMBLE [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_BAD_PREAMBLE_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_BAD_PREAMBLE_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_BAD_PREAMBLE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_CLEAR :: RAMP_DONE [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_RAMP_DONE_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_RAMP_DONE_SHIFT 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_RAMP_DONE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_CLEAR :: FLOWON [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_FLOWON_MASK  0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_FLOWON_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_FLOWON_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_STATUS_CLEAR :: STREAM_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_STREAM_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_STREAM_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS_CLEAR_STREAM_UNDERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *ESR_MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK :: reserved0 [31:06] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_reserved0_MASK       0xffffffc0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_reserved0_SHIFT      6

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK :: OVERWRITE_RAMP_UP_DONE [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_OVERWRITE_RAMP_UP_DONE_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_OVERWRITE_RAMP_UP_DONE_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_OVERWRITE_RAMP_UP_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK :: OVERWRITE_RAMP_DOWN_DONE [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_OVERWRITE_RAMP_DOWN_DONE_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_OVERWRITE_RAMP_DOWN_DONE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_OVERWRITE_RAMP_DOWN_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK :: BAD_PREAMBLE [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_BAD_PREAMBLE_MASK    0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_BAD_PREAMBLE_SHIFT   3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_BAD_PREAMBLE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK :: RAMP_DONE [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_RAMP_DONE_MASK       0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_RAMP_DONE_SHIFT      2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_RAMP_DONE_DEFAULT    0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK :: FLOWON [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_FLOWON_MASK          0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_FLOWON_SHIFT         1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_FLOWON_DEFAULT       0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK :: STREAM_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_STREAM_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_STREAM_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_STREAM_UNDERFLOW_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_SET :: reserved0 [31:06] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_reserved0_MASK   0xffffffc0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_reserved0_SHIFT  6

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_SET :: OVERWRITE_RAMP_UP_DONE [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_OVERWRITE_RAMP_UP_DONE_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_OVERWRITE_RAMP_UP_DONE_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_OVERWRITE_RAMP_UP_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_SET :: OVERWRITE_RAMP_DOWN_DONE [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_OVERWRITE_RAMP_DOWN_DONE_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_OVERWRITE_RAMP_DOWN_DONE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_OVERWRITE_RAMP_DOWN_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_SET :: BAD_PREAMBLE [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_BAD_PREAMBLE_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_BAD_PREAMBLE_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_BAD_PREAMBLE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_SET :: RAMP_DONE [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_RAMP_DONE_MASK   0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_RAMP_DONE_SHIFT  2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_RAMP_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_SET :: FLOWON [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_FLOWON_MASK      0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_FLOWON_SHIFT     1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_FLOWON_DEFAULT   0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_SET :: STREAM_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_STREAM_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_STREAM_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_SET_STREAM_UNDERFLOW_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_reserved0_MASK 0xffffffc0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_reserved0_SHIFT 6

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_CLEAR :: OVERWRITE_RAMP_UP_DONE [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_OVERWRITE_RAMP_UP_DONE_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_OVERWRITE_RAMP_UP_DONE_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_OVERWRITE_RAMP_UP_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_CLEAR :: OVERWRITE_RAMP_DOWN_DONE [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_OVERWRITE_RAMP_DOWN_DONE_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_OVERWRITE_RAMP_DOWN_DONE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_OVERWRITE_RAMP_DOWN_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_CLEAR :: BAD_PREAMBLE [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_BAD_PREAMBLE_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_BAD_PREAMBLE_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_BAD_PREAMBLE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_CLEAR :: RAMP_DONE [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_RAMP_DONE_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_RAMP_DONE_SHIFT 2
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_RAMP_DONE_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_CLEAR :: FLOWON [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_FLOWON_MASK    0x00000002
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_FLOWON_SHIFT   1
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_FLOWON_DEFAULT 0x00000001

/* AUD_FMM_IOP_OUT_SPDIF_0 :: ESR_MASK_CLEAR :: STREAM_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_STREAM_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_STREAM_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK_CLEAR_STREAM_UNDERFLOW_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AUD_FMM_IOP_OUT_SPDIF_0_H__ */

/* End of File */
