Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct 16 16:19:04 2023


Cell Usage:
GTP_DFF_C                     3 uses
GTP_DFF_CE                   10 uses
GTP_GRS                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      1 use
GTP_LUT3                      4 uses
GTP_LUT4                      4 uses
GTP_LUT5                      2 uses
GTP_LUT5CARRY                 9 uses
GTP_LUT5M                     9 uses
GTP_MUX2LUT6                  1 use
GTP_PLL_E3                    1 use
GTP_ROM256X1                 31 uses
GTP_ROM32X1                   4 uses
GTP_ROM64X1                   1 use

I/O ports: 24
GTP_INBUF                   2 uses
GTP_OUTBUF                 22 uses

Mapping Summary:
Total LUTs: 285 of 22560 (1.26%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 285
Total Registers: 13 of 33840 (0.04%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 24 of 226 (10.62%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 10
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                3
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                10
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hs_dual_da_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hs_dual_da                                 | 285     | 13     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 24     | 0           | 0           | 0            | 0        | 9             | 1            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + the_instance_name                        | 266     | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipm_distributed_rom_rom_1024x10b     | 266     | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_da_wave_send                           | 19      | 13     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                        
*******************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                      
-------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           1  {sys_clk}                    
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      13           2  {u_pll_clk/u_pll_e3/CLKOUT0} 
=======================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    261.0285 MHz        20.0000         3.8310         16.169
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    16.169       0.000              0             23
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.118       0.000              0             23
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.380       0.000              0             13
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : u_da_wave_send/rd_addr[9]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  3.066
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.395 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=39)       0.973       4.368         rd_addr[0]       
                                                                                   u_da_wave_send/N15_mux9_2/I0 (GTP_LUT4)
                                   td                    0.267       4.635 f       u_da_wave_send/N15_mux9_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.099         u_da_wave_send/_N169
                                                                                   u_da_wave_send/N16/I3 (GTP_LUT5)
                                   td                    0.258       5.357 f       u_da_wave_send/N16/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       6.102         u_da_wave_send/N16
                                                                                   u_da_wave_send/N20_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.335 f       u_da_wave_send/N20_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.335         u_da_wave_send/_N78
                                                                                   u_da_wave_send/N20_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.365 r       u_da_wave_send/N20_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.365         u_da_wave_send/_N79
                                                                                   u_da_wave_send/N20_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.395 r       u_da_wave_send/N20_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.395         u_da_wave_send/_N80
                                                                                   u_da_wave_send/N20_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.425 r       u_da_wave_send/N20_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.425         u_da_wave_send/_N81
                                                                                   u_da_wave_send/N20_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.455 r       u_da_wave_send/N20_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.455         u_da_wave_send/_N82
                                                                                   u_da_wave_send/N20_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.485 r       u_da_wave_send/N20_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.485         u_da_wave_send/_N83
                                                                                   u_da_wave_send/N20_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.515 r       u_da_wave_send/N20_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.515         u_da_wave_send/_N84
                                                                                   u_da_wave_send/N20_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.545 r       u_da_wave_send/N20_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.545         u_da_wave_send/_N85
                                                                                   u_da_wave_send/N20_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.781 r       u_da_wave_send/N20_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.781         u_da_wave_send/N48 [9]
                                                                           r       u_da_wave_send/rd_addr[9]/D (GTP_DFF_CE)

 Data arrival time                                                   6.781         Logic Levels: 5  
                                                                                   Logic: 1.533ns(41.265%), Route: 2.182ns(58.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670      23.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.066                          
 clock uncertainty                                      -0.150      22.916                          

 Setup time                                              0.034      22.950                          

 Data required time                                                 22.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.950                          
 Data arrival time                                                   6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : u_da_wave_send/rd_addr[8]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  3.066
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.395 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=39)       0.973       4.368         rd_addr[0]       
                                                                                   u_da_wave_send/N15_mux9_2/I0 (GTP_LUT4)
                                   td                    0.267       4.635 f       u_da_wave_send/N15_mux9_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.099         u_da_wave_send/_N169
                                                                                   u_da_wave_send/N16/I3 (GTP_LUT5)
                                   td                    0.258       5.357 f       u_da_wave_send/N16/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       6.102         u_da_wave_send/N16
                                                                                   u_da_wave_send/N20_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.335 f       u_da_wave_send/N20_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.335         u_da_wave_send/_N78
                                                                                   u_da_wave_send/N20_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.365 r       u_da_wave_send/N20_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.365         u_da_wave_send/_N79
                                                                                   u_da_wave_send/N20_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.395 r       u_da_wave_send/N20_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.395         u_da_wave_send/_N80
                                                                                   u_da_wave_send/N20_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.425 r       u_da_wave_send/N20_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.425         u_da_wave_send/_N81
                                                                                   u_da_wave_send/N20_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.455 r       u_da_wave_send/N20_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.455         u_da_wave_send/_N82
                                                                                   u_da_wave_send/N20_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.485 r       u_da_wave_send/N20_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.485         u_da_wave_send/_N83
                                                                                   u_da_wave_send/N20_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.515 r       u_da_wave_send/N20_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.515         u_da_wave_send/_N84
                                                                                   u_da_wave_send/N20_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.751 r       u_da_wave_send/N20_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.751         u_da_wave_send/N48 [8]
                                                                           r       u_da_wave_send/rd_addr[8]/D (GTP_DFF_CE)

 Data arrival time                                                   6.751         Logic Levels: 4  
                                                                                   Logic: 1.503ns(40.787%), Route: 2.182ns(59.213%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670      23.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.066                          
 clock uncertainty                                      -0.150      22.916                          

 Setup time                                              0.034      22.950                          

 Data required time                                                 22.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.950                          
 Data arrival time                                                   6.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : u_da_wave_send/rd_addr[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  3.066
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.395 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=39)       0.973       4.368         rd_addr[0]       
                                                                                   u_da_wave_send/N15_mux9_2/I0 (GTP_LUT4)
                                   td                    0.267       4.635 f       u_da_wave_send/N15_mux9_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.099         u_da_wave_send/_N169
                                                                                   u_da_wave_send/N16/I3 (GTP_LUT5)
                                   td                    0.258       5.357 f       u_da_wave_send/N16/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       6.102         u_da_wave_send/N16
                                                                                   u_da_wave_send/N20_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.335 f       u_da_wave_send/N20_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.335         u_da_wave_send/_N78
                                                                                   u_da_wave_send/N20_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.365 r       u_da_wave_send/N20_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.365         u_da_wave_send/_N79
                                                                                   u_da_wave_send/N20_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.395 r       u_da_wave_send/N20_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.395         u_da_wave_send/_N80
                                                                                   u_da_wave_send/N20_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.425 r       u_da_wave_send/N20_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.425         u_da_wave_send/_N81
                                                                                   u_da_wave_send/N20_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.455 r       u_da_wave_send/N20_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.455         u_da_wave_send/_N82
                                                                                   u_da_wave_send/N20_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.485 r       u_da_wave_send/N20_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.485         u_da_wave_send/_N83
                                                                                   u_da_wave_send/N20_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.721 r       u_da_wave_send/N20_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.721         u_da_wave_send/N48 [7]
                                                                           r       u_da_wave_send/rd_addr[7]/D (GTP_DFF_CE)

 Data arrival time                                                   6.721         Logic Levels: 4  
                                                                                   Logic: 1.473ns(40.301%), Route: 2.182ns(59.699%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670      23.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.066                          
 clock uncertainty                                      -0.150      22.916                          

 Setup time                                              0.034      22.950                          

 Data required time                                                 22.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.950                          
 Data arrival time                                                   6.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/freq_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  3.066
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.389 f       u_da_wave_send/freq_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       4.059         u_da_wave_send/freq_cnt [0]
                                                                                   u_da_wave_send/freq_cnt[7:0]_inv/I0 (GTP_LUT1)
                                   td                    0.172       4.231 f       u_da_wave_send/freq_cnt[7:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       4.231         u_da_wave_send/N7 [0]
                                                                           f       u_da_wave_send/freq_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.231         Logic Levels: 1  
                                                                                   Logic: 0.495ns(42.489%), Route: 0.670ns(57.511%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.066                          
 clock uncertainty                                       0.000       3.066                          

 Hold time                                               0.047       3.113                          

 Data required time                                                  3.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.113                          
 Data arrival time                                                   4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/freq_cnt[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  3.066
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.389 f       u_da_wave_send/freq_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       4.030         u_da_wave_send/freq_cnt [1]
                                                                                   u_da_wave_send/N44[0]/I1 (GTP_LUT3)
                                   td                    0.245       4.275 f       u_da_wave_send/N44[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.275         u_da_wave_send/N44 [1]
                                                                           f       u_da_wave_send/freq_cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.275         Logic Levels: 1  
                                                                                   Logic: 0.568ns(46.981%), Route: 0.641ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.066                          
 clock uncertainty                                       0.000       3.066                          

 Hold time                                               0.047       3.113                          

 Data required time                                                  3.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.113                          
 Data arrival time                                                   4.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/freq_cnt[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  3.066
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.389 f       u_da_wave_send/freq_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       4.030         u_da_wave_send/freq_cnt [1]
                                                                                   u_da_wave_send/N44[1]/I1 (GTP_LUT3)
                                   td                    0.245       4.275 f       u_da_wave_send/N44[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.275         u_da_wave_send/N44 [2]
                                                                           f       u_da_wave_send/freq_cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.275         Logic Levels: 1  
                                                                                   Logic: 0.568ns(46.981%), Route: 0.641ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.066                          
 clock uncertainty                                       0.000       3.066                          

 Hold time                                               0.047       3.113                          

 Data required time                                                  3.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.113                          
 Data arrival time                                                   4.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : da_data_1[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.395 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=39)       0.973       4.368         rd_addr[0]       
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_0_14/I0 (GTP_ROM32X1)
                                   td                    0.318       4.686 f       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_0_14/Z (GTP_ROM32X1)
                                   net (fanout=1)        0.464       5.150         the_instance_name/u_ipm_distributed_rom_rom_1024x10b/_N98
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]_4/I2 (GTP_LUT3)
                                   td                    0.185       5.335 r       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.799         the_instance_name/u_ipm_distributed_rom_rom_1024x10b/_N177
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]/I3 (GTP_LUT4)
                                   td                    0.172       5.971 f       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]/Z (GTP_LUT4)
                                   net (fanout=2)        1.180       7.151         rd_data[9]       
                                                                                   da_data_1_obuf[9]/I (GTP_OUTBUF)
                                   td                    2.803       9.954 f       da_data_1_obuf[9]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.954         da_data_1[9]     
 da_data_1[9]                                                              f       da_data_1[9] (port)

 Data arrival time                                                   9.954         Logic Levels: 4  
                                                                                   Logic: 3.807ns(55.270%), Route: 3.081ns(44.730%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : da_data_2[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.395 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=39)       0.973       4.368         rd_addr[0]       
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_0_14/I0 (GTP_ROM32X1)
                                   td                    0.318       4.686 f       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_0_14/Z (GTP_ROM32X1)
                                   net (fanout=1)        0.464       5.150         the_instance_name/u_ipm_distributed_rom_rom_1024x10b/_N98
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]_4/I2 (GTP_LUT3)
                                   td                    0.185       5.335 r       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.799         the_instance_name/u_ipm_distributed_rom_rom_1024x10b/_N177
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]/I3 (GTP_LUT4)
                                   td                    0.172       5.971 f       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[9]/Z (GTP_LUT4)
                                   net (fanout=2)        1.180       7.151         rd_data[9]       
                                                                                   da_data_2_obuf[9]/I (GTP_OUTBUF)
                                   td                    2.803       9.954 f       da_data_2_obuf[9]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.954         da_data_2[9]     
 da_data_2[9]                                                              f       da_data_2[9] (port)

 Data arrival time                                                   9.954         Logic Levels: 4  
                                                                                   Logic: 3.807ns(55.270%), Route: 3.081ns(44.730%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : da_data_1[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14)       0.670       3.066         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.395 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=39)       0.973       4.368         rd_addr[0]       
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_1_0/I0 (GTP_ROM256X1)
                                   td                    0.405       4.773 f       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_1_0/Z (GTP_ROM256X1)
                                   net (fanout=1)        0.464       5.237         the_instance_name/u_ipm_distributed_rom_rom_1024x10b/_N47
                                                                                   the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[0]/I1 (GTP_LUT5M)
                                   td                    0.365       5.602 f       the_instance_name/u_ipm_distributed_rom_rom_1024x10b/mem_mux_a_3[0]/Z (GTP_LUT5M)
                                   net (fanout=2)        1.180       6.782         rd_data[0]       
                                                                                   da_data_1_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       9.585 f       da_data_1_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.585         da_data_1[0]     
 da_data_1[0]                                                              f       da_data_1[0] (port)

 Data arrival time                                                   9.585         Logic Levels: 3  
                                                                                   Logic: 3.902ns(59.856%), Route: 2.617ns(40.144%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_da_wave_send/freq_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_rst_n     
                                                                                   u_da_wave_send/N32/I1 (GTP_LUT2)
                                   td                    0.172       2.474 f       u_da_wave_send/N32/Z (GTP_LUT2)
                                   net (fanout=13)       0.641       3.115         u_da_wave_send/N32
                                                                           f       u_da_wave_send/freq_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   3.115         Logic Levels: 2  
                                                                                   Logic: 1.383ns(44.398%), Route: 1.732ns(55.602%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_da_wave_send/freq_cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_rst_n     
                                                                                   u_da_wave_send/N32/I1 (GTP_LUT2)
                                   td                    0.172       2.474 f       u_da_wave_send/N32/Z (GTP_LUT2)
                                   net (fanout=13)       0.641       3.115         u_da_wave_send/N32
                                                                           f       u_da_wave_send/freq_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   3.115         Logic Levels: 2  
                                                                                   Logic: 1.383ns(44.398%), Route: 1.732ns(55.602%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_da_wave_send/freq_cnt[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_rst_n     
                                                                                   u_da_wave_send/N32/I1 (GTP_LUT2)
                                   td                    0.172       2.474 f       u_da_wave_send/N32/Z (GTP_LUT2)
                                   net (fanout=13)       0.641       3.115         u_da_wave_send/N32
                                                                           f       u_da_wave_send/freq_cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   3.115         Logic Levels: 2  
                                                                                   Logic: 1.383ns(44.398%), Route: 1.732ns(55.602%)
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_da_wave_send/freq_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_da_wave_send/freq_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_da_wave_send/freq_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------+
| Type       | File Name                                                                  
+------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/25G/33_hs_dual_da/prj/compile/hs_dual_da_comp.adf               
|            | D:/Desktop/25G/33_hs_dual_da/prj/hs_dual_da.fdc                            
| Output     | D:/Desktop/25G/33_hs_dual_da/prj/synthesize/hs_dual_da_syn.adf             
|            | D:/Desktop/25G/33_hs_dual_da/prj/synthesize/hs_dual_da_syn.vm              
|            | D:/Desktop/25G/33_hs_dual_da/prj/synthesize/hs_dual_da_controlsets.txt     
|            | D:/Desktop/25G/33_hs_dual_da/prj/synthesize/snr.db                         
|            | D:/Desktop/25G/33_hs_dual_da/prj/synthesize/hs_dual_da.snr                 
+------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 232 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
