
9_I2C_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a68  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  08004b78  08004b78  00014b78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005040  08005040  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  08005040  08005040  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005040  08005040  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005040  08005040  00015040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005044  08005044  00015044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08005048  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  200001d0  08005218  000201d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  08005218  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000068aa  00000000  00000000  000201f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011a9  00000000  00000000  00026aa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000280  00000000  00000000  00027c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001f8  00000000  00000000  00027ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000127f8  00000000  00000000  000280c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000054fa  00000000  00000000  0003a8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005ab35  00000000  00000000  0003fdba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0009a8ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a28  00000000  00000000  0009a944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000b4  00000000  00000000  0009c36c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  0009c420  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d0 	.word	0x200001d0
 800012c:	00000000 	.word	0x00000000
 8000130:	08004b60 	.word	0x08004b60

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d4 	.word	0x200001d4
 800014c:	08004b60 	.word	0x08004b60

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <I2C_Read>:
//Fucntion Definitions


//2- i2c Read
void I2C_Read(uint8_t ADDR, uint8_t *i2cBif, uint8_t NofData)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
 8000f50:	4613      	mov	r3, r2
 8000f52:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cBuf[2];
	uint8_t MPUADDR;
	//Need to Shift address to make it proper to i2c operation
	MPUADDR = (MPU_ADDR<<1);
 8000f54:	23d0      	movs	r3, #208	; 0xd0
 8000f56:	73fb      	strb	r3, [r7, #15]
	i2cBuf[0] = ADDR;
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	733b      	strb	r3, [r7, #12]
	I2C_TRANSMIT(MPUADDR, i2cBuf, 1, 50);
 8000f5c:	f107 010c 	add.w	r1, r7, #12
 8000f60:	7bf8      	ldrb	r0, [r7, #15]
 8000f62:	2332      	movs	r3, #50	; 0x32
 8000f64:	2201      	movs	r2, #1
 8000f66:	f000 fb95 	bl	8001694 <i2c_I2C1_masterTransmit>
	I2C_RECEIVE(MPUADDR, i2cBif, NofData, 100);
 8000f6a:	79ba      	ldrb	r2, [r7, #6]
 8000f6c:	7bf8      	ldrb	r0, [r7, #15]
 8000f6e:	2364      	movs	r3, #100	; 0x64
 8000f70:	6839      	ldr	r1, [r7, #0]
 8000f72:	f000 fc2b 	bl	80017cc <i2c_I2C1_masterReceive>
}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <I2C_Write8>:

//3- i2c Write
void I2C_Write8(uint8_t ADDR, uint8_t data)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b084      	sub	sp, #16
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	4603      	mov	r3, r0
 8000f86:	460a      	mov	r2, r1
 8000f88:	71fb      	strb	r3, [r7, #7]
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData[2];
	i2cData[0] = ADDR;
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	733b      	strb	r3, [r7, #12]
	i2cData[1] = data;
 8000f92:	79bb      	ldrb	r3, [r7, #6]
 8000f94:	737b      	strb	r3, [r7, #13]
	uint8_t MPUADDR = (MPU_ADDR<<1);
 8000f96:	23d0      	movs	r3, #208	; 0xd0
 8000f98:	73fb      	strb	r3, [r7, #15]
	I2C_TRANSMIT(MPUADDR, i2cData, 2,100);
 8000f9a:	f107 010c 	add.w	r1, r7, #12
 8000f9e:	7bf8      	ldrb	r0, [r7, #15]
 8000fa0:	2364      	movs	r3, #100	; 0x64
 8000fa2:	2202      	movs	r2, #2
 8000fa4:	f000 fb76 	bl	8001694 <i2c_I2C1_masterTransmit>
}
 8000fa8:	bf00      	nop
 8000faa:	3710      	adds	r7, #16
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <MPU6050_Config>:

//4- MPU6050 Initialaztion Configuration 
void MPU6050_Config(MPU_ConfigTypeDef *config)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
	uint8_t Buffer = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	73fb      	strb	r3, [r7, #15]
	//Clock Source 
	//Reset Device
	I2C_Write8(PWR_MAGT_1_REG, 0x80);
 8000fbc:	2180      	movs	r1, #128	; 0x80
 8000fbe:	206b      	movs	r0, #107	; 0x6b
 8000fc0:	f7ff ffdd 	bl	8000f7e <I2C_Write8>
	HAL_Delay(100);
 8000fc4:	2064      	movs	r0, #100	; 0x64
 8000fc6:	f000 fed5 	bl	8001d74 <rcc_msDelay>
	Buffer = config ->ClockSource & 0x07; //change the 7th bits of register
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	73fb      	strb	r3, [r7, #15]
	Buffer |= (config ->Sleep_Mode_Bit << 6) &0x40; // change only the 7th bit in the register
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	791b      	ldrb	r3, [r3, #4]
 8000fd8:	019b      	lsls	r3, r3, #6
 8000fda:	b25b      	sxtb	r3, r3
 8000fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fe0:	b25a      	sxtb	r2, r3
 8000fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(PWR_MAGT_1_REG, Buffer);
 8000fec:	7bfb      	ldrb	r3, [r7, #15]
 8000fee:	4619      	mov	r1, r3
 8000ff0:	206b      	movs	r0, #107	; 0x6b
 8000ff2:	f7ff ffc4 	bl	8000f7e <I2C_Write8>
	HAL_Delay(100); // should wait 10ms after changeing the clock setting.
 8000ff6:	2064      	movs	r0, #100	; 0x64
 8000ff8:	f000 febc 	bl	8001d74 <rcc_msDelay>
	
	//Set the Digital Low Pass Filter
	Buffer = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	73fb      	strb	r3, [r7, #15]
	Buffer = config->CONFIG_DLPF & 0x07;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	78db      	ldrb	r3, [r3, #3]
 8001004:	f003 0307 	and.w	r3, r3, #7
 8001008:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(CONFIG_REG, Buffer);
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	4619      	mov	r1, r3
 800100e:	201a      	movs	r0, #26
 8001010:	f7ff ffb5 	bl	8000f7e <I2C_Write8>
	
	//Select the Gyroscope Full Scale Range
	Buffer = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Gyro_Full_Scale << 3) & 0x18;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	785b      	ldrb	r3, [r3, #1]
 800101c:	00db      	lsls	r3, r3, #3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	f003 0318 	and.w	r3, r3, #24
 8001024:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(GYRO_CONFIG_REG, Buffer);
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	4619      	mov	r1, r3
 800102a:	201b      	movs	r0, #27
 800102c:	f7ff ffa7 	bl	8000f7e <I2C_Write8>
	
	//Select the Accelerometer Full Scale Range 
	Buffer = 0; 
 8001030:	2300      	movs	r3, #0
 8001032:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Accel_Full_Scale << 3) & 0x18;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	789b      	ldrb	r3, [r3, #2]
 8001038:	00db      	lsls	r3, r3, #3
 800103a:	b2db      	uxtb	r3, r3
 800103c:	f003 0318 	and.w	r3, r3, #24
 8001040:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(ACCEL_CONFIG_REG, Buffer);
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	4619      	mov	r1, r3
 8001046:	201c      	movs	r0, #28
 8001048:	f7ff ff99 	bl	8000f7e <I2C_Write8>
	//Set SRD To Default
	MPU6050_Set_SMPRT_DIV(0x04);
 800104c:	2004      	movs	r0, #4
 800104e:	f000 f857 	bl	8001100 <MPU6050_Set_SMPRT_DIV>
	
	
	//Accelerometer Scaling Factor, Set the Accelerometer and Gyroscope Scaling Factor
	switch (config->Accel_Full_Scale)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	789b      	ldrb	r3, [r3, #2]
 8001056:	2b03      	cmp	r3, #3
 8001058:	d81a      	bhi.n	8001090 <MPU6050_Config+0xe0>
 800105a:	a201      	add	r2, pc, #4	; (adr r2, 8001060 <MPU6050_Config+0xb0>)
 800105c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001060:	08001071 	.word	0x08001071
 8001064:	08001079 	.word	0x08001079
 8001068:	08001081 	.word	0x08001081
 800106c:	08001089 	.word	0x08001089
	{
		case AFS_SEL_2g:
			accelScalingFactor = (2000.0f/32768.0f);
 8001070:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <MPU6050_Config+0x12c>)
 8001072:	4a1b      	ldr	r2, [pc, #108]	; (80010e0 <MPU6050_Config+0x130>)
 8001074:	601a      	str	r2, [r3, #0]
			break;
 8001076:	e00c      	b.n	8001092 <MPU6050_Config+0xe2>
		
		case AFS_SEL_4g:
			accelScalingFactor = (4000.0f/32768.0f);
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <MPU6050_Config+0x12c>)
 800107a:	4a1a      	ldr	r2, [pc, #104]	; (80010e4 <MPU6050_Config+0x134>)
 800107c:	601a      	str	r2, [r3, #0]
				break;
 800107e:	e008      	b.n	8001092 <MPU6050_Config+0xe2>
		
		case AFS_SEL_8g:
			accelScalingFactor = (8000.0f/32768.0f);
 8001080:	4b16      	ldr	r3, [pc, #88]	; (80010dc <MPU6050_Config+0x12c>)
 8001082:	4a19      	ldr	r2, [pc, #100]	; (80010e8 <MPU6050_Config+0x138>)
 8001084:	601a      	str	r2, [r3, #0]
			break;
 8001086:	e004      	b.n	8001092 <MPU6050_Config+0xe2>
		
		case AFS_SEL_16g:
			accelScalingFactor = (16000.0f/32768.0f);
 8001088:	4b14      	ldr	r3, [pc, #80]	; (80010dc <MPU6050_Config+0x12c>)
 800108a:	4a18      	ldr	r2, [pc, #96]	; (80010ec <MPU6050_Config+0x13c>)
 800108c:	601a      	str	r2, [r3, #0]
			break;
 800108e:	e000      	b.n	8001092 <MPU6050_Config+0xe2>
		
		default:
			break;
 8001090:	bf00      	nop
	}
	//Gyroscope Scaling Factor 
	switch (config->Gyro_Full_Scale)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	785b      	ldrb	r3, [r3, #1]
 8001096:	2b03      	cmp	r3, #3
 8001098:	d81a      	bhi.n	80010d0 <MPU6050_Config+0x120>
 800109a:	a201      	add	r2, pc, #4	; (adr r2, 80010a0 <MPU6050_Config+0xf0>)
 800109c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a0:	080010b1 	.word	0x080010b1
 80010a4:	080010b9 	.word	0x080010b9
 80010a8:	080010c1 	.word	0x080010c1
 80010ac:	080010c9 	.word	0x080010c9
	{
		case FS_SEL_250:
			gyroScalingFactor = 250.0f/32768.0f;
 80010b0:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <MPU6050_Config+0x140>)
 80010b2:	4a10      	ldr	r2, [pc, #64]	; (80010f4 <MPU6050_Config+0x144>)
 80010b4:	601a      	str	r2, [r3, #0]
			break;
 80010b6:	e00c      	b.n	80010d2 <MPU6050_Config+0x122>
		
		case FS_SEL_500:
				gyroScalingFactor = 500.0f/32768.0f;
 80010b8:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <MPU6050_Config+0x140>)
 80010ba:	4a0f      	ldr	r2, [pc, #60]	; (80010f8 <MPU6050_Config+0x148>)
 80010bc:	601a      	str	r2, [r3, #0]
				break;
 80010be:	e008      	b.n	80010d2 <MPU6050_Config+0x122>
		
		case FS_SEL_1000:
			gyroScalingFactor = 1000.0f/32768.0f;
 80010c0:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <MPU6050_Config+0x140>)
 80010c2:	4a0e      	ldr	r2, [pc, #56]	; (80010fc <MPU6050_Config+0x14c>)
 80010c4:	601a      	str	r2, [r3, #0]
			break;
 80010c6:	e004      	b.n	80010d2 <MPU6050_Config+0x122>
		
		case FS_SEL_2000:
			gyroScalingFactor = 2000.0f/32768.0f;
 80010c8:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <MPU6050_Config+0x140>)
 80010ca:	4a05      	ldr	r2, [pc, #20]	; (80010e0 <MPU6050_Config+0x130>)
 80010cc:	601a      	str	r2, [r3, #0]
			break;
 80010ce:	e000      	b.n	80010d2 <MPU6050_Config+0x122>
		
		default:
			break;
 80010d0:	bf00      	nop
	}
	
}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200001ec 	.word	0x200001ec
 80010e0:	3d7a0000 	.word	0x3d7a0000
 80010e4:	3dfa0000 	.word	0x3dfa0000
 80010e8:	3e7a0000 	.word	0x3e7a0000
 80010ec:	3efa0000 	.word	0x3efa0000
 80010f0:	200001f0 	.word	0x200001f0
 80010f4:	3bfa0000 	.word	0x3bfa0000
 80010f8:	3c7a0000 	.word	0x3c7a0000
 80010fc:	3cfa0000 	.word	0x3cfa0000

08001100 <MPU6050_Set_SMPRT_DIV>:
	return Buffer;
}

//6- Set Sample Rate Divider
void MPU6050_Set_SMPRT_DIV(uint8_t SMPRTvalue)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(SMPLRT_DIV_REG, SMPRTvalue);
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	4619      	mov	r1, r3
 800110e:	2019      	movs	r0, #25
 8001110:	f7ff ff35 	bl	8000f7e <I2C_Write8>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <MPU6050_Get_Accel_RawData>:
	
}

//9- Get Accel Raw Data
void MPU6050_Get_Accel_RawData(RawData_Def *rawDef)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	uint8_t i2cBuf[2];
	uint8_t AcceArr[6], GyroArr[6];
	
	I2C_Read(INT_STATUS_REG, &i2cBuf[1],1);
 8001124:	f107 031c 	add.w	r3, r7, #28
 8001128:	3301      	adds	r3, #1
 800112a:	2201      	movs	r2, #1
 800112c:	4619      	mov	r1, r3
 800112e:	203a      	movs	r0, #58	; 0x3a
 8001130:	f7ff ff08 	bl	8000f44 <I2C_Read>
	if((i2cBuf[1]&&0x01))
 8001134:	7f7b      	ldrb	r3, [r7, #29]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d04f      	beq.n	80011da <MPU6050_Get_Accel_RawData+0xbe>
	{
		I2C_Read(ACCEL_XOUT_H_REG, AcceArr,6);
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	2206      	movs	r2, #6
 8001140:	4619      	mov	r1, r3
 8001142:	203b      	movs	r0, #59	; 0x3b
 8001144:	f7ff fefe 	bl	8000f44 <I2C_Read>
		
		//Accel Raw Data
		rawDef->x = ((AcceArr[0]<<8) + AcceArr[1]); // x-Axis
 8001148:	7d3b      	ldrb	r3, [r7, #20]
 800114a:	b29b      	uxth	r3, r3
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	b29a      	uxth	r2, r3
 8001150:	7d7b      	ldrb	r3, [r7, #21]
 8001152:	b29b      	uxth	r3, r3
 8001154:	4413      	add	r3, r2
 8001156:	b29b      	uxth	r3, r3
 8001158:	b21a      	sxth	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	801a      	strh	r2, [r3, #0]
		rawDef->y = ((AcceArr[2]<<8) + AcceArr[3]); // y-Axis
 800115e:	7dbb      	ldrb	r3, [r7, #22]
 8001160:	b29b      	uxth	r3, r3
 8001162:	021b      	lsls	r3, r3, #8
 8001164:	b29a      	uxth	r2, r3
 8001166:	7dfb      	ldrb	r3, [r7, #23]
 8001168:	b29b      	uxth	r3, r3
 800116a:	4413      	add	r3, r2
 800116c:	b29b      	uxth	r3, r3
 800116e:	b21a      	sxth	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	805a      	strh	r2, [r3, #2]
		rawDef->z = ((AcceArr[4]<<8) + AcceArr[5]); // z-Axis
 8001174:	7e3b      	ldrb	r3, [r7, #24]
 8001176:	b29b      	uxth	r3, r3
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	b29a      	uxth	r2, r3
 800117c:	7e7b      	ldrb	r3, [r7, #25]
 800117e:	b29b      	uxth	r3, r3
 8001180:	4413      	add	r3, r2
 8001182:	b29b      	uxth	r3, r3
 8001184:	b21a      	sxth	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	809a      	strh	r2, [r3, #4]
		//Gyro Raw Data
		I2C_Read(GYRO_XOUT_H_REG, GyroArr,6);
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	2206      	movs	r2, #6
 8001190:	4619      	mov	r1, r3
 8001192:	2043      	movs	r0, #67	; 0x43
 8001194:	f7ff fed6 	bl	8000f44 <I2C_Read>
		GyroRW[0] = ((GyroArr[0]<<8) + GyroArr[1]);
 8001198:	7b3b      	ldrb	r3, [r7, #12]
 800119a:	b29b      	uxth	r3, r3
 800119c:	021b      	lsls	r3, r3, #8
 800119e:	b29a      	uxth	r2, r3
 80011a0:	7b7b      	ldrb	r3, [r7, #13]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	4413      	add	r3, r2
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	b21a      	sxth	r2, r3
 80011aa:	4b0e      	ldr	r3, [pc, #56]	; (80011e4 <MPU6050_Get_Accel_RawData+0xc8>)
 80011ac:	801a      	strh	r2, [r3, #0]
		GyroRW[1] = (GyroArr[2]<<8) + GyroArr[3];
 80011ae:	7bbb      	ldrb	r3, [r7, #14]
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	021b      	lsls	r3, r3, #8
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	4413      	add	r3, r2
 80011bc:	b29b      	uxth	r3, r3
 80011be:	b21a      	sxth	r2, r3
 80011c0:	4b08      	ldr	r3, [pc, #32]	; (80011e4 <MPU6050_Get_Accel_RawData+0xc8>)
 80011c2:	805a      	strh	r2, [r3, #2]
		GyroRW[2] = ((GyroArr[4]<<8) + GyroArr[5]);
 80011c4:	7c3b      	ldrb	r3, [r7, #16]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	021b      	lsls	r3, r3, #8
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	7c7b      	ldrb	r3, [r7, #17]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	4413      	add	r3, r2
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	4b03      	ldr	r3, [pc, #12]	; (80011e4 <MPU6050_Get_Accel_RawData+0xc8>)
 80011d8:	809a      	strh	r2, [r3, #4]
	}
}
 80011da:	bf00      	nop
 80011dc:	3720      	adds	r7, #32
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200001f4 	.word	0x200001f4

080011e8 <MPU6050_Get_Accel_Scale>:

//10- Get Accel scaled data (g unit of gravity, 1g = 9.81m/s2)
void MPU6050_Get_Accel_Scale(ScaledData_Def *scaledDef)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

	RawData_Def AccelRData;
	MPU6050_Get_Accel_RawData(&AccelRData);
 80011f0:	f107 0308 	add.w	r3, r7, #8
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ff91 	bl	800111c <MPU6050_Get_Accel_RawData>
	
	//Accel Scale data 
	scaledDef->x = ((AccelRData.x+0.0f)*accelScalingFactor);
 80011fa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fcfc 	bl	8000bfc <__aeabi_i2f>
 8001204:	4603      	mov	r3, r0
 8001206:	f04f 0100 	mov.w	r1, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff fc42 	bl	8000a94 <__addsf3>
 8001210:	4603      	mov	r3, r0
 8001212:	461a      	mov	r2, r3
 8001214:	4b1d      	ldr	r3, [pc, #116]	; (800128c <MPU6050_Get_Accel_Scale+0xa4>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4619      	mov	r1, r3
 800121a:	4610      	mov	r0, r2
 800121c:	f7ff fd42 	bl	8000ca4 <__aeabi_fmul>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	601a      	str	r2, [r3, #0]
	scaledDef->y = ((AccelRData.y+0.0f)*accelScalingFactor);
 8001228:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fce5 	bl	8000bfc <__aeabi_i2f>
 8001232:	4603      	mov	r3, r0
 8001234:	f04f 0100 	mov.w	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fc2b 	bl	8000a94 <__addsf3>
 800123e:	4603      	mov	r3, r0
 8001240:	461a      	mov	r2, r3
 8001242:	4b12      	ldr	r3, [pc, #72]	; (800128c <MPU6050_Get_Accel_Scale+0xa4>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4619      	mov	r1, r3
 8001248:	4610      	mov	r0, r2
 800124a:	f7ff fd2b 	bl	8000ca4 <__aeabi_fmul>
 800124e:	4603      	mov	r3, r0
 8001250:	461a      	mov	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	605a      	str	r2, [r3, #4]
	scaledDef->z = ((AccelRData.z+0.0f)*accelScalingFactor);
 8001256:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fcce 	bl	8000bfc <__aeabi_i2f>
 8001260:	4603      	mov	r3, r0
 8001262:	f04f 0100 	mov.w	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fc14 	bl	8000a94 <__addsf3>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <MPU6050_Get_Accel_Scale+0xa4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4619      	mov	r1, r3
 8001276:	4610      	mov	r0, r2
 8001278:	f7ff fd14 	bl	8000ca4 <__aeabi_fmul>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	609a      	str	r2, [r3, #8]
}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	200001ec 	.word	0x200001ec

08001290 <main>:

float x_mpu,y_mpu,z_mpu;
int count;

int main(void)
{
 8001290:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001294:	b08a      	sub	sp, #40	; 0x28
 8001296:	af04      	add	r7, sp, #16
  // Configure 72MHz clock
  rcc_HSE_config();
 8001298:	f000 fca6 	bl	8001be8 <rcc_HSE_config>
  rcc_SysTick_config();
 800129c:	f000 fd2a 	bl	8001cf4 <rcc_SysTick_config>
  // UART configuration
  uart_UART1_GPIO_config();
 80012a0:	f000 fd88 	bl	8001db4 <uart_UART1_GPIO_config>
  uart_UART1_config();
 80012a4:	f000 fdbc 	bl	8001e20 <uart_UART1_config>
  // LED configuration
  gpio_LED_config();
 80012a8:	f000 f8a0 	bl	80013ec <gpio_LED_config>
  // Button configuration
  gpio_PB_config();
 80012ac:	f000 f8d6 	bl	800145c <gpio_PB_config>
  // Slide switch configuration
  gpio_SW_config();
 80012b0:	f000 f8fc 	bl	80014ac <gpio_SW_config>
  // I2C configuration
  i2c_I2C1_GPIO_config();
 80012b4:	f000 f93c 	bl	8001530 <i2c_I2C1_GPIO_config>
  i2c_I2C1_config();
 80012b8:	f000 f964 	bl	8001584 <i2c_I2C1_config>

  // Test slave address
  if(i2c_I2C1_isSlaveAddressExist(MPU6050_I2C_ADDR, 10))
 80012bc:	210a      	movs	r1, #10
 80012be:	20d0      	movs	r0, #208	; 0xd0
 80012c0:	f000 f988 	bl	80015d4 <i2c_I2C1_isSlaveAddressExist>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d007      	beq.n	80012da <main+0x4a>
  {
    printf("I2C Device with address 0x%02X is detected successfully\n", MPU6050_I2C_ADDR);
 80012ca:	21d0      	movs	r1, #208	; 0xd0
 80012cc:	4827      	ldr	r0, [pc, #156]	; (800136c <main+0xdc>)
 80012ce:	f001 fba7 	bl	8002a20 <iprintf>
    gpio_LED_write(1);
 80012d2:	2001      	movs	r0, #1
 80012d4:	f000 f8a6 	bl	8001424 <gpio_LED_write>
 80012d8:	e006      	b.n	80012e8 <main+0x58>
  }
  else
  {
    printf("Failed to detect I2C device with address 0x%02X\n", MPU6050_I2C_ADDR);
 80012da:	21d0      	movs	r1, #208	; 0xd0
 80012dc:	4824      	ldr	r0, [pc, #144]	; (8001370 <main+0xe0>)
 80012de:	f001 fb9f 	bl	8002a20 <iprintf>
    gpio_LED_write(0);
 80012e2:	2000      	movs	r0, #0
 80012e4:	f000 f89e 	bl	8001424 <gpio_LED_write>
//      break;
//    }
//  }
  // Read Who Am I register
  uint8_t data;
  I2C_Read(117, &data, 1);
 80012e8:	f107 0317 	add.w	r3, r7, #23
 80012ec:	2201      	movs	r2, #1
 80012ee:	4619      	mov	r1, r3
 80012f0:	2075      	movs	r0, #117	; 0x75
 80012f2:	f7ff fe27 	bl	8000f44 <I2C_Read>
  printf("WHO_AM_I REGISTER VALUE: 0x%02X\n", data);
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	4619      	mov	r1, r3
 80012fa:	481e      	ldr	r0, [pc, #120]	; (8001374 <main+0xe4>)
 80012fc:	f001 fb90 	bl	8002a20 <iprintf>

  // Read accelerometer x, y, z values
  MPU_ConfigTypeDef myConfig;
  myConfig.Accel_Full_Scale = AFS_SEL_4g;
 8001300:	2301      	movs	r3, #1
 8001302:	74bb      	strb	r3, [r7, #18]
  myConfig.ClockSource = Internal_8MHz;
 8001304:	2300      	movs	r3, #0
 8001306:	743b      	strb	r3, [r7, #16]
  myConfig.CONFIG_DLPF = DLPF_184A_188G_Hz;
 8001308:	2301      	movs	r3, #1
 800130a:	74fb      	strb	r3, [r7, #19]
  myConfig.Sleep_Mode_Bit = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	753b      	strb	r3, [r7, #20]
  myConfig.Gyro_Full_Scale = FS_SEL_500;
 8001310:	2301      	movs	r3, #1
 8001312:	747b      	strb	r3, [r7, #17]
  MPU6050_Config(&myConfig);
 8001314:	f107 0310 	add.w	r3, r7, #16
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fe49 	bl	8000fb0 <MPU6050_Config>
  ScaledData_Def myAccel;

  while(1)
  {
    MPU6050_Get_Accel_Scale(&myAccel);
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff61 	bl	80011e8 <MPU6050_Get_Accel_Scale>
    printf("Accel: X = %.2f, Y = %.2f, Z = %.2f\n", myAccel.x, myAccel.y, myAccel.z);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f87d 	bl	8000428 <__aeabi_f2d>
 800132e:	4680      	mov	r8, r0
 8001330:	4689      	mov	r9, r1
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff f877 	bl	8000428 <__aeabi_f2d>
 800133a:	4604      	mov	r4, r0
 800133c:	460d      	mov	r5, r1
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f871 	bl	8000428 <__aeabi_f2d>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800134e:	e9cd 4500 	strd	r4, r5, [sp]
 8001352:	4642      	mov	r2, r8
 8001354:	464b      	mov	r3, r9
 8001356:	4808      	ldr	r0, [pc, #32]	; (8001378 <main+0xe8>)
 8001358:	f001 fb62 	bl	8002a20 <iprintf>
    printf("----------------------------------------\n\n");
 800135c:	4807      	ldr	r0, [pc, #28]	; (800137c <main+0xec>)
 800135e:	f001 fbe5 	bl	8002b2c <puts>
    rcc_msDelay(500);
 8001362:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001366:	f000 fd05 	bl	8001d74 <rcc_msDelay>
    MPU6050_Get_Accel_Scale(&myAccel);
 800136a:	e7d8      	b.n	800131e <main+0x8e>
 800136c:	08004b78 	.word	0x08004b78
 8001370:	08004bb4 	.word	0x08004bb4
 8001374:	08004be8 	.word	0x08004be8
 8001378:	08004c0c 	.word	0x08004c0c
 800137c:	08004c34 	.word	0x08004c34

08001380 <__io_putchar>:

int __io_putchar(int ch);
int _write(int file, char *ptr, int len);

int __io_putchar(int ch)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint8_t c[1];
  c[0] = ch & 0x00FF;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	733b      	strb	r3, [r7, #12]
  uart_UART1_transmit(&c[0], 1, 100);
 800138e:	f107 030c 	add.w	r3, r7, #12
 8001392:	2264      	movs	r2, #100	; 0x64
 8001394:	2101      	movs	r1, #1
 8001396:	4618      	mov	r0, r3
 8001398:	f000 fd9e 	bl	8001ed8 <uart_UART1_transmit>
  return ch;
 800139c:	687b      	ldr	r3, [r7, #4]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <_write>:

int _write(int file, char *ptr, int len)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	60f8      	str	r0, [r7, #12]
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
  for(int DataIdx = 0; DataIdx < len; DataIdx++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	e009      	b.n	80013cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	1c5a      	adds	r2, r3, #1
 80013bc:	60ba      	str	r2, [r7, #8]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ffdd 	bl	8001380 <__io_putchar>
  for(int DataIdx = 0; DataIdx < len; DataIdx++)
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	3301      	adds	r3, #1
 80013ca:	617b      	str	r3, [r7, #20]
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	dbf1      	blt.n	80013b8 <_write+0x12>
  }
  return len;
 80013d4:	687b      	ldr	r3, [r7, #4]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
	...

080013ec <gpio_LED_config>:

/**
 * @brief LED GPIO configuration (PC13)
 */
void gpio_LED_config()
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  // Enable clock for portC in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 80013f0:	4b0a      	ldr	r3, [pc, #40]	; (800141c <gpio_LED_config+0x30>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a09      	ldr	r2, [pc, #36]	; (800141c <gpio_LED_config+0x30>)
 80013f6:	f043 0310 	orr.w	r3, r3, #16
 80013fa:	6193      	str	r3, [r2, #24]
  // 50MHz output mode
  GPIOC->CRH |= (GPIO_CRH_MODE13);
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <gpio_LED_config+0x34>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	4a07      	ldr	r2, [pc, #28]	; (8001420 <gpio_LED_config+0x34>)
 8001402:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8001406:	6053      	str	r3, [r2, #4]
  // Output push-pull
  GPIOC->CRH &= ~(GPIO_CRH_CNF13);
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <gpio_LED_config+0x34>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	4a04      	ldr	r2, [pc, #16]	; (8001420 <gpio_LED_config+0x34>)
 800140e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001412:	6053      	str	r3, [r2, #4]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr
 800141c:	40021000 	.word	0x40021000
 8001420:	40011000 	.word	0x40011000

08001424 <gpio_LED_write>:

/**
 * @brief Write/Toggle LED functions
 */
void gpio_LED_write(bool state)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  // LED on
  if(state)
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d006      	beq.n	8001442 <gpio_LED_write+0x1e>
  {
    GPIOC->ODR &= ~GPIO_ODR_ODR13;
 8001434:	4b08      	ldr	r3, [pc, #32]	; (8001458 <gpio_LED_write+0x34>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	4a07      	ldr	r2, [pc, #28]	; (8001458 <gpio_LED_write+0x34>)
 800143a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800143e:	60d3      	str	r3, [r2, #12]
  // LED off
  else
  {
    GPIOC->ODR |= GPIO_ODR_ODR13;
  }
}
 8001440:	e005      	b.n	800144e <gpio_LED_write+0x2a>
    GPIOC->ODR |= GPIO_ODR_ODR13;
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <gpio_LED_write+0x34>)
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	4a04      	ldr	r2, [pc, #16]	; (8001458 <gpio_LED_write+0x34>)
 8001448:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800144c:	60d3      	str	r3, [r2, #12]
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr
 8001458:	40011000 	.word	0x40011000

0800145c <gpio_PB_config>:

/**
 * @brief Button configuration (PA0)
 */
void gpio_PB_config()
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  // Enable clock for portA in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001460:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <gpio_PB_config+0x48>)
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	4a0f      	ldr	r2, [pc, #60]	; (80014a4 <gpio_PB_config+0x48>)
 8001466:	f043 0304 	orr.w	r3, r3, #4
 800146a:	6193      	str	r3, [r2, #24]
  // Input mode
  GPIOA->CRL &= ~(GPIO_CRL_MODE0);
 800146c:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <gpio_PB_config+0x4c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a0d      	ldr	r2, [pc, #52]	; (80014a8 <gpio_PB_config+0x4c>)
 8001472:	f023 0303 	bic.w	r3, r3, #3
 8001476:	6013      	str	r3, [r2, #0]
  // Input with pull-up/pull-down
  GPIOA->CRL &= ~(GPIO_CRL_CNF0);
 8001478:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <gpio_PB_config+0x4c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <gpio_PB_config+0x4c>)
 800147e:	f023 030c 	bic.w	r3, r3, #12
 8001482:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= GPIO_CRL_CNF0_1;
 8001484:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <gpio_PB_config+0x4c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a07      	ldr	r2, [pc, #28]	; (80014a8 <gpio_PB_config+0x4c>)
 800148a:	f043 0308 	orr.w	r3, r3, #8
 800148e:	6013      	str	r3, [r2, #0]
  // Input pull-up
  GPIOA->ODR |= GPIO_ODR_ODR0;
 8001490:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <gpio_PB_config+0x4c>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <gpio_PB_config+0x4c>)
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	60d3      	str	r3, [r2, #12]
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40010800 	.word	0x40010800

080014ac <gpio_SW_config>:

/**
 * @brief Slide switchs configuration (PA8, PA15)
 */
void gpio_SW_config()
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  // Enable clock for portA in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80014b0:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <gpio_SW_config+0x78>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a1b      	ldr	r2, [pc, #108]	; (8001524 <gpio_SW_config+0x78>)
 80014b6:	f043 0304 	orr.w	r3, r3, #4
 80014ba:	6193      	str	r3, [r2, #24]
  // Remap
  RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 80014bc:	4b19      	ldr	r3, [pc, #100]	; (8001524 <gpio_SW_config+0x78>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	4a18      	ldr	r2, [pc, #96]	; (8001524 <gpio_SW_config+0x78>)
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	6193      	str	r3, [r2, #24]
  RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80014c8:	4b16      	ldr	r3, [pc, #88]	; (8001524 <gpio_SW_config+0x78>)
 80014ca:	69db      	ldr	r3, [r3, #28]
 80014cc:	4a15      	ldr	r2, [pc, #84]	; (8001524 <gpio_SW_config+0x78>)
 80014ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d2:	61d3      	str	r3, [r2, #28]
  AFIO->MAPR &= ~(AFIO_MAPR_SWJ_CFG);
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <gpio_SW_config+0x7c>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	4a13      	ldr	r2, [pc, #76]	; (8001528 <gpio_SW_config+0x7c>)
 80014da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014de:	6053      	str	r3, [r2, #4]
  AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_1;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <gpio_SW_config+0x7c>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	4a10      	ldr	r2, [pc, #64]	; (8001528 <gpio_SW_config+0x7c>)
 80014e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014ea:	6053      	str	r3, [r2, #4]
  // Input mode
  GPIOA->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_MODE15);
 80014ec:	4b0f      	ldr	r3, [pc, #60]	; (800152c <gpio_SW_config+0x80>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	4a0e      	ldr	r2, [pc, #56]	; (800152c <gpio_SW_config+0x80>)
 80014f2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80014f6:	f023 0303 	bic.w	r3, r3, #3
 80014fa:	6053      	str	r3, [r2, #4]
  // Input - floating mode
  GPIOA->CRH &= ~(GPIO_CRH_CNF8 | GPIO_CRH_CNF15);
 80014fc:	4b0b      	ldr	r3, [pc, #44]	; (800152c <gpio_SW_config+0x80>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	4a0a      	ldr	r2, [pc, #40]	; (800152c <gpio_SW_config+0x80>)
 8001502:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001506:	f023 030c 	bic.w	r3, r3, #12
 800150a:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= (GPIO_CRH_CNF8_0 | GPIO_CRH_CNF15_0);
 800150c:	4b07      	ldr	r3, [pc, #28]	; (800152c <gpio_SW_config+0x80>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	4a06      	ldr	r2, [pc, #24]	; (800152c <gpio_SW_config+0x80>)
 8001512:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	6053      	str	r3, [r2, #4]
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr
 8001524:	40021000 	.word	0x40021000
 8001528:	40010000 	.word	0x40010000
 800152c:	40010800 	.word	0x40010800

08001530 <i2c_I2C1_GPIO_config>:

/**
 * @brief I2C GPIO pins configuration
 */
void i2c_I2C1_GPIO_config()
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  // PB8(SCL), PB9(SDA)
  // Enable portB clock and AFIO for remapping
  RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN;
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <i2c_I2C1_GPIO_config+0x48>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	4a0f      	ldr	r2, [pc, #60]	; (8001578 <i2c_I2C1_GPIO_config+0x48>)
 800153a:	f043 0309 	orr.w	r3, r3, #9
 800153e:	6193      	str	r3, [r2, #24]
  // Remap
  AFIO->MAPR |= AFIO_MAPR_I2C1_REMAP;
 8001540:	4b0e      	ldr	r3, [pc, #56]	; (800157c <i2c_I2C1_GPIO_config+0x4c>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	4a0d      	ldr	r2, [pc, #52]	; (800157c <i2c_I2C1_GPIO_config+0x4c>)
 8001546:	f043 0302 	orr.w	r3, r3, #2
 800154a:	6053      	str	r3, [r2, #4]
  // Mode output - speed 10MHz
  GPIOB->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_MODE9);
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <i2c_I2C1_GPIO_config+0x50>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	4a0b      	ldr	r2, [pc, #44]	; (8001580 <i2c_I2C1_GPIO_config+0x50>)
 8001552:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8001556:	6053      	str	r3, [r2, #4]
  GPIOB->CRH |= (GPIO_CRH_MODE8_0 | GPIO_CRH_MODE9_0);
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <i2c_I2C1_GPIO_config+0x50>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	4a08      	ldr	r2, [pc, #32]	; (8001580 <i2c_I2C1_GPIO_config+0x50>)
 800155e:	f043 0311 	orr.w	r3, r3, #17
 8001562:	6053      	str	r3, [r2, #4]
  // Alternative function open drain
  GPIOB->CRH |= (GPIO_CRH_CNF8 | GPIO_CRH_CNF9);
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <i2c_I2C1_GPIO_config+0x50>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	4a05      	ldr	r2, [pc, #20]	; (8001580 <i2c_I2C1_GPIO_config+0x50>)
 800156a:	f043 03cc 	orr.w	r3, r3, #204	; 0xcc
 800156e:	6053      	str	r3, [r2, #4]

}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	40021000 	.word	0x40021000
 800157c:	40010000 	.word	0x40010000
 8001580:	40010c00 	.word	0x40010c00

08001584 <i2c_I2C1_config>:

/**
 * @brief I2C peripherals configuration
 */
void i2c_I2C1_config()
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  // Enable I2C1 clock
  RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8001588:	4b10      	ldr	r3, [pc, #64]	; (80015cc <i2c_I2C1_config+0x48>)
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	4a0f      	ldr	r2, [pc, #60]	; (80015cc <i2c_I2C1_config+0x48>)
 800158e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001592:	61d3      	str	r3, [r2, #28]
  // Program the peripheral input clock in I2C_CR2 Register in order to generate correct timings
  I2C1->CR2 &= ~(I2C_CR2_FREQ);
 8001594:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <i2c_I2C1_config+0x4c>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	4a0d      	ldr	r2, [pc, #52]	; (80015d0 <i2c_I2C1_config+0x4c>)
 800159a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800159e:	6053      	str	r3, [r2, #4]
  I2C1->CR2 |= (36U << 0U);
 80015a0:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <i2c_I2C1_config+0x4c>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	4a0a      	ldr	r2, [pc, #40]	; (80015d0 <i2c_I2C1_config+0x4c>)
 80015a6:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 80015aa:	6053      	str	r3, [r2, #4]
  // Configure the clock control registers for 100kHz speed
  I2C1->CCR = 180U;
 80015ac:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <i2c_I2C1_config+0x4c>)
 80015ae:	22b4      	movs	r2, #180	; 0xb4
 80015b0:	61da      	str	r2, [r3, #28]
  // Configure the rise time register
  I2C1->TRISE = 36 + 1;
 80015b2:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <i2c_I2C1_config+0x4c>)
 80015b4:	2225      	movs	r2, #37	; 0x25
 80015b6:	621a      	str	r2, [r3, #32]
  // Program the I2C_CR1 register to enable the peripheral
  I2C1->CR1 |= I2C_CR1_PE;
 80015b8:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <i2c_I2C1_config+0x4c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a04      	ldr	r2, [pc, #16]	; (80015d0 <i2c_I2C1_config+0x4c>)
 80015be:	f043 0301 	orr.w	r3, r3, #1
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40005400 	.word	0x40005400

080015d4 <i2c_I2C1_isSlaveAddressExist>:

/**
 * @brief I2C check slave address
 */
bool i2c_I2C1_isSlaveAddressExist(uint8_t addrs, uint32_t timeout)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	6039      	str	r1, [r7, #0]
 80015de:	71fb      	strb	r3, [r7, #7]
  uint32_t startTick = rcc_msGetTick();
 80015e0:	f000 fbbe 	bl	8001d60 <rcc_msGetTick>
 80015e4:	60f8      	str	r0, [r7, #12]
  // Send start condition
  I2C1->CR1 &= ~(I2C_CR1_POS);
 80015e6:	4b2a      	ldr	r3, [pc, #168]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a29      	ldr	r2, [pc, #164]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 80015ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80015f0:	6013      	str	r3, [r2, #0]
  I2C1->CR1 |= I2C_CR1_START;
 80015f2:	4b27      	ldr	r3, [pc, #156]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a26      	ldr	r2, [pc, #152]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 80015f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015fc:	6013      	str	r3, [r2, #0]
  // Clear SB bit
  while(!(I2C1->SR1 & I2C_SR1_SB))
 80015fe:	e009      	b.n	8001614 <i2c_I2C1_isSlaveAddressExist+0x40>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 8001600:	f000 fbae 	bl	8001d60 <rcc_msGetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	683a      	ldr	r2, [r7, #0]
 800160c:	429a      	cmp	r2, r3
 800160e:	d801      	bhi.n	8001614 <i2c_I2C1_isSlaveAddressExist+0x40>
    {
      return false;
 8001610:	2300      	movs	r3, #0
 8001612:	e038      	b.n	8001686 <i2c_I2C1_isSlaveAddressExist+0xb2>
  while(!(I2C1->SR1 & I2C_SR1_SB))
 8001614:	4b1e      	ldr	r3, [pc, #120]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0ef      	beq.n	8001600 <i2c_I2C1_isSlaveAddressExist+0x2c>
    }
  }
  // Send slave address
  I2C1->DR = addrs;
 8001620:	4a1b      	ldr	r2, [pc, #108]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	6113      	str	r3, [r2, #16]
  // Wait for ACK
  while(!(I2C1->SR1 & I2C_SR1_ADDR))
 8001626:	e009      	b.n	800163c <i2c_I2C1_isSlaveAddressExist+0x68>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 8001628:	f000 fb9a 	bl	8001d60 <rcc_msGetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	429a      	cmp	r2, r3
 8001636:	d801      	bhi.n	800163c <i2c_I2C1_isSlaveAddressExist+0x68>
    {
      return false;
 8001638:	2300      	movs	r3, #0
 800163a:	e024      	b.n	8001686 <i2c_I2C1_isSlaveAddressExist+0xb2>
  while(!(I2C1->SR1 & I2C_SR1_ADDR))
 800163c:	4b14      	ldr	r3, [pc, #80]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	f003 0302 	and.w	r3, r3, #2
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0ef      	beq.n	8001628 <i2c_I2C1_isSlaveAddressExist+0x54>
    }
  }
  // Clear ADDR bit
  __IO uint32_t tempRd = I2C1->SR1;
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	60bb      	str	r3, [r7, #8]
  tempRd = I2C1->SR2;
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	60bb      	str	r3, [r7, #8]
  (void)tempRd;
 8001654:	68bb      	ldr	r3, [r7, #8]
  // Generate stop condition
  I2C1->CR1 |= I2C_CR1_STOP;
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a0d      	ldr	r2, [pc, #52]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 800165c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001660:	6013      	str	r3, [r2, #0]
  // Wait for busy
  while(I2C1->SR2 & I2C_SR2_BUSY)
 8001662:	e009      	b.n	8001678 <i2c_I2C1_isSlaveAddressExist+0xa4>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 8001664:	f000 fb7c 	bl	8001d60 <rcc_msGetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d801      	bhi.n	8001678 <i2c_I2C1_isSlaveAddressExist+0xa4>
    {
      return false;
 8001674:	2300      	movs	r3, #0
 8001676:	e006      	b.n	8001686 <i2c_I2C1_isSlaveAddressExist+0xb2>
  while(I2C1->SR2 & I2C_SR2_BUSY)
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <i2c_I2C1_isSlaveAddressExist+0xbc>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1ef      	bne.n	8001664 <i2c_I2C1_isSlaveAddressExist+0x90>
    }
  }
  return true;
 8001684:	2301      	movs	r3, #1
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40005400 	.word	0x40005400

08001694 <i2c_I2C1_masterTransmit>:

/**
 * @brief I2C master transmit
 */
bool i2c_I2C1_masterTransmit(uint8_t addrs, uint8_t *pData, uint8_t len, uint32_t timeout)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b088      	sub	sp, #32
 8001698:	af00      	add	r7, sp, #0
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	607b      	str	r3, [r7, #4]
 800169e:	4603      	mov	r3, r0
 80016a0:	73fb      	strb	r3, [r7, #15]
 80016a2:	4613      	mov	r3, r2
 80016a4:	73bb      	strb	r3, [r7, #14]
  uint32_t startTick = rcc_msGetTick();
 80016a6:	f000 fb5b 	bl	8001d60 <rcc_msGetTick>
 80016aa:	61b8      	str	r0, [r7, #24]
  // Wait for busy
  while(I2C1->SR2 & I2C_SR2_BUSY)
 80016ac:	e009      	b.n	80016c2 <i2c_I2C1_masterTransmit+0x2e>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 80016ae:	f000 fb57 	bl	8001d60 <rcc_msGetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d801      	bhi.n	80016c2 <i2c_I2C1_masterTransmit+0x2e>
    {
      return false;
 80016be:	2300      	movs	r3, #0
 80016c0:	e07d      	b.n	80017be <i2c_I2C1_masterTransmit+0x12a>
  while(I2C1->SR2 & I2C_SR2_BUSY)
 80016c2:	4b41      	ldr	r3, [pc, #260]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1ef      	bne.n	80016ae <i2c_I2C1_masterTransmit+0x1a>
    }
  }
  // Send start condition
  I2C1->CR1 &= ~(I2C_CR1_POS);
 80016ce:	4b3e      	ldr	r3, [pc, #248]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a3d      	ldr	r2, [pc, #244]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80016d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016d8:	6013      	str	r3, [r2, #0]
  I2C1->CR1 |= I2C_CR1_START;
 80016da:	4b3b      	ldr	r3, [pc, #236]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a3a      	ldr	r2, [pc, #232]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80016e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016e4:	6013      	str	r3, [r2, #0]
  // Clear SB bit
  while(!(I2C1->SR1 & I2C_SR1_SB))
 80016e6:	e009      	b.n	80016fc <i2c_I2C1_masterTransmit+0x68>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 80016e8:	f000 fb3a 	bl	8001d60 <rcc_msGetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d801      	bhi.n	80016fc <i2c_I2C1_masterTransmit+0x68>
    {
      return false;
 80016f8:	2300      	movs	r3, #0
 80016fa:	e060      	b.n	80017be <i2c_I2C1_masterTransmit+0x12a>
  while(!(I2C1->SR1 & I2C_SR1_SB))
 80016fc:	4b32      	ldr	r3, [pc, #200]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80016fe:	695b      	ldr	r3, [r3, #20]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0ef      	beq.n	80016e8 <i2c_I2C1_masterTransmit+0x54>
    }
  }
  // Send slave address
  I2C1->DR = addrs;
 8001708:	4a2f      	ldr	r2, [pc, #188]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	6113      	str	r3, [r2, #16]
  // Wait for ACK
  while(!(I2C1->SR1 & I2C_SR1_ADDR))
 800170e:	e009      	b.n	8001724 <i2c_I2C1_masterTransmit+0x90>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 8001710:	f000 fb26 	bl	8001d60 <rcc_msGetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	429a      	cmp	r2, r3
 800171e:	d801      	bhi.n	8001724 <i2c_I2C1_masterTransmit+0x90>
    {
      return false;
 8001720:	2300      	movs	r3, #0
 8001722:	e04c      	b.n	80017be <i2c_I2C1_masterTransmit+0x12a>
  while(!(I2C1->SR1 & I2C_SR1_ADDR))
 8001724:	4b28      	ldr	r3, [pc, #160]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 8001726:	695b      	ldr	r3, [r3, #20]
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d0ef      	beq.n	8001710 <i2c_I2C1_masterTransmit+0x7c>
    }
  }
  // Clear ADDR bit
  __IO uint32_t tempRd = I2C1->SR1;
 8001730:	4b25      	ldr	r3, [pc, #148]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 8001732:	695b      	ldr	r3, [r3, #20]
 8001734:	617b      	str	r3, [r7, #20]
  tempRd = I2C1->SR2;
 8001736:	4b24      	ldr	r3, [pc, #144]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	617b      	str	r3, [r7, #20]
  (void)tempRd;
 800173c:	697b      	ldr	r3, [r7, #20]
  // Send data
  uint8_t dataIdx = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	77fb      	strb	r3, [r7, #31]
  int8_t dataSize = len;
 8001742:	7bbb      	ldrb	r3, [r7, #14]
 8001744:	77bb      	strb	r3, [r7, #30]
  while(dataSize > 0)
 8001746:	e02f      	b.n	80017a8 <i2c_I2C1_masterTransmit+0x114>
  {
    // Check for TX buffer empty --> send byte
    while(!(I2C1->SR1 & I2C_SR1_TXE))
    {
      if(rcc_msGetTick() - startTick >= timeout)
 8001748:	f000 fb0a 	bl	8001d60 <rcc_msGetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	429a      	cmp	r2, r3
 8001756:	d801      	bhi.n	800175c <i2c_I2C1_masterTransmit+0xc8>
      {
        return false;
 8001758:	2300      	movs	r3, #0
 800175a:	e030      	b.n	80017be <i2c_I2C1_masterTransmit+0x12a>
    while(!(I2C1->SR1 & I2C_SR1_TXE))
 800175c:	4b1a      	ldr	r3, [pc, #104]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0ef      	beq.n	8001748 <i2c_I2C1_masterTransmit+0xb4>
      }
    }
    I2C1->DR = pData[dataIdx];
 8001768:	7ffb      	ldrb	r3, [r7, #31]
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	4413      	add	r3, r2
 800176e:	781a      	ldrb	r2, [r3, #0]
 8001770:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 8001772:	611a      	str	r2, [r3, #16]
    dataIdx++;
 8001774:	7ffb      	ldrb	r3, [r7, #31]
 8001776:	3301      	adds	r3, #1
 8001778:	77fb      	strb	r3, [r7, #31]
    dataSize--;
 800177a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	3b01      	subs	r3, #1
 8001782:	b2db      	uxtb	r3, r3
 8001784:	77bb      	strb	r3, [r7, #30]
    // Wait for BTF flag
    while(!(I2C1->SR1 & I2C_SR1_BTF))
 8001786:	e009      	b.n	800179c <i2c_I2C1_masterTransmit+0x108>
    {
      if(rcc_msGetTick() - startTick >= timeout)
 8001788:	f000 faea 	bl	8001d60 <rcc_msGetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	429a      	cmp	r2, r3
 8001796:	d801      	bhi.n	800179c <i2c_I2C1_masterTransmit+0x108>
      {
        return false;
 8001798:	2300      	movs	r3, #0
 800179a:	e010      	b.n	80017be <i2c_I2C1_masterTransmit+0x12a>
    while(!(I2C1->SR1 & I2C_SR1_BTF))
 800179c:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0ef      	beq.n	8001788 <i2c_I2C1_masterTransmit+0xf4>
  while(dataSize > 0)
 80017a8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	dcd5      	bgt.n	800175c <i2c_I2C1_masterTransmit+0xc8>
      }
    }
  }
  // Generate stop condition
  I2C1->CR1 |= I2C_CR1_STOP;
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <i2c_I2C1_masterTransmit+0x134>)
 80017b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ba:	6013      	str	r3, [r2, #0]
  return true;
 80017bc:	2301      	movs	r3, #1
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40005400 	.word	0x40005400

080017cc <i2c_I2C1_masterReceive>:

/**
 * @brief I2C master receive
 */
bool i2c_I2C1_masterReceive(uint8_t addrs, uint8_t *pData, uint8_t len, uint32_t timeout)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08a      	sub	sp, #40	; 0x28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	4603      	mov	r3, r0
 80017d8:	73fb      	strb	r3, [r7, #15]
 80017da:	4613      	mov	r3, r2
 80017dc:	73bb      	strb	r3, [r7, #14]
  uint32_t startTick = rcc_msGetTick();
 80017de:	f000 fabf 	bl	8001d60 <rcc_msGetTick>
 80017e2:	6238      	str	r0, [r7, #32]
  // Wait for busy
  while(I2C1->SR2 & I2C_SR2_BUSY)
 80017e4:	e009      	b.n	80017fa <i2c_I2C1_masterReceive+0x2e>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 80017e6:	f000 fabb 	bl	8001d60 <rcc_msGetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	6a3b      	ldr	r3, [r7, #32]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d801      	bhi.n	80017fa <i2c_I2C1_masterReceive+0x2e>
    {
      return false;
 80017f6:	2300      	movs	r3, #0
 80017f8:	e1a8      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
  while(I2C1->SR2 & I2C_SR2_BUSY)
 80017fa:	4b9b      	ldr	r3, [pc, #620]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1ef      	bne.n	80017e6 <i2c_I2C1_masterReceive+0x1a>
    }
  }
  // Send start condition
  I2C1->CR1 &= ~(I2C_CR1_POS);
 8001806:	4b98      	ldr	r3, [pc, #608]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a97      	ldr	r2, [pc, #604]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 800180c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001810:	6013      	str	r3, [r2, #0]
  I2C1->CR1 |= I2C_CR1_ACK;
 8001812:	4b95      	ldr	r3, [pc, #596]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a94      	ldr	r2, [pc, #592]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001818:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800181c:	6013      	str	r3, [r2, #0]
  I2C1->CR1 |= I2C_CR1_START;
 800181e:	4b92      	ldr	r3, [pc, #584]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a91      	ldr	r2, [pc, #580]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001828:	6013      	str	r3, [r2, #0]
  // Clear SB bit
  while(!(I2C1->SR1 & I2C_SR1_SB))
 800182a:	e009      	b.n	8001840 <i2c_I2C1_masterReceive+0x74>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 800182c:	f000 fa98 	bl	8001d60 <rcc_msGetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	6a3b      	ldr	r3, [r7, #32]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	429a      	cmp	r2, r3
 800183a:	d801      	bhi.n	8001840 <i2c_I2C1_masterReceive+0x74>
    {
      return false;
 800183c:	2300      	movs	r3, #0
 800183e:	e185      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
  while(!(I2C1->SR1 & I2C_SR1_SB))
 8001840:	4b89      	ldr	r3, [pc, #548]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b00      	cmp	r3, #0
 800184a:	d0ef      	beq.n	800182c <i2c_I2C1_masterReceive+0x60>
    }
  }
  // Send slave address
  I2C1->DR = addrs | 0x01;
 800184c:	7bfb      	ldrb	r3, [r7, #15]
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b84      	ldr	r3, [pc, #528]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001856:	611a      	str	r2, [r3, #16]
  // Wait for ACK
  while(!(I2C1->SR1 & I2C_SR1_ADDR))
 8001858:	e009      	b.n	800186e <i2c_I2C1_masterReceive+0xa2>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 800185a:	f000 fa81 	bl	8001d60 <rcc_msGetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	6a3b      	ldr	r3, [r7, #32]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	429a      	cmp	r2, r3
 8001868:	d801      	bhi.n	800186e <i2c_I2C1_masterReceive+0xa2>
    {
      return false;
 800186a:	2300      	movs	r3, #0
 800186c:	e16e      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
  while(!(I2C1->SR1 & I2C_SR1_ADDR))
 800186e:	4b7e      	ldr	r3, [pc, #504]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0ef      	beq.n	800185a <i2c_I2C1_masterReceive+0x8e>
    }
  }
  // Data reception scheme
  if(len == 0)
 800187a:	7bbb      	ldrb	r3, [r7, #14]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10e      	bne.n	800189e <i2c_I2C1_masterReceive+0xd2>
  {
    // Clear ADDR bit
    __IO uint32_t tempRd = I2C1->SR1;
 8001880:	4b79      	ldr	r3, [pc, #484]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	61fb      	str	r3, [r7, #28]
    tempRd = I2C1->SR2;
 8001886:	4b78      	ldr	r3, [pc, #480]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	61fb      	str	r3, [r7, #28]
    (void)tempRd;
 800188c:	69fb      	ldr	r3, [r7, #28]
    // Generate stop condition
    I2C1->CR1 |= I2C_CR1_STOP;
 800188e:	4b76      	ldr	r3, [pc, #472]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a75      	ldr	r2, [pc, #468]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001894:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001898:	6013      	str	r3, [r2, #0]
    return false;
 800189a:	2300      	movs	r3, #0
 800189c:	e156      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
  }
  else if(len == 1)
 800189e:	7bbb      	ldrb	r3, [r7, #14]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d113      	bne.n	80018cc <i2c_I2C1_masterReceive+0x100>
  {
    // In the ADDR event, clear the ACK bit
    I2C1->CR1 &= ~(I2C_CR1_ACK);
 80018a4:	4b70      	ldr	r3, [pc, #448]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a6f      	ldr	r2, [pc, #444]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018ae:	6013      	str	r3, [r2, #0]
    // Clear ADDR
    __IO uint32_t tempRd = I2C1->SR1;
 80018b0:	4b6d      	ldr	r3, [pc, #436]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018b2:	695b      	ldr	r3, [r3, #20]
 80018b4:	61bb      	str	r3, [r7, #24]
    tempRd = I2C1->SR2;
 80018b6:	4b6c      	ldr	r3, [pc, #432]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	61bb      	str	r3, [r7, #24]
    (void)tempRd;
 80018bc:	69bb      	ldr	r3, [r7, #24]
    // Program the STOP/START bit
    I2C1->CR1 |= I2C_CR1_STOP;
 80018be:	4b6a      	ldr	r3, [pc, #424]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a69      	ldr	r2, [pc, #420]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	e01d      	b.n	8001908 <i2c_I2C1_masterReceive+0x13c>
  }
  else if(len == 2)
 80018cc:	7bbb      	ldrb	r3, [r7, #14]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d113      	bne.n	80018fa <i2c_I2C1_masterReceive+0x12e>
  {
    // Set POS
    I2C1->CR1 |= I2C_CR1_POS;
 80018d2:	4b65      	ldr	r3, [pc, #404]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a64      	ldr	r2, [pc, #400]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018dc:	6013      	str	r3, [r2, #0]
    // Clear ADDR
    __IO uint32_t tempRd = I2C1->SR1;
 80018de:	4b62      	ldr	r3, [pc, #392]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	617b      	str	r3, [r7, #20]
    tempRd = I2C1->SR2;
 80018e4:	4b60      	ldr	r3, [pc, #384]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	617b      	str	r3, [r7, #20]
    (void)tempRd;
 80018ea:	697b      	ldr	r3, [r7, #20]
    // Clear ACK
    I2C1->CR1 &= ~(I2C_CR1_ACK);
 80018ec:	4b5e      	ldr	r3, [pc, #376]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a5d      	ldr	r2, [pc, #372]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	e006      	b.n	8001908 <i2c_I2C1_masterReceive+0x13c>
  }
  else
  {
    // Clear ADDR
    __IO uint32_t tempRd = I2C1->SR1;
 80018fa:	4b5b      	ldr	r3, [pc, #364]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	613b      	str	r3, [r7, #16]
    tempRd = I2C1->SR2;
 8001900:	4b59      	ldr	r3, [pc, #356]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	613b      	str	r3, [r7, #16]
    (void)tempRd;
 8001906:	693b      	ldr	r3, [r7, #16]
  }
  // Receive data
  uint8_t dataIdx = 0;
 8001908:	2300      	movs	r3, #0
 800190a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int8_t dataSize = len;
 800190e:	7bbb      	ldrb	r3, [r7, #14]
 8001910:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while(dataSize > 0)
 8001914:	e114      	b.n	8001b40 <i2c_I2C1_masterReceive+0x374>
  {
    if(dataSize <= 3)
 8001916:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800191a:	2b03      	cmp	r3, #3
 800191c:	f300 80e5 	bgt.w	8001aea <i2c_I2C1_masterReceive+0x31e>
    {
      // Read the data after the RxNE flag is set
      if(dataSize == 1)
 8001920:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001924:	2b01      	cmp	r3, #1
 8001926:	d125      	bne.n	8001974 <i2c_I2C1_masterReceive+0x1a8>
      {
        while(!(I2C1->SR1 & I2C_SR1_RXNE))
 8001928:	e009      	b.n	800193e <i2c_I2C1_masterReceive+0x172>
        {
          if(rcc_msGetTick() - startTick >= timeout)
 800192a:	f000 fa19 	bl	8001d60 <rcc_msGetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	6a3b      	ldr	r3, [r7, #32]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	429a      	cmp	r2, r3
 8001938:	d801      	bhi.n	800193e <i2c_I2C1_masterReceive+0x172>
          {
            return false;
 800193a:	2300      	movs	r3, #0
 800193c:	e106      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
        while(!(I2C1->SR1 & I2C_SR1_RXNE))
 800193e:	4b4a      	ldr	r3, [pc, #296]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001946:	2b00      	cmp	r3, #0
 8001948:	d0ef      	beq.n	800192a <i2c_I2C1_masterReceive+0x15e>
          }
        }
        pData[dataIdx] = (uint8_t)I2C1->DR;
 800194a:	4b47      	ldr	r3, [pc, #284]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 800194c:	6919      	ldr	r1, [r3, #16]
 800194e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	4413      	add	r3, r2
 8001956:	b2ca      	uxtb	r2, r1
 8001958:	701a      	strb	r2, [r3, #0]
        dataIdx++;
 800195a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800195e:	3301      	adds	r3, #1
 8001960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        dataSize--;
 8001964:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001968:	b2db      	uxtb	r3, r3
 800196a:	3b01      	subs	r3, #1
 800196c:	b2db      	uxtb	r3, r3
 800196e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001972:	e0e5      	b.n	8001b40 <i2c_I2C1_masterReceive+0x374>
      }
      else if(dataSize == 2)
 8001974:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001978:	2b02      	cmp	r3, #2
 800197a:	d149      	bne.n	8001a10 <i2c_I2C1_masterReceive+0x244>
      {
        // Wait for BTF to be set
          while(!(I2C1->SR1 & I2C_SR1_BTF))
 800197c:	e009      	b.n	8001992 <i2c_I2C1_masterReceive+0x1c6>
          {
            if(rcc_msGetTick() - startTick >= timeout)
 800197e:	f000 f9ef 	bl	8001d60 <rcc_msGetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	6a3b      	ldr	r3, [r7, #32]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	429a      	cmp	r2, r3
 800198c:	d801      	bhi.n	8001992 <i2c_I2C1_masterReceive+0x1c6>
            {
              return false;
 800198e:	2300      	movs	r3, #0
 8001990:	e0dc      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
          while(!(I2C1->SR1 & I2C_SR1_BTF))
 8001992:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001994:	695b      	ldr	r3, [r3, #20]
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	2b00      	cmp	r3, #0
 800199c:	d0ef      	beq.n	800197e <i2c_I2C1_masterReceive+0x1b2>
            }
          }
          // Program STOP
          I2C1->CR1 |= I2C_CR1_STOP;
 800199e:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a31      	ldr	r2, [pc, #196]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80019a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019a8:	6013      	str	r3, [r2, #0]
          // Read DR twice
          pData[dataIdx] = (uint8_t)I2C1->DR;
 80019aa:	4b2f      	ldr	r3, [pc, #188]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80019ac:	6919      	ldr	r1, [r3, #16]
 80019ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	4413      	add	r3, r2
 80019b6:	b2ca      	uxtb	r2, r1
 80019b8:	701a      	strb	r2, [r3, #0]
          dataIdx++;
 80019ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019be:	3301      	adds	r3, #1
 80019c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          dataSize--;
 80019c4:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	3b01      	subs	r3, #1
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          pData[dataIdx] = (uint8_t)I2C1->DR;
 80019d2:	4b25      	ldr	r3, [pc, #148]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 80019d4:	6919      	ldr	r1, [r3, #16]
 80019d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019da:	68ba      	ldr	r2, [r7, #8]
 80019dc:	4413      	add	r3, r2
 80019de:	b2ca      	uxtb	r2, r1
 80019e0:	701a      	strb	r2, [r3, #0]
          dataIdx++;
 80019e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019e6:	3301      	adds	r3, #1
 80019e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          dataSize--;
 80019ec:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	3b01      	subs	r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80019fa:	e0a1      	b.n	8001b40 <i2c_I2C1_masterReceive+0x374>
        // RxNE = 1 => Nothing (DataN-2 not read).
        // DataN-1 received
        // BTF = 1 because both shift and data registers are full: DataN-2 in DR and DataN-1 in the shift register => SCL tied low: no other data will be received on the bus.
        while(!(I2C1->SR1 & I2C_SR1_BTF))
        {
          if(rcc_msGetTick() - startTick >= timeout)
 80019fc:	f000 f9b0 	bl	8001d60 <rcc_msGetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	6a3b      	ldr	r3, [r7, #32]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d801      	bhi.n	8001a10 <i2c_I2C1_masterReceive+0x244>
          {
            return false;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	e09d      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
        while(!(I2C1->SR1 & I2C_SR1_BTF))
 8001a10:	4b15      	ldr	r3, [pc, #84]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0ef      	beq.n	80019fc <i2c_I2C1_masterReceive+0x230>
          }
        }
        // Clear ACK bit
        I2C1->CR1 &= ~(I2C_CR1_ACK);
 8001a1c:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a11      	ldr	r2, [pc, #68]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a26:	6013      	str	r3, [r2, #0]
        // Read DataN-2 in DR => This will launch the DataN reception in the shift register
        pData[dataIdx] = (uint8_t)I2C1->DR;
 8001a28:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <i2c_I2C1_masterReceive+0x29c>)
 8001a2a:	6919      	ldr	r1, [r3, #16]
 8001a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a30:	68ba      	ldr	r2, [r7, #8]
 8001a32:	4413      	add	r3, r2
 8001a34:	b2ca      	uxtb	r2, r1
 8001a36:	701a      	strb	r2, [r3, #0]
        dataIdx++;
 8001a38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        dataSize--;
 8001a42:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while(!(I2C1->SR1 & I2C_SR1_BTF))
 8001a50:	e00c      	b.n	8001a6c <i2c_I2C1_masterReceive+0x2a0>
        {
          if(rcc_msGetTick() - startTick >= timeout)
 8001a52:	f000 f985 	bl	8001d60 <rcc_msGetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	6a3b      	ldr	r3, [r7, #32]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d804      	bhi.n	8001a6c <i2c_I2C1_masterReceive+0x2a0>
          {
            return false;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e072      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
 8001a66:	bf00      	nop
 8001a68:	40005400 	.word	0x40005400
        while(!(I2C1->SR1 & I2C_SR1_BTF))
 8001a6c:	4b39      	ldr	r3, [pc, #228]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	f003 0304 	and.w	r3, r3, #4
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0ec      	beq.n	8001a52 <i2c_I2C1_masterReceive+0x286>
          }
        }
        // DataN received (with a NACK)
        // Program START/STOP
        I2C1->CR1 |= I2C_CR1_STOP;
 8001a78:	4b36      	ldr	r3, [pc, #216]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a35      	ldr	r2, [pc, #212]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001a7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a82:	6013      	str	r3, [r2, #0]
        // Read DataN-1
        pData[dataIdx] = (uint8_t)I2C1->DR;
 8001a84:	4b33      	ldr	r3, [pc, #204]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001a86:	6919      	ldr	r1, [r3, #16]
 8001a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a8c:	68ba      	ldr	r2, [r7, #8]
 8001a8e:	4413      	add	r3, r2
 8001a90:	b2ca      	uxtb	r2, r1
 8001a92:	701a      	strb	r2, [r3, #0]
        dataIdx++;
 8001a94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a98:	3301      	adds	r3, #1
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        dataSize--;
 8001a9e:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	3b01      	subs	r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        // RxNE = 1
        // Read DataN
        pData[dataIdx] = (uint8_t)I2C1->DR;
 8001aac:	4b29      	ldr	r3, [pc, #164]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001aae:	6919      	ldr	r1, [r3, #16]
 8001ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ab4:	68ba      	ldr	r2, [r7, #8]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	b2ca      	uxtb	r2, r1
 8001aba:	701a      	strb	r2, [r3, #0]
        dataIdx++;
 8001abc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        dataSize--;
 8001ac6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	3b01      	subs	r3, #1
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001ad4:	e034      	b.n	8001b40 <i2c_I2C1_masterReceive+0x374>
    else // Size > 3
    {
      // Wait for RXNE
      while(!(I2C1->SR1 & I2C_SR1_RXNE))
      {
        if(rcc_msGetTick() - startTick >= timeout)
 8001ad6:	f000 f943 	bl	8001d60 <rcc_msGetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d801      	bhi.n	8001aea <i2c_I2C1_masterReceive+0x31e>
        {
          return false;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	e030      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
      while(!(I2C1->SR1 & I2C_SR1_RXNE))
 8001aea:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0ef      	beq.n	8001ad6 <i2c_I2C1_masterReceive+0x30a>
        }
      }
      pData[dataIdx] = (uint8_t)I2C1->DR;
 8001af6:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001af8:	6919      	ldr	r1, [r3, #16]
 8001afa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	4413      	add	r3, r2
 8001b02:	b2ca      	uxtb	r2, r1
 8001b04:	701a      	strb	r2, [r3, #0]
      dataIdx++;
 8001b06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      dataSize--;
 8001b10:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	3b01      	subs	r3, #1
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      // Wait for BTF flag
      while(!(I2C1->SR1 & I2C_SR1_BTF))
 8001b1e:	e009      	b.n	8001b34 <i2c_I2C1_masterReceive+0x368>
      {
        if(rcc_msGetTick() - startTick >= timeout)
 8001b20:	f000 f91e 	bl	8001d60 <rcc_msGetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	6a3b      	ldr	r3, [r7, #32]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d801      	bhi.n	8001b34 <i2c_I2C1_masterReceive+0x368>
        {
          return false;
 8001b30:	2300      	movs	r3, #0
 8001b32:	e00b      	b.n	8001b4c <i2c_I2C1_masterReceive+0x380>
      while(!(I2C1->SR1 & I2C_SR1_BTF))
 8001b34:	4b07      	ldr	r3, [pc, #28]	; (8001b54 <i2c_I2C1_masterReceive+0x388>)
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d0ef      	beq.n	8001b20 <i2c_I2C1_masterReceive+0x354>
  while(dataSize > 0)
 8001b40:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f73f aee6 	bgt.w	8001916 <i2c_I2C1_masterReceive+0x14a>
        }
      }
    }
  }
  return true;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3728      	adds	r7, #40	; 0x28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40005400 	.word	0x40005400

08001b58 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	db0c      	blt.n	8001b84 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	f003 021f 	and.w	r2, r3, #31
 8001b70:	4907      	ldr	r1, [pc, #28]	; (8001b90 <__NVIC_ClearPendingIRQ+0x38>)
 8001b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b76:	095b      	lsrs	r3, r3, #5
 8001b78:	2001      	movs	r0, #1
 8001b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b7e:	3360      	adds	r3, #96	; 0x60
 8001b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000e100 	.word	0xe000e100

08001b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	6039      	str	r1, [r7, #0]
 8001b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	db0a      	blt.n	8001bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	490c      	ldr	r1, [pc, #48]	; (8001be0 <__NVIC_SetPriority+0x4c>)
 8001bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb2:	0112      	lsls	r2, r2, #4
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	440b      	add	r3, r1
 8001bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bbc:	e00a      	b.n	8001bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	b2da      	uxtb	r2, r3
 8001bc2:	4908      	ldr	r1, [pc, #32]	; (8001be4 <__NVIC_SetPriority+0x50>)
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	f003 030f 	and.w	r3, r3, #15
 8001bca:	3b04      	subs	r3, #4
 8001bcc:	0112      	lsls	r2, r2, #4
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	440b      	add	r3, r1
 8001bd2:	761a      	strb	r2, [r3, #24]
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000e100 	.word	0xe000e100
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <rcc_HSE_config>:

/**
 * @brief HSE configuration
 */
void rcc_HSE_config()
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
   */

  /* PLL Configuration */
  // Clear bitfields [21:18]
  //RCC->CFGR &= ~(0xFUL << 18U);     // same effects
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL);   //
 8001bec:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <rcc_HSE_config+0x104>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4a3e      	ldr	r2, [pc, #248]	; (8001cec <rcc_HSE_config+0x104>)
 8001bf2:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8001bf6:	6053      	str	r3, [r2, #4]
  // PLL_M = 9
  RCC->CFGR |= (7UL << 18U);
 8001bf8:	4b3c      	ldr	r3, [pc, #240]	; (8001cec <rcc_HSE_config+0x104>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	4a3b      	ldr	r2, [pc, #236]	; (8001cec <rcc_HSE_config+0x104>)
 8001bfe:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8001c02:	6053      	str	r3, [r2, #4]
  // USB Divider
  //RCC->CFGR &= ~(1UL << 22U);       // same effects
  RCC->CFGR &= ~(RCC_CFGR_USBPRE);    //
 8001c04:	4b39      	ldr	r3, [pc, #228]	; (8001cec <rcc_HSE_config+0x104>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	4a38      	ldr	r2, [pc, #224]	; (8001cec <rcc_HSE_config+0x104>)
 8001c0a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001c0e:	6053      	str	r3, [r2, #4]

  /* HSE Oscillator */
  // Enable HSE Oscillator
  RCC->CR |= RCC_CR_HSEON;
 8001c10:	4b36      	ldr	r3, [pc, #216]	; (8001cec <rcc_HSE_config+0x104>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a35      	ldr	r2, [pc, #212]	; (8001cec <rcc_HSE_config+0x104>)
 8001c16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c1a:	6013      	str	r3, [r2, #0]
  // Wait for it to stabilize
  while((RCC->CR & RCC_CR_HSERDY) == 0);
 8001c1c:	bf00      	nop
 8001c1e:	4b33      	ldr	r3, [pc, #204]	; (8001cec <rcc_HSE_config+0x104>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f9      	beq.n	8001c1e <rcc_HSE_config+0x36>
  // Select HSE as PLL source
  RCC->CFGR |= RCC_CFGR_PLLSRC;
 8001c2a:	4b30      	ldr	r3, [pc, #192]	; (8001cec <rcc_HSE_config+0x104>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	4a2f      	ldr	r2, [pc, #188]	; (8001cec <rcc_HSE_config+0x104>)
 8001c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c34:	6053      	str	r3, [r2, #4]
  // Enable PLL
  RCC->CR |= RCC_CR_PLLON;
 8001c36:	4b2d      	ldr	r3, [pc, #180]	; (8001cec <rcc_HSE_config+0x104>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a2c      	ldr	r2, [pc, #176]	; (8001cec <rcc_HSE_config+0x104>)
 8001c3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c40:	6013      	str	r3, [r2, #0]
  // Wait for PLL ready
  while((RCC->CR & RCC_CR_PLLRDY) == 0);
 8001c42:	bf00      	nop
 8001c44:	4b29      	ldr	r3, [pc, #164]	; (8001cec <rcc_HSE_config+0x104>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f9      	beq.n	8001c44 <rcc_HSE_config+0x5c>

  // Flash prefetch and wait state
  // Clear latency fields
  FLASH->ACR &= ~(FLASH_ACR_LATENCY);
 8001c50:	4b27      	ldr	r3, [pc, #156]	; (8001cf0 <rcc_HSE_config+0x108>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a26      	ldr	r2, [pc, #152]	; (8001cf0 <rcc_HSE_config+0x108>)
 8001c56:	f023 0307 	bic.w	r3, r3, #7
 8001c5a:	6013      	str	r3, [r2, #0]
  // 2 wait state for 72MHz
  FLASH->ACR |= FLASH_ACR_LATENCY_1;
 8001c5c:	4b24      	ldr	r3, [pc, #144]	; (8001cf0 <rcc_HSE_config+0x108>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a23      	ldr	r2, [pc, #140]	; (8001cf0 <rcc_HSE_config+0x108>)
 8001c62:	f043 0302 	orr.w	r3, r3, #2
 8001c66:	6013      	str	r3, [r2, #0]
  // Enable prefetch buffer
  FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001c68:	4b21      	ldr	r3, [pc, #132]	; (8001cf0 <rcc_HSE_config+0x108>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a20      	ldr	r2, [pc, #128]	; (8001cf0 <rcc_HSE_config+0x108>)
 8001c6e:	f043 0310 	orr.w	r3, r3, #16
 8001c72:	6013      	str	r3, [r2, #0]

  // Select system clock
  // Clear SW bits
  RCC->CFGR &= ~(RCC_CFGR_SW);
 8001c74:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <rcc_HSE_config+0x104>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	4a1c      	ldr	r2, [pc, #112]	; (8001cec <rcc_HSE_config+0x104>)
 8001c7a:	f023 0303 	bic.w	r3, r3, #3
 8001c7e:	6053      	str	r3, [r2, #4]
  // PLL selected as system clock
  RCC->CFGR |= RCC_CFGR_SW_1;
 8001c80:	4b1a      	ldr	r3, [pc, #104]	; (8001cec <rcc_HSE_config+0x104>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	4a19      	ldr	r2, [pc, #100]	; (8001cec <rcc_HSE_config+0x104>)
 8001c86:	f043 0302 	orr.w	r3, r3, #2
 8001c8a:	6053      	str	r3, [r2, #4]
  // Wait for PLL to be the active clock source
  while((RCC->CFGR & RCC_CFGR_SWS_1) == 0);
 8001c8c:	bf00      	nop
 8001c8e:	4b17      	ldr	r3, [pc, #92]	; (8001cec <rcc_HSE_config+0x104>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 0308 	and.w	r3, r3, #8
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0f9      	beq.n	8001c8e <rcc_HSE_config+0xa6>

  // Peripherals clock setup
  // AHB Prescaler
  RCC->CFGR &= ~(RCC_CFGR_HPRE);
 8001c9a:	4b14      	ldr	r3, [pc, #80]	; (8001cec <rcc_HSE_config+0x104>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	4a13      	ldr	r2, [pc, #76]	; (8001cec <rcc_HSE_config+0x104>)
 8001ca0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ca4:	6053      	str	r3, [r2, #4]
  // APB1 Prescaler
  RCC->CFGR &= ~(RCC_CFGR_PPRE1);
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <rcc_HSE_config+0x104>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	4a10      	ldr	r2, [pc, #64]	; (8001cec <rcc_HSE_config+0x104>)
 8001cac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001cb0:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= RCC_CFGR_PPRE1_2;
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <rcc_HSE_config+0x104>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	4a0d      	ldr	r2, [pc, #52]	; (8001cec <rcc_HSE_config+0x104>)
 8001cb8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cbc:	6053      	str	r3, [r2, #4]
  // APB2 Prescaler
  RCC->CFGR &= ~(RCC_CFGR_PPRE2);
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <rcc_HSE_config+0x104>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	; (8001cec <rcc_HSE_config+0x104>)
 8001cc4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001cc8:	6053      	str	r3, [r2, #4]
  // ADC Prescaler
  RCC->CFGR &= ~(RCC_CFGR_ADCPRE);
 8001cca:	4b08      	ldr	r3, [pc, #32]	; (8001cec <rcc_HSE_config+0x104>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4a07      	ldr	r2, [pc, #28]	; (8001cec <rcc_HSE_config+0x104>)
 8001cd0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001cd4:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= RCC_CFGR_ADCPRE_1;
 8001cd6:	4b05      	ldr	r3, [pc, #20]	; (8001cec <rcc_HSE_config+0x104>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	4a04      	ldr	r2, [pc, #16]	; (8001cec <rcc_HSE_config+0x104>)
 8001cdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ce0:	6053      	str	r3, [r2, #4]
}
 8001ce2:	bf00      	nop
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40022000 	.word	0x40022000

08001cf4 <rcc_SysTick_config>:

/**
 * @brief Systick configuration
 */
void rcc_SysTick_config()
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  // Reset CTRL register
  SysTick->CTRL = 0;
 8001cf8:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
  // Set the Reload value
  SysTick->LOAD = 71999;
 8001cfe:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d00:	4a0f      	ldr	r2, [pc, #60]	; (8001d40 <rcc_SysTick_config+0x4c>)
 8001d02:	605a      	str	r2, [r3, #4]
  // It has always enabled
  // Set priority to SysTick Interrupt (NVIC)
  NVIC_SetPriority(SysTick_IRQn, 0);
 8001d04:	2100      	movs	r1, #0
 8001d06:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0a:	f7ff ff43 	bl	8001b94 <__NVIC_SetPriority>
  // Reset SysTick value to 0
  SysTick->VAL = 0;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  // Enable SysTick from CTRL register
  SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 8001d14:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a08      	ldr	r2, [pc, #32]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d1a:	f043 0304 	orr.w	r3, r3, #4
 8001d1e:	6013      	str	r3, [r2, #0]
  SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a05      	ldr	r2, [pc, #20]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d26:	f043 0302 	orr.w	r3, r3, #2
 8001d2a:	6013      	str	r3, [r2, #0]
  SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a02      	ldr	r2, [pc, #8]	; (8001d3c <rcc_SysTick_config+0x48>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6013      	str	r3, [r2, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	e000e010 	.word	0xe000e010
 8001d40:	0001193f 	.word	0x0001193f

08001d44 <rcc_msIncTick>:

/**
 * @brief Increment milliseconds
 */
void rcc_msIncTick()
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  msTick++;
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <rcc_msIncTick+0x18>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	4a03      	ldr	r2, [pc, #12]	; (8001d5c <rcc_msIncTick+0x18>)
 8001d50:	6013      	str	r3, [r2, #0]
}
 8001d52:	bf00      	nop
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	200001fc 	.word	0x200001fc

08001d60 <rcc_msGetTick>:

/**
 * @brief Get milliseconds
 */
uint32_t rcc_msGetTick()
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return msTick;
 8001d64:	4b02      	ldr	r3, [pc, #8]	; (8001d70 <rcc_msGetTick+0x10>)
 8001d66:	681b      	ldr	r3, [r3, #0]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr
 8001d70:	200001fc 	.word	0x200001fc

08001d74 <rcc_msDelay>:

/**
 * @brief Milliseconds delay function
 */
void rcc_msDelay(uint32_t milliseconds)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t startTick = rcc_msGetTick();
 8001d7c:	f7ff fff0 	bl	8001d60 <rcc_msGetTick>
 8001d80:	60f8      	str	r0, [r7, #12]
  while(rcc_msGetTick() - startTick < milliseconds);
 8001d82:	bf00      	nop
 8001d84:	f7ff ffec 	bl	8001d60 <rcc_msGetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d8f7      	bhi.n	8001d84 <rcc_msDelay+0x10>
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <SysTick_Handler>:

void SysTick_Handler()
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	af00      	add	r7, sp, #0
  NVIC_ClearPendingIRQ(SysTick_IRQn);
 8001da2:	f04f 30ff 	mov.w	r0, #4294967295
 8001da6:	f7ff fed7 	bl	8001b58 <__NVIC_ClearPendingIRQ>
  rcc_msIncTick();
 8001daa:	f7ff ffcb 	bl	8001d44 <rcc_msIncTick>
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <uart_UART1_GPIO_config>:

/**
 * @brief UART1 GPIO configuration
 */
void uart_UART1_GPIO_config()
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  // PA9 - TX, PA10 - RX
  // Enable portA clock
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001db8:	4b16      	ldr	r3, [pc, #88]	; (8001e14 <uart_UART1_GPIO_config+0x60>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	4a15      	ldr	r2, [pc, #84]	; (8001e14 <uart_UART1_GPIO_config+0x60>)
 8001dbe:	f043 0304 	orr.w	r3, r3, #4
 8001dc2:	6193      	str	r3, [r2, #24]
  // AF mode
  GPIOA->CRH &= ~(GPIO_CRH_CNF9 | GPIO_CRH_CNF10);
 8001dc4:	4b14      	ldr	r3, [pc, #80]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	4a13      	ldr	r2, [pc, #76]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001dca:	f423 634c 	bic.w	r3, r3, #3264	; 0xcc0
 8001dce:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_CNF9_1 | GPIO_CRH_CNF10_0;
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	4a10      	ldr	r2, [pc, #64]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001dd6:	f443 6390 	orr.w	r3, r3, #1152	; 0x480
 8001dda:	6053      	str	r3, [r2, #4]
  // Output max 10MHz
  GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_MODE10);
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	4a0d      	ldr	r2, [pc, #52]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001de2:	f423 734c 	bic.w	r3, r3, #816	; 0x330
 8001de6:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_MODE9_0;
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <uart_UART1_GPIO_config+0x64>)
 8001dee:	f043 0310 	orr.w	r3, r3, #16
 8001df2:	6053      	str	r3, [r2, #4]
  // No remap UART1
  RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 8001df4:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <uart_UART1_GPIO_config+0x60>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	4a06      	ldr	r2, [pc, #24]	; (8001e14 <uart_UART1_GPIO_config+0x60>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6193      	str	r3, [r2, #24]
  AFIO->MAPR &= ~(AFIO_MAPR_USART1_REMAP);
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <uart_UART1_GPIO_config+0x68>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <uart_UART1_GPIO_config+0x68>)
 8001e06:	f023 0304 	bic.w	r3, r3, #4
 8001e0a:	6053      	str	r3, [r2, #4]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010800 	.word	0x40010800
 8001e1c:	40010000 	.word	0x40010000

08001e20 <uart_UART1_config>:

/**
 * @brief UART1 Peripherals configuration
 */
void uart_UART1_config()
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  // Enable UART1 clock
  RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8001e24:	4b2a      	ldr	r3, [pc, #168]	; (8001ed0 <uart_UART1_config+0xb0>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	4a29      	ldr	r2, [pc, #164]	; (8001ed0 <uart_UART1_config+0xb0>)
 8001e2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e2e:	6193      	str	r3, [r2, #24]
  // Enable transmit
  USART1->CR1 |= USART_CR1_TE;
 8001e30:	4b28      	ldr	r3, [pc, #160]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4a27      	ldr	r2, [pc, #156]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e36:	f043 0308 	orr.w	r3, r3, #8
 8001e3a:	60d3      	str	r3, [r2, #12]
  // Enable receive
  USART1->CR1 |= USART_CR1_RE;
 8001e3c:	4b25      	ldr	r3, [pc, #148]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	4a24      	ldr	r2, [pc, #144]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e42:	f043 0304 	orr.w	r3, r3, #4
 8001e46:	60d3      	str	r3, [r2, #12]
  // Set parity to even
  USART1->CR1 &= ~(USART_CR1_PS);
 8001e48:	4b22      	ldr	r3, [pc, #136]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	4a21      	ldr	r2, [pc, #132]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e4e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e52:	60d3      	str	r3, [r2, #12]
  // Parity control enable (DISABLE)
  USART1->CR1 &= ~(USART_CR1_PCE);
 8001e54:	4b1f      	ldr	r3, [pc, #124]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	4a1e      	ldr	r2, [pc, #120]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e5e:	60d3      	str	r3, [r2, #12]
  // Word length to 8-bit
  USART1->CR1 &= ~(USART_CR1_M);
 8001e60:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	4a1b      	ldr	r2, [pc, #108]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e6a:	60d3      	str	r3, [r2, #12]
  // Stop bit = 1
  USART1->CR2 &= ~(USART_CR2_STOP);
 8001e6c:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	4a18      	ldr	r2, [pc, #96]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e76:	6113      	str	r3, [r2, #16]
  // Disable hardware flow control CTS, RTS
  USART1->CR3 &= ~(USART_CR3_CTSE | USART_CR3_RTSE);
 8001e78:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e7a:	695b      	ldr	r3, [r3, #20]
 8001e7c:	4a15      	ldr	r2, [pc, #84]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e82:	6153      	str	r3, [r2, #20]
  // Set baud rate to 115200
  USART1->BRR = 0;
 8001e84:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	609a      	str	r2, [r3, #8]
  USART1->BRR |= 39U << 4U;
 8001e8a:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	4a11      	ldr	r2, [pc, #68]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e90:	f443 731c 	orr.w	r3, r3, #624	; 0x270
 8001e94:	6093      	str	r3, [r2, #8]
  USART1->BRR |= 1U << 0;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001e9c:	f043 0301 	orr.w	r3, r3, #1
 8001ea0:	6093      	str	r3, [r2, #8]
  // Clear some flags and enable
  USART1->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	4a0b      	ldr	r2, [pc, #44]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001ea8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001eac:	6113      	str	r3, [r2, #16]
  USART1->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8001eae:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	4a08      	ldr	r2, [pc, #32]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001eb4:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001eb8:	6153      	str	r3, [r2, #20]
  // Enable UART
  USART1->CR1 |= USART_CR1_UE;
 8001eba:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	4a05      	ldr	r2, [pc, #20]	; (8001ed4 <uart_UART1_config+0xb4>)
 8001ec0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ec4:	60d3      	str	r3, [r2, #12]
}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40013800 	.word	0x40013800

08001ed8 <uart_UART1_transmit>:

/**
 * @brief UART transmit function
 */
bool uart_UART1_transmit(uint8_t *data, uint8_t len, uint32_t timeout)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	607a      	str	r2, [r7, #4]
 8001ee4:	72fb      	strb	r3, [r7, #11]
  // Wait for TXE to start transmit
  // Write to DR as TXE flag is HIGH (Tx buffer empty)
  uint8_t dataIdx = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	75fb      	strb	r3, [r7, #23]
  uint32_t startTick = rcc_msGetTick();
 8001eea:	f7ff ff39 	bl	8001d60 <rcc_msGetTick>
 8001eee:	6138      	str	r0, [r7, #16]
  while(dataIdx < len)
 8001ef0:	e019      	b.n	8001f26 <uart_UART1_transmit+0x4e>
  {
    if(USART1->SR & USART_SR_TXE) //Tx buffer empty
 8001ef2:	4b1a      	ldr	r3, [pc, #104]	; (8001f5c <uart_UART1_transmit+0x84>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d009      	beq.n	8001f12 <uart_UART1_transmit+0x3a>
    {
      USART1->DR = data[dataIdx];
 8001efe:	7dfb      	ldrb	r3, [r7, #23]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	4413      	add	r3, r2
 8001f04:	781a      	ldrb	r2, [r3, #0]
 8001f06:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <uart_UART1_transmit+0x84>)
 8001f08:	605a      	str	r2, [r3, #4]
      dataIdx++;
 8001f0a:	7dfb      	ldrb	r3, [r7, #23]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	75fb      	strb	r3, [r7, #23]
 8001f10:	e009      	b.n	8001f26 <uart_UART1_transmit+0x4e>
    }
    else if(rcc_msGetTick() - startTick >= timeout) // Manage timeout
 8001f12:	f7ff ff25 	bl	8001d60 <rcc_msGetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d801      	bhi.n	8001f26 <uart_UART1_transmit+0x4e>
    {
      return false;
 8001f22:	2300      	movs	r3, #0
 8001f24:	e015      	b.n	8001f52 <uart_UART1_transmit+0x7a>
  while(dataIdx < len)
 8001f26:	7dfa      	ldrb	r2, [r7, #23]
 8001f28:	7afb      	ldrb	r3, [r7, #11]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d3e1      	bcc.n	8001ef2 <uart_UART1_transmit+0x1a>
    }
  }
  // Wait for busy flag
  while(!(USART1->SR & USART_SR_TC))
 8001f2e:	e009      	b.n	8001f44 <uart_UART1_transmit+0x6c>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 8001f30:	f7ff ff16 	bl	8001d60 <rcc_msGetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d801      	bhi.n	8001f44 <uart_UART1_transmit+0x6c>
    {
      return false;
 8001f40:	2300      	movs	r3, #0
 8001f42:	e006      	b.n	8001f52 <uart_UART1_transmit+0x7a>
  while(!(USART1->SR & USART_SR_TC))
 8001f44:	4b05      	ldr	r3, [pc, #20]	; (8001f5c <uart_UART1_transmit+0x84>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0ef      	beq.n	8001f30 <uart_UART1_transmit+0x58>
    }
  }
  return true;
 8001f50:	2301      	movs	r3, #1
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40013800 	.word	0x40013800

08001f60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f60:	480c      	ldr	r0, [pc, #48]	; (8001f94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f62:	490d      	ldr	r1, [pc, #52]	; (8001f98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f64:	4a0d      	ldr	r2, [pc, #52]	; (8001f9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f68:	e002      	b.n	8001f70 <LoopCopyDataInit>

08001f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f6e:	3304      	adds	r3, #4

08001f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f74:	d3f9      	bcc.n	8001f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f76:	4a0a      	ldr	r2, [pc, #40]	; (8001fa0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f78:	4c0a      	ldr	r4, [pc, #40]	; (8001fa4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f7c:	e001      	b.n	8001f82 <LoopFillZerobss>

08001f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f80:	3204      	adds	r2, #4

08001f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f84:	d3fb      	bcc.n	8001f7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f86:	f7ff fa2a 	bl	80013de <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f8a:	f000 f80f 	bl	8001fac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f8e:	f7ff f97f 	bl	8001290 <main>
  bx lr
 8001f92:	4770      	bx	lr
  ldr r0, =_sdata
 8001f94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f98:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8001f9c:	08005048 	.word	0x08005048
  ldr r2, =_sbss
 8001fa0:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8001fa4:	2000021c 	.word	0x2000021c

08001fa8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fa8:	e7fe      	b.n	8001fa8 <ADC1_2_IRQHandler>
	...

08001fac <__libc_init_array>:
 8001fac:	b570      	push	{r4, r5, r6, lr}
 8001fae:	2600      	movs	r6, #0
 8001fb0:	4d0c      	ldr	r5, [pc, #48]	; (8001fe4 <__libc_init_array+0x38>)
 8001fb2:	4c0d      	ldr	r4, [pc, #52]	; (8001fe8 <__libc_init_array+0x3c>)
 8001fb4:	1b64      	subs	r4, r4, r5
 8001fb6:	10a4      	asrs	r4, r4, #2
 8001fb8:	42a6      	cmp	r6, r4
 8001fba:	d109      	bne.n	8001fd0 <__libc_init_array+0x24>
 8001fbc:	f002 fdd0 	bl	8004b60 <_init>
 8001fc0:	2600      	movs	r6, #0
 8001fc2:	4d0a      	ldr	r5, [pc, #40]	; (8001fec <__libc_init_array+0x40>)
 8001fc4:	4c0a      	ldr	r4, [pc, #40]	; (8001ff0 <__libc_init_array+0x44>)
 8001fc6:	1b64      	subs	r4, r4, r5
 8001fc8:	10a4      	asrs	r4, r4, #2
 8001fca:	42a6      	cmp	r6, r4
 8001fcc:	d105      	bne.n	8001fda <__libc_init_array+0x2e>
 8001fce:	bd70      	pop	{r4, r5, r6, pc}
 8001fd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fd4:	4798      	blx	r3
 8001fd6:	3601      	adds	r6, #1
 8001fd8:	e7ee      	b.n	8001fb8 <__libc_init_array+0xc>
 8001fda:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fde:	4798      	blx	r3
 8001fe0:	3601      	adds	r6, #1
 8001fe2:	e7f2      	b.n	8001fca <__libc_init_array+0x1e>
 8001fe4:	08005040 	.word	0x08005040
 8001fe8:	08005040 	.word	0x08005040
 8001fec:	08005040 	.word	0x08005040
 8001ff0:	08005044 	.word	0x08005044

08001ff4 <malloc>:
 8001ff4:	4b02      	ldr	r3, [pc, #8]	; (8002000 <malloc+0xc>)
 8001ff6:	4601      	mov	r1, r0
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	f000 b857 	b.w	80020ac <_malloc_r>
 8001ffe:	bf00      	nop
 8002000:	20000000 	.word	0x20000000

08002004 <memset>:
 8002004:	4603      	mov	r3, r0
 8002006:	4402      	add	r2, r0
 8002008:	4293      	cmp	r3, r2
 800200a:	d100      	bne.n	800200e <memset+0xa>
 800200c:	4770      	bx	lr
 800200e:	f803 1b01 	strb.w	r1, [r3], #1
 8002012:	e7f9      	b.n	8002008 <memset+0x4>

08002014 <_free_r>:
 8002014:	b538      	push	{r3, r4, r5, lr}
 8002016:	4605      	mov	r5, r0
 8002018:	2900      	cmp	r1, #0
 800201a:	d043      	beq.n	80020a4 <_free_r+0x90>
 800201c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002020:	1f0c      	subs	r4, r1, #4
 8002022:	2b00      	cmp	r3, #0
 8002024:	bfb8      	it	lt
 8002026:	18e4      	addlt	r4, r4, r3
 8002028:	f001 ff46 	bl	8003eb8 <__malloc_lock>
 800202c:	4a1e      	ldr	r2, [pc, #120]	; (80020a8 <_free_r+0x94>)
 800202e:	6813      	ldr	r3, [r2, #0]
 8002030:	4610      	mov	r0, r2
 8002032:	b933      	cbnz	r3, 8002042 <_free_r+0x2e>
 8002034:	6063      	str	r3, [r4, #4]
 8002036:	6014      	str	r4, [r2, #0]
 8002038:	4628      	mov	r0, r5
 800203a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800203e:	f001 bf41 	b.w	8003ec4 <__malloc_unlock>
 8002042:	42a3      	cmp	r3, r4
 8002044:	d90a      	bls.n	800205c <_free_r+0x48>
 8002046:	6821      	ldr	r1, [r4, #0]
 8002048:	1862      	adds	r2, r4, r1
 800204a:	4293      	cmp	r3, r2
 800204c:	bf01      	itttt	eq
 800204e:	681a      	ldreq	r2, [r3, #0]
 8002050:	685b      	ldreq	r3, [r3, #4]
 8002052:	1852      	addeq	r2, r2, r1
 8002054:	6022      	streq	r2, [r4, #0]
 8002056:	6063      	str	r3, [r4, #4]
 8002058:	6004      	str	r4, [r0, #0]
 800205a:	e7ed      	b.n	8002038 <_free_r+0x24>
 800205c:	461a      	mov	r2, r3
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	b10b      	cbz	r3, 8002066 <_free_r+0x52>
 8002062:	42a3      	cmp	r3, r4
 8002064:	d9fa      	bls.n	800205c <_free_r+0x48>
 8002066:	6811      	ldr	r1, [r2, #0]
 8002068:	1850      	adds	r0, r2, r1
 800206a:	42a0      	cmp	r0, r4
 800206c:	d10b      	bne.n	8002086 <_free_r+0x72>
 800206e:	6820      	ldr	r0, [r4, #0]
 8002070:	4401      	add	r1, r0
 8002072:	1850      	adds	r0, r2, r1
 8002074:	4283      	cmp	r3, r0
 8002076:	6011      	str	r1, [r2, #0]
 8002078:	d1de      	bne.n	8002038 <_free_r+0x24>
 800207a:	6818      	ldr	r0, [r3, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	4401      	add	r1, r0
 8002080:	6011      	str	r1, [r2, #0]
 8002082:	6053      	str	r3, [r2, #4]
 8002084:	e7d8      	b.n	8002038 <_free_r+0x24>
 8002086:	d902      	bls.n	800208e <_free_r+0x7a>
 8002088:	230c      	movs	r3, #12
 800208a:	602b      	str	r3, [r5, #0]
 800208c:	e7d4      	b.n	8002038 <_free_r+0x24>
 800208e:	6820      	ldr	r0, [r4, #0]
 8002090:	1821      	adds	r1, r4, r0
 8002092:	428b      	cmp	r3, r1
 8002094:	bf01      	itttt	eq
 8002096:	6819      	ldreq	r1, [r3, #0]
 8002098:	685b      	ldreq	r3, [r3, #4]
 800209a:	1809      	addeq	r1, r1, r0
 800209c:	6021      	streq	r1, [r4, #0]
 800209e:	6063      	str	r3, [r4, #4]
 80020a0:	6054      	str	r4, [r2, #4]
 80020a2:	e7c9      	b.n	8002038 <_free_r+0x24>
 80020a4:	bd38      	pop	{r3, r4, r5, pc}
 80020a6:	bf00      	nop
 80020a8:	20000200 	.word	0x20000200

080020ac <_malloc_r>:
 80020ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ae:	1ccd      	adds	r5, r1, #3
 80020b0:	f025 0503 	bic.w	r5, r5, #3
 80020b4:	3508      	adds	r5, #8
 80020b6:	2d0c      	cmp	r5, #12
 80020b8:	bf38      	it	cc
 80020ba:	250c      	movcc	r5, #12
 80020bc:	2d00      	cmp	r5, #0
 80020be:	4606      	mov	r6, r0
 80020c0:	db01      	blt.n	80020c6 <_malloc_r+0x1a>
 80020c2:	42a9      	cmp	r1, r5
 80020c4:	d903      	bls.n	80020ce <_malloc_r+0x22>
 80020c6:	230c      	movs	r3, #12
 80020c8:	6033      	str	r3, [r6, #0]
 80020ca:	2000      	movs	r0, #0
 80020cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020ce:	f001 fef3 	bl	8003eb8 <__malloc_lock>
 80020d2:	4921      	ldr	r1, [pc, #132]	; (8002158 <_malloc_r+0xac>)
 80020d4:	680a      	ldr	r2, [r1, #0]
 80020d6:	4614      	mov	r4, r2
 80020d8:	b99c      	cbnz	r4, 8002102 <_malloc_r+0x56>
 80020da:	4f20      	ldr	r7, [pc, #128]	; (800215c <_malloc_r+0xb0>)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	b923      	cbnz	r3, 80020ea <_malloc_r+0x3e>
 80020e0:	4621      	mov	r1, r4
 80020e2:	4630      	mov	r0, r6
 80020e4:	f000 fd2a 	bl	8002b3c <_sbrk_r>
 80020e8:	6038      	str	r0, [r7, #0]
 80020ea:	4629      	mov	r1, r5
 80020ec:	4630      	mov	r0, r6
 80020ee:	f000 fd25 	bl	8002b3c <_sbrk_r>
 80020f2:	1c43      	adds	r3, r0, #1
 80020f4:	d123      	bne.n	800213e <_malloc_r+0x92>
 80020f6:	230c      	movs	r3, #12
 80020f8:	4630      	mov	r0, r6
 80020fa:	6033      	str	r3, [r6, #0]
 80020fc:	f001 fee2 	bl	8003ec4 <__malloc_unlock>
 8002100:	e7e3      	b.n	80020ca <_malloc_r+0x1e>
 8002102:	6823      	ldr	r3, [r4, #0]
 8002104:	1b5b      	subs	r3, r3, r5
 8002106:	d417      	bmi.n	8002138 <_malloc_r+0x8c>
 8002108:	2b0b      	cmp	r3, #11
 800210a:	d903      	bls.n	8002114 <_malloc_r+0x68>
 800210c:	6023      	str	r3, [r4, #0]
 800210e:	441c      	add	r4, r3
 8002110:	6025      	str	r5, [r4, #0]
 8002112:	e004      	b.n	800211e <_malloc_r+0x72>
 8002114:	6863      	ldr	r3, [r4, #4]
 8002116:	42a2      	cmp	r2, r4
 8002118:	bf0c      	ite	eq
 800211a:	600b      	streq	r3, [r1, #0]
 800211c:	6053      	strne	r3, [r2, #4]
 800211e:	4630      	mov	r0, r6
 8002120:	f001 fed0 	bl	8003ec4 <__malloc_unlock>
 8002124:	f104 000b 	add.w	r0, r4, #11
 8002128:	1d23      	adds	r3, r4, #4
 800212a:	f020 0007 	bic.w	r0, r0, #7
 800212e:	1ac2      	subs	r2, r0, r3
 8002130:	d0cc      	beq.n	80020cc <_malloc_r+0x20>
 8002132:	1a1b      	subs	r3, r3, r0
 8002134:	50a3      	str	r3, [r4, r2]
 8002136:	e7c9      	b.n	80020cc <_malloc_r+0x20>
 8002138:	4622      	mov	r2, r4
 800213a:	6864      	ldr	r4, [r4, #4]
 800213c:	e7cc      	b.n	80020d8 <_malloc_r+0x2c>
 800213e:	1cc4      	adds	r4, r0, #3
 8002140:	f024 0403 	bic.w	r4, r4, #3
 8002144:	42a0      	cmp	r0, r4
 8002146:	d0e3      	beq.n	8002110 <_malloc_r+0x64>
 8002148:	1a21      	subs	r1, r4, r0
 800214a:	4630      	mov	r0, r6
 800214c:	f000 fcf6 	bl	8002b3c <_sbrk_r>
 8002150:	3001      	adds	r0, #1
 8002152:	d1dd      	bne.n	8002110 <_malloc_r+0x64>
 8002154:	e7cf      	b.n	80020f6 <_malloc_r+0x4a>
 8002156:	bf00      	nop
 8002158:	20000200 	.word	0x20000200
 800215c:	20000204 	.word	0x20000204

08002160 <__cvt>:
 8002160:	2b00      	cmp	r3, #0
 8002162:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002166:	461f      	mov	r7, r3
 8002168:	bfbb      	ittet	lt
 800216a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800216e:	461f      	movlt	r7, r3
 8002170:	2300      	movge	r3, #0
 8002172:	232d      	movlt	r3, #45	; 0x2d
 8002174:	b088      	sub	sp, #32
 8002176:	4614      	mov	r4, r2
 8002178:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800217a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800217c:	7013      	strb	r3, [r2, #0]
 800217e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002180:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002184:	f023 0820 	bic.w	r8, r3, #32
 8002188:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800218c:	d005      	beq.n	800219a <__cvt+0x3a>
 800218e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002192:	d100      	bne.n	8002196 <__cvt+0x36>
 8002194:	3501      	adds	r5, #1
 8002196:	2302      	movs	r3, #2
 8002198:	e000      	b.n	800219c <__cvt+0x3c>
 800219a:	2303      	movs	r3, #3
 800219c:	aa07      	add	r2, sp, #28
 800219e:	9204      	str	r2, [sp, #16]
 80021a0:	aa06      	add	r2, sp, #24
 80021a2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80021a6:	e9cd 3500 	strd	r3, r5, [sp]
 80021aa:	4622      	mov	r2, r4
 80021ac:	463b      	mov	r3, r7
 80021ae:	f000 fe43 	bl	8002e38 <_dtoa_r>
 80021b2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80021b6:	4606      	mov	r6, r0
 80021b8:	d102      	bne.n	80021c0 <__cvt+0x60>
 80021ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80021bc:	07db      	lsls	r3, r3, #31
 80021be:	d522      	bpl.n	8002206 <__cvt+0xa6>
 80021c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80021c4:	eb06 0905 	add.w	r9, r6, r5
 80021c8:	d110      	bne.n	80021ec <__cvt+0x8c>
 80021ca:	7833      	ldrb	r3, [r6, #0]
 80021cc:	2b30      	cmp	r3, #48	; 0x30
 80021ce:	d10a      	bne.n	80021e6 <__cvt+0x86>
 80021d0:	2200      	movs	r2, #0
 80021d2:	2300      	movs	r3, #0
 80021d4:	4620      	mov	r0, r4
 80021d6:	4639      	mov	r1, r7
 80021d8:	f7fe fbe6 	bl	80009a8 <__aeabi_dcmpeq>
 80021dc:	b918      	cbnz	r0, 80021e6 <__cvt+0x86>
 80021de:	f1c5 0501 	rsb	r5, r5, #1
 80021e2:	f8ca 5000 	str.w	r5, [sl]
 80021e6:	f8da 3000 	ldr.w	r3, [sl]
 80021ea:	4499      	add	r9, r3
 80021ec:	2200      	movs	r2, #0
 80021ee:	2300      	movs	r3, #0
 80021f0:	4620      	mov	r0, r4
 80021f2:	4639      	mov	r1, r7
 80021f4:	f7fe fbd8 	bl	80009a8 <__aeabi_dcmpeq>
 80021f8:	b108      	cbz	r0, 80021fe <__cvt+0x9e>
 80021fa:	f8cd 901c 	str.w	r9, [sp, #28]
 80021fe:	2230      	movs	r2, #48	; 0x30
 8002200:	9b07      	ldr	r3, [sp, #28]
 8002202:	454b      	cmp	r3, r9
 8002204:	d307      	bcc.n	8002216 <__cvt+0xb6>
 8002206:	4630      	mov	r0, r6
 8002208:	9b07      	ldr	r3, [sp, #28]
 800220a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800220c:	1b9b      	subs	r3, r3, r6
 800220e:	6013      	str	r3, [r2, #0]
 8002210:	b008      	add	sp, #32
 8002212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002216:	1c59      	adds	r1, r3, #1
 8002218:	9107      	str	r1, [sp, #28]
 800221a:	701a      	strb	r2, [r3, #0]
 800221c:	e7f0      	b.n	8002200 <__cvt+0xa0>

0800221e <__exponent>:
 800221e:	4603      	mov	r3, r0
 8002220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002222:	2900      	cmp	r1, #0
 8002224:	f803 2b02 	strb.w	r2, [r3], #2
 8002228:	bfb6      	itet	lt
 800222a:	222d      	movlt	r2, #45	; 0x2d
 800222c:	222b      	movge	r2, #43	; 0x2b
 800222e:	4249      	neglt	r1, r1
 8002230:	2909      	cmp	r1, #9
 8002232:	7042      	strb	r2, [r0, #1]
 8002234:	dd2b      	ble.n	800228e <__exponent+0x70>
 8002236:	f10d 0407 	add.w	r4, sp, #7
 800223a:	46a4      	mov	ip, r4
 800223c:	270a      	movs	r7, #10
 800223e:	fb91 f6f7 	sdiv	r6, r1, r7
 8002242:	460a      	mov	r2, r1
 8002244:	46a6      	mov	lr, r4
 8002246:	fb07 1516 	mls	r5, r7, r6, r1
 800224a:	2a63      	cmp	r2, #99	; 0x63
 800224c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002250:	4631      	mov	r1, r6
 8002252:	f104 34ff 	add.w	r4, r4, #4294967295
 8002256:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800225a:	dcf0      	bgt.n	800223e <__exponent+0x20>
 800225c:	3130      	adds	r1, #48	; 0x30
 800225e:	f1ae 0502 	sub.w	r5, lr, #2
 8002262:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002266:	4629      	mov	r1, r5
 8002268:	1c44      	adds	r4, r0, #1
 800226a:	4561      	cmp	r1, ip
 800226c:	d30a      	bcc.n	8002284 <__exponent+0x66>
 800226e:	f10d 0209 	add.w	r2, sp, #9
 8002272:	eba2 020e 	sub.w	r2, r2, lr
 8002276:	4565      	cmp	r5, ip
 8002278:	bf88      	it	hi
 800227a:	2200      	movhi	r2, #0
 800227c:	4413      	add	r3, r2
 800227e:	1a18      	subs	r0, r3, r0
 8002280:	b003      	add	sp, #12
 8002282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002284:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002288:	f804 2f01 	strb.w	r2, [r4, #1]!
 800228c:	e7ed      	b.n	800226a <__exponent+0x4c>
 800228e:	2330      	movs	r3, #48	; 0x30
 8002290:	3130      	adds	r1, #48	; 0x30
 8002292:	7083      	strb	r3, [r0, #2]
 8002294:	70c1      	strb	r1, [r0, #3]
 8002296:	1d03      	adds	r3, r0, #4
 8002298:	e7f1      	b.n	800227e <__exponent+0x60>
	...

0800229c <_printf_float>:
 800229c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022a0:	b091      	sub	sp, #68	; 0x44
 80022a2:	460c      	mov	r4, r1
 80022a4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80022a8:	4616      	mov	r6, r2
 80022aa:	461f      	mov	r7, r3
 80022ac:	4605      	mov	r5, r0
 80022ae:	f001 fd7b 	bl	8003da8 <_localeconv_r>
 80022b2:	6803      	ldr	r3, [r0, #0]
 80022b4:	4618      	mov	r0, r3
 80022b6:	9309      	str	r3, [sp, #36]	; 0x24
 80022b8:	f7fd ff4a 	bl	8000150 <strlen>
 80022bc:	2300      	movs	r3, #0
 80022be:	930e      	str	r3, [sp, #56]	; 0x38
 80022c0:	f8d8 3000 	ldr.w	r3, [r8]
 80022c4:	900a      	str	r0, [sp, #40]	; 0x28
 80022c6:	3307      	adds	r3, #7
 80022c8:	f023 0307 	bic.w	r3, r3, #7
 80022cc:	f103 0208 	add.w	r2, r3, #8
 80022d0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80022d4:	f8d4 b000 	ldr.w	fp, [r4]
 80022d8:	f8c8 2000 	str.w	r2, [r8]
 80022dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80022e4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80022e8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80022ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80022ee:	f04f 32ff 	mov.w	r2, #4294967295
 80022f2:	4640      	mov	r0, r8
 80022f4:	4b9c      	ldr	r3, [pc, #624]	; (8002568 <_printf_float+0x2cc>)
 80022f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80022f8:	f7fe fb88 	bl	8000a0c <__aeabi_dcmpun>
 80022fc:	bb70      	cbnz	r0, 800235c <_printf_float+0xc0>
 80022fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002302:	4640      	mov	r0, r8
 8002304:	4b98      	ldr	r3, [pc, #608]	; (8002568 <_printf_float+0x2cc>)
 8002306:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002308:	f7fe fb62 	bl	80009d0 <__aeabi_dcmple>
 800230c:	bb30      	cbnz	r0, 800235c <_printf_float+0xc0>
 800230e:	2200      	movs	r2, #0
 8002310:	2300      	movs	r3, #0
 8002312:	4640      	mov	r0, r8
 8002314:	4651      	mov	r1, sl
 8002316:	f7fe fb51 	bl	80009bc <__aeabi_dcmplt>
 800231a:	b110      	cbz	r0, 8002322 <_printf_float+0x86>
 800231c:	232d      	movs	r3, #45	; 0x2d
 800231e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002322:	4b92      	ldr	r3, [pc, #584]	; (800256c <_printf_float+0x2d0>)
 8002324:	4892      	ldr	r0, [pc, #584]	; (8002570 <_printf_float+0x2d4>)
 8002326:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800232a:	bf94      	ite	ls
 800232c:	4698      	movls	r8, r3
 800232e:	4680      	movhi	r8, r0
 8002330:	2303      	movs	r3, #3
 8002332:	f04f 0a00 	mov.w	sl, #0
 8002336:	6123      	str	r3, [r4, #16]
 8002338:	f02b 0304 	bic.w	r3, fp, #4
 800233c:	6023      	str	r3, [r4, #0]
 800233e:	4633      	mov	r3, r6
 8002340:	4621      	mov	r1, r4
 8002342:	4628      	mov	r0, r5
 8002344:	9700      	str	r7, [sp, #0]
 8002346:	aa0f      	add	r2, sp, #60	; 0x3c
 8002348:	f000 f9d4 	bl	80026f4 <_printf_common>
 800234c:	3001      	adds	r0, #1
 800234e:	f040 8090 	bne.w	8002472 <_printf_float+0x1d6>
 8002352:	f04f 30ff 	mov.w	r0, #4294967295
 8002356:	b011      	add	sp, #68	; 0x44
 8002358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800235c:	4642      	mov	r2, r8
 800235e:	4653      	mov	r3, sl
 8002360:	4640      	mov	r0, r8
 8002362:	4651      	mov	r1, sl
 8002364:	f7fe fb52 	bl	8000a0c <__aeabi_dcmpun>
 8002368:	b148      	cbz	r0, 800237e <_printf_float+0xe2>
 800236a:	f1ba 0f00 	cmp.w	sl, #0
 800236e:	bfb8      	it	lt
 8002370:	232d      	movlt	r3, #45	; 0x2d
 8002372:	4880      	ldr	r0, [pc, #512]	; (8002574 <_printf_float+0x2d8>)
 8002374:	bfb8      	it	lt
 8002376:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800237a:	4b7f      	ldr	r3, [pc, #508]	; (8002578 <_printf_float+0x2dc>)
 800237c:	e7d3      	b.n	8002326 <_printf_float+0x8a>
 800237e:	6863      	ldr	r3, [r4, #4]
 8002380:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002384:	1c5a      	adds	r2, r3, #1
 8002386:	d142      	bne.n	800240e <_printf_float+0x172>
 8002388:	2306      	movs	r3, #6
 800238a:	6063      	str	r3, [r4, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	9206      	str	r2, [sp, #24]
 8002390:	aa0e      	add	r2, sp, #56	; 0x38
 8002392:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002396:	aa0d      	add	r2, sp, #52	; 0x34
 8002398:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800239c:	9203      	str	r2, [sp, #12]
 800239e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80023a2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80023a6:	6023      	str	r3, [r4, #0]
 80023a8:	6863      	ldr	r3, [r4, #4]
 80023aa:	4642      	mov	r2, r8
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	4628      	mov	r0, r5
 80023b0:	4653      	mov	r3, sl
 80023b2:	910b      	str	r1, [sp, #44]	; 0x2c
 80023b4:	f7ff fed4 	bl	8002160 <__cvt>
 80023b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80023ba:	4680      	mov	r8, r0
 80023bc:	2947      	cmp	r1, #71	; 0x47
 80023be:	990d      	ldr	r1, [sp, #52]	; 0x34
 80023c0:	d108      	bne.n	80023d4 <_printf_float+0x138>
 80023c2:	1cc8      	adds	r0, r1, #3
 80023c4:	db02      	blt.n	80023cc <_printf_float+0x130>
 80023c6:	6863      	ldr	r3, [r4, #4]
 80023c8:	4299      	cmp	r1, r3
 80023ca:	dd40      	ble.n	800244e <_printf_float+0x1b2>
 80023cc:	f1a9 0902 	sub.w	r9, r9, #2
 80023d0:	fa5f f989 	uxtb.w	r9, r9
 80023d4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80023d8:	d81f      	bhi.n	800241a <_printf_float+0x17e>
 80023da:	464a      	mov	r2, r9
 80023dc:	3901      	subs	r1, #1
 80023de:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80023e2:	910d      	str	r1, [sp, #52]	; 0x34
 80023e4:	f7ff ff1b 	bl	800221e <__exponent>
 80023e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80023ea:	4682      	mov	sl, r0
 80023ec:	1813      	adds	r3, r2, r0
 80023ee:	2a01      	cmp	r2, #1
 80023f0:	6123      	str	r3, [r4, #16]
 80023f2:	dc02      	bgt.n	80023fa <_printf_float+0x15e>
 80023f4:	6822      	ldr	r2, [r4, #0]
 80023f6:	07d2      	lsls	r2, r2, #31
 80023f8:	d501      	bpl.n	80023fe <_printf_float+0x162>
 80023fa:	3301      	adds	r3, #1
 80023fc:	6123      	str	r3, [r4, #16]
 80023fe:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002402:	2b00      	cmp	r3, #0
 8002404:	d09b      	beq.n	800233e <_printf_float+0xa2>
 8002406:	232d      	movs	r3, #45	; 0x2d
 8002408:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800240c:	e797      	b.n	800233e <_printf_float+0xa2>
 800240e:	2947      	cmp	r1, #71	; 0x47
 8002410:	d1bc      	bne.n	800238c <_printf_float+0xf0>
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1ba      	bne.n	800238c <_printf_float+0xf0>
 8002416:	2301      	movs	r3, #1
 8002418:	e7b7      	b.n	800238a <_printf_float+0xee>
 800241a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800241e:	d118      	bne.n	8002452 <_printf_float+0x1b6>
 8002420:	2900      	cmp	r1, #0
 8002422:	6863      	ldr	r3, [r4, #4]
 8002424:	dd0b      	ble.n	800243e <_printf_float+0x1a2>
 8002426:	6121      	str	r1, [r4, #16]
 8002428:	b913      	cbnz	r3, 8002430 <_printf_float+0x194>
 800242a:	6822      	ldr	r2, [r4, #0]
 800242c:	07d0      	lsls	r0, r2, #31
 800242e:	d502      	bpl.n	8002436 <_printf_float+0x19a>
 8002430:	3301      	adds	r3, #1
 8002432:	440b      	add	r3, r1
 8002434:	6123      	str	r3, [r4, #16]
 8002436:	f04f 0a00 	mov.w	sl, #0
 800243a:	65a1      	str	r1, [r4, #88]	; 0x58
 800243c:	e7df      	b.n	80023fe <_printf_float+0x162>
 800243e:	b913      	cbnz	r3, 8002446 <_printf_float+0x1aa>
 8002440:	6822      	ldr	r2, [r4, #0]
 8002442:	07d2      	lsls	r2, r2, #31
 8002444:	d501      	bpl.n	800244a <_printf_float+0x1ae>
 8002446:	3302      	adds	r3, #2
 8002448:	e7f4      	b.n	8002434 <_printf_float+0x198>
 800244a:	2301      	movs	r3, #1
 800244c:	e7f2      	b.n	8002434 <_printf_float+0x198>
 800244e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002454:	4299      	cmp	r1, r3
 8002456:	db05      	blt.n	8002464 <_printf_float+0x1c8>
 8002458:	6823      	ldr	r3, [r4, #0]
 800245a:	6121      	str	r1, [r4, #16]
 800245c:	07d8      	lsls	r0, r3, #31
 800245e:	d5ea      	bpl.n	8002436 <_printf_float+0x19a>
 8002460:	1c4b      	adds	r3, r1, #1
 8002462:	e7e7      	b.n	8002434 <_printf_float+0x198>
 8002464:	2900      	cmp	r1, #0
 8002466:	bfcc      	ite	gt
 8002468:	2201      	movgt	r2, #1
 800246a:	f1c1 0202 	rsble	r2, r1, #2
 800246e:	4413      	add	r3, r2
 8002470:	e7e0      	b.n	8002434 <_printf_float+0x198>
 8002472:	6823      	ldr	r3, [r4, #0]
 8002474:	055a      	lsls	r2, r3, #21
 8002476:	d407      	bmi.n	8002488 <_printf_float+0x1ec>
 8002478:	6923      	ldr	r3, [r4, #16]
 800247a:	4642      	mov	r2, r8
 800247c:	4631      	mov	r1, r6
 800247e:	4628      	mov	r0, r5
 8002480:	47b8      	blx	r7
 8002482:	3001      	adds	r0, #1
 8002484:	d12b      	bne.n	80024de <_printf_float+0x242>
 8002486:	e764      	b.n	8002352 <_printf_float+0xb6>
 8002488:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800248c:	f240 80dd 	bls.w	800264a <_printf_float+0x3ae>
 8002490:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002494:	2200      	movs	r2, #0
 8002496:	2300      	movs	r3, #0
 8002498:	f7fe fa86 	bl	80009a8 <__aeabi_dcmpeq>
 800249c:	2800      	cmp	r0, #0
 800249e:	d033      	beq.n	8002508 <_printf_float+0x26c>
 80024a0:	2301      	movs	r3, #1
 80024a2:	4631      	mov	r1, r6
 80024a4:	4628      	mov	r0, r5
 80024a6:	4a35      	ldr	r2, [pc, #212]	; (800257c <_printf_float+0x2e0>)
 80024a8:	47b8      	blx	r7
 80024aa:	3001      	adds	r0, #1
 80024ac:	f43f af51 	beq.w	8002352 <_printf_float+0xb6>
 80024b0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80024b4:	429a      	cmp	r2, r3
 80024b6:	db02      	blt.n	80024be <_printf_float+0x222>
 80024b8:	6823      	ldr	r3, [r4, #0]
 80024ba:	07d8      	lsls	r0, r3, #31
 80024bc:	d50f      	bpl.n	80024de <_printf_float+0x242>
 80024be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80024c2:	4631      	mov	r1, r6
 80024c4:	4628      	mov	r0, r5
 80024c6:	47b8      	blx	r7
 80024c8:	3001      	adds	r0, #1
 80024ca:	f43f af42 	beq.w	8002352 <_printf_float+0xb6>
 80024ce:	f04f 0800 	mov.w	r8, #0
 80024d2:	f104 091a 	add.w	r9, r4, #26
 80024d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80024d8:	3b01      	subs	r3, #1
 80024da:	4543      	cmp	r3, r8
 80024dc:	dc09      	bgt.n	80024f2 <_printf_float+0x256>
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	079b      	lsls	r3, r3, #30
 80024e2:	f100 8102 	bmi.w	80026ea <_printf_float+0x44e>
 80024e6:	68e0      	ldr	r0, [r4, #12]
 80024e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80024ea:	4298      	cmp	r0, r3
 80024ec:	bfb8      	it	lt
 80024ee:	4618      	movlt	r0, r3
 80024f0:	e731      	b.n	8002356 <_printf_float+0xba>
 80024f2:	2301      	movs	r3, #1
 80024f4:	464a      	mov	r2, r9
 80024f6:	4631      	mov	r1, r6
 80024f8:	4628      	mov	r0, r5
 80024fa:	47b8      	blx	r7
 80024fc:	3001      	adds	r0, #1
 80024fe:	f43f af28 	beq.w	8002352 <_printf_float+0xb6>
 8002502:	f108 0801 	add.w	r8, r8, #1
 8002506:	e7e6      	b.n	80024d6 <_printf_float+0x23a>
 8002508:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800250a:	2b00      	cmp	r3, #0
 800250c:	dc38      	bgt.n	8002580 <_printf_float+0x2e4>
 800250e:	2301      	movs	r3, #1
 8002510:	4631      	mov	r1, r6
 8002512:	4628      	mov	r0, r5
 8002514:	4a19      	ldr	r2, [pc, #100]	; (800257c <_printf_float+0x2e0>)
 8002516:	47b8      	blx	r7
 8002518:	3001      	adds	r0, #1
 800251a:	f43f af1a 	beq.w	8002352 <_printf_float+0xb6>
 800251e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002522:	4313      	orrs	r3, r2
 8002524:	d102      	bne.n	800252c <_printf_float+0x290>
 8002526:	6823      	ldr	r3, [r4, #0]
 8002528:	07d9      	lsls	r1, r3, #31
 800252a:	d5d8      	bpl.n	80024de <_printf_float+0x242>
 800252c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002530:	4631      	mov	r1, r6
 8002532:	4628      	mov	r0, r5
 8002534:	47b8      	blx	r7
 8002536:	3001      	adds	r0, #1
 8002538:	f43f af0b 	beq.w	8002352 <_printf_float+0xb6>
 800253c:	f04f 0900 	mov.w	r9, #0
 8002540:	f104 0a1a 	add.w	sl, r4, #26
 8002544:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002546:	425b      	negs	r3, r3
 8002548:	454b      	cmp	r3, r9
 800254a:	dc01      	bgt.n	8002550 <_printf_float+0x2b4>
 800254c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800254e:	e794      	b.n	800247a <_printf_float+0x1de>
 8002550:	2301      	movs	r3, #1
 8002552:	4652      	mov	r2, sl
 8002554:	4631      	mov	r1, r6
 8002556:	4628      	mov	r0, r5
 8002558:	47b8      	blx	r7
 800255a:	3001      	adds	r0, #1
 800255c:	f43f aef9 	beq.w	8002352 <_printf_float+0xb6>
 8002560:	f109 0901 	add.w	r9, r9, #1
 8002564:	e7ee      	b.n	8002544 <_printf_float+0x2a8>
 8002566:	bf00      	nop
 8002568:	7fefffff 	.word	0x7fefffff
 800256c:	08004c64 	.word	0x08004c64
 8002570:	08004c68 	.word	0x08004c68
 8002574:	08004c70 	.word	0x08004c70
 8002578:	08004c6c 	.word	0x08004c6c
 800257c:	08004c74 	.word	0x08004c74
 8002580:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002582:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002584:	429a      	cmp	r2, r3
 8002586:	bfa8      	it	ge
 8002588:	461a      	movge	r2, r3
 800258a:	2a00      	cmp	r2, #0
 800258c:	4691      	mov	r9, r2
 800258e:	dc37      	bgt.n	8002600 <_printf_float+0x364>
 8002590:	f04f 0b00 	mov.w	fp, #0
 8002594:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002598:	f104 021a 	add.w	r2, r4, #26
 800259c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80025a0:	ebaa 0309 	sub.w	r3, sl, r9
 80025a4:	455b      	cmp	r3, fp
 80025a6:	dc33      	bgt.n	8002610 <_printf_float+0x374>
 80025a8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80025ac:	429a      	cmp	r2, r3
 80025ae:	db3b      	blt.n	8002628 <_printf_float+0x38c>
 80025b0:	6823      	ldr	r3, [r4, #0]
 80025b2:	07da      	lsls	r2, r3, #31
 80025b4:	d438      	bmi.n	8002628 <_printf_float+0x38c>
 80025b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80025b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80025ba:	eba2 030a 	sub.w	r3, r2, sl
 80025be:	eba2 0901 	sub.w	r9, r2, r1
 80025c2:	4599      	cmp	r9, r3
 80025c4:	bfa8      	it	ge
 80025c6:	4699      	movge	r9, r3
 80025c8:	f1b9 0f00 	cmp.w	r9, #0
 80025cc:	dc34      	bgt.n	8002638 <_printf_float+0x39c>
 80025ce:	f04f 0800 	mov.w	r8, #0
 80025d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80025d6:	f104 0a1a 	add.w	sl, r4, #26
 80025da:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80025de:	1a9b      	subs	r3, r3, r2
 80025e0:	eba3 0309 	sub.w	r3, r3, r9
 80025e4:	4543      	cmp	r3, r8
 80025e6:	f77f af7a 	ble.w	80024de <_printf_float+0x242>
 80025ea:	2301      	movs	r3, #1
 80025ec:	4652      	mov	r2, sl
 80025ee:	4631      	mov	r1, r6
 80025f0:	4628      	mov	r0, r5
 80025f2:	47b8      	blx	r7
 80025f4:	3001      	adds	r0, #1
 80025f6:	f43f aeac 	beq.w	8002352 <_printf_float+0xb6>
 80025fa:	f108 0801 	add.w	r8, r8, #1
 80025fe:	e7ec      	b.n	80025da <_printf_float+0x33e>
 8002600:	4613      	mov	r3, r2
 8002602:	4631      	mov	r1, r6
 8002604:	4642      	mov	r2, r8
 8002606:	4628      	mov	r0, r5
 8002608:	47b8      	blx	r7
 800260a:	3001      	adds	r0, #1
 800260c:	d1c0      	bne.n	8002590 <_printf_float+0x2f4>
 800260e:	e6a0      	b.n	8002352 <_printf_float+0xb6>
 8002610:	2301      	movs	r3, #1
 8002612:	4631      	mov	r1, r6
 8002614:	4628      	mov	r0, r5
 8002616:	920b      	str	r2, [sp, #44]	; 0x2c
 8002618:	47b8      	blx	r7
 800261a:	3001      	adds	r0, #1
 800261c:	f43f ae99 	beq.w	8002352 <_printf_float+0xb6>
 8002620:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002622:	f10b 0b01 	add.w	fp, fp, #1
 8002626:	e7b9      	b.n	800259c <_printf_float+0x300>
 8002628:	4631      	mov	r1, r6
 800262a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800262e:	4628      	mov	r0, r5
 8002630:	47b8      	blx	r7
 8002632:	3001      	adds	r0, #1
 8002634:	d1bf      	bne.n	80025b6 <_printf_float+0x31a>
 8002636:	e68c      	b.n	8002352 <_printf_float+0xb6>
 8002638:	464b      	mov	r3, r9
 800263a:	4631      	mov	r1, r6
 800263c:	4628      	mov	r0, r5
 800263e:	eb08 020a 	add.w	r2, r8, sl
 8002642:	47b8      	blx	r7
 8002644:	3001      	adds	r0, #1
 8002646:	d1c2      	bne.n	80025ce <_printf_float+0x332>
 8002648:	e683      	b.n	8002352 <_printf_float+0xb6>
 800264a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800264c:	2a01      	cmp	r2, #1
 800264e:	dc01      	bgt.n	8002654 <_printf_float+0x3b8>
 8002650:	07db      	lsls	r3, r3, #31
 8002652:	d537      	bpl.n	80026c4 <_printf_float+0x428>
 8002654:	2301      	movs	r3, #1
 8002656:	4642      	mov	r2, r8
 8002658:	4631      	mov	r1, r6
 800265a:	4628      	mov	r0, r5
 800265c:	47b8      	blx	r7
 800265e:	3001      	adds	r0, #1
 8002660:	f43f ae77 	beq.w	8002352 <_printf_float+0xb6>
 8002664:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002668:	4631      	mov	r1, r6
 800266a:	4628      	mov	r0, r5
 800266c:	47b8      	blx	r7
 800266e:	3001      	adds	r0, #1
 8002670:	f43f ae6f 	beq.w	8002352 <_printf_float+0xb6>
 8002674:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002678:	2200      	movs	r2, #0
 800267a:	2300      	movs	r3, #0
 800267c:	f7fe f994 	bl	80009a8 <__aeabi_dcmpeq>
 8002680:	b9d8      	cbnz	r0, 80026ba <_printf_float+0x41e>
 8002682:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002684:	f108 0201 	add.w	r2, r8, #1
 8002688:	3b01      	subs	r3, #1
 800268a:	4631      	mov	r1, r6
 800268c:	4628      	mov	r0, r5
 800268e:	47b8      	blx	r7
 8002690:	3001      	adds	r0, #1
 8002692:	d10e      	bne.n	80026b2 <_printf_float+0x416>
 8002694:	e65d      	b.n	8002352 <_printf_float+0xb6>
 8002696:	2301      	movs	r3, #1
 8002698:	464a      	mov	r2, r9
 800269a:	4631      	mov	r1, r6
 800269c:	4628      	mov	r0, r5
 800269e:	47b8      	blx	r7
 80026a0:	3001      	adds	r0, #1
 80026a2:	f43f ae56 	beq.w	8002352 <_printf_float+0xb6>
 80026a6:	f108 0801 	add.w	r8, r8, #1
 80026aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80026ac:	3b01      	subs	r3, #1
 80026ae:	4543      	cmp	r3, r8
 80026b0:	dcf1      	bgt.n	8002696 <_printf_float+0x3fa>
 80026b2:	4653      	mov	r3, sl
 80026b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80026b8:	e6e0      	b.n	800247c <_printf_float+0x1e0>
 80026ba:	f04f 0800 	mov.w	r8, #0
 80026be:	f104 091a 	add.w	r9, r4, #26
 80026c2:	e7f2      	b.n	80026aa <_printf_float+0x40e>
 80026c4:	2301      	movs	r3, #1
 80026c6:	4642      	mov	r2, r8
 80026c8:	e7df      	b.n	800268a <_printf_float+0x3ee>
 80026ca:	2301      	movs	r3, #1
 80026cc:	464a      	mov	r2, r9
 80026ce:	4631      	mov	r1, r6
 80026d0:	4628      	mov	r0, r5
 80026d2:	47b8      	blx	r7
 80026d4:	3001      	adds	r0, #1
 80026d6:	f43f ae3c 	beq.w	8002352 <_printf_float+0xb6>
 80026da:	f108 0801 	add.w	r8, r8, #1
 80026de:	68e3      	ldr	r3, [r4, #12]
 80026e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80026e2:	1a5b      	subs	r3, r3, r1
 80026e4:	4543      	cmp	r3, r8
 80026e6:	dcf0      	bgt.n	80026ca <_printf_float+0x42e>
 80026e8:	e6fd      	b.n	80024e6 <_printf_float+0x24a>
 80026ea:	f04f 0800 	mov.w	r8, #0
 80026ee:	f104 0919 	add.w	r9, r4, #25
 80026f2:	e7f4      	b.n	80026de <_printf_float+0x442>

080026f4 <_printf_common>:
 80026f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026f8:	4616      	mov	r6, r2
 80026fa:	4699      	mov	r9, r3
 80026fc:	688a      	ldr	r2, [r1, #8]
 80026fe:	690b      	ldr	r3, [r1, #16]
 8002700:	4607      	mov	r7, r0
 8002702:	4293      	cmp	r3, r2
 8002704:	bfb8      	it	lt
 8002706:	4613      	movlt	r3, r2
 8002708:	6033      	str	r3, [r6, #0]
 800270a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800270e:	460c      	mov	r4, r1
 8002710:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002714:	b10a      	cbz	r2, 800271a <_printf_common+0x26>
 8002716:	3301      	adds	r3, #1
 8002718:	6033      	str	r3, [r6, #0]
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	0699      	lsls	r1, r3, #26
 800271e:	bf42      	ittt	mi
 8002720:	6833      	ldrmi	r3, [r6, #0]
 8002722:	3302      	addmi	r3, #2
 8002724:	6033      	strmi	r3, [r6, #0]
 8002726:	6825      	ldr	r5, [r4, #0]
 8002728:	f015 0506 	ands.w	r5, r5, #6
 800272c:	d106      	bne.n	800273c <_printf_common+0x48>
 800272e:	f104 0a19 	add.w	sl, r4, #25
 8002732:	68e3      	ldr	r3, [r4, #12]
 8002734:	6832      	ldr	r2, [r6, #0]
 8002736:	1a9b      	subs	r3, r3, r2
 8002738:	42ab      	cmp	r3, r5
 800273a:	dc28      	bgt.n	800278e <_printf_common+0x9a>
 800273c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002740:	1e13      	subs	r3, r2, #0
 8002742:	6822      	ldr	r2, [r4, #0]
 8002744:	bf18      	it	ne
 8002746:	2301      	movne	r3, #1
 8002748:	0692      	lsls	r2, r2, #26
 800274a:	d42d      	bmi.n	80027a8 <_printf_common+0xb4>
 800274c:	4649      	mov	r1, r9
 800274e:	4638      	mov	r0, r7
 8002750:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002754:	47c0      	blx	r8
 8002756:	3001      	adds	r0, #1
 8002758:	d020      	beq.n	800279c <_printf_common+0xa8>
 800275a:	6823      	ldr	r3, [r4, #0]
 800275c:	68e5      	ldr	r5, [r4, #12]
 800275e:	f003 0306 	and.w	r3, r3, #6
 8002762:	2b04      	cmp	r3, #4
 8002764:	bf18      	it	ne
 8002766:	2500      	movne	r5, #0
 8002768:	6832      	ldr	r2, [r6, #0]
 800276a:	f04f 0600 	mov.w	r6, #0
 800276e:	68a3      	ldr	r3, [r4, #8]
 8002770:	bf08      	it	eq
 8002772:	1aad      	subeq	r5, r5, r2
 8002774:	6922      	ldr	r2, [r4, #16]
 8002776:	bf08      	it	eq
 8002778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800277c:	4293      	cmp	r3, r2
 800277e:	bfc4      	itt	gt
 8002780:	1a9b      	subgt	r3, r3, r2
 8002782:	18ed      	addgt	r5, r5, r3
 8002784:	341a      	adds	r4, #26
 8002786:	42b5      	cmp	r5, r6
 8002788:	d11a      	bne.n	80027c0 <_printf_common+0xcc>
 800278a:	2000      	movs	r0, #0
 800278c:	e008      	b.n	80027a0 <_printf_common+0xac>
 800278e:	2301      	movs	r3, #1
 8002790:	4652      	mov	r2, sl
 8002792:	4649      	mov	r1, r9
 8002794:	4638      	mov	r0, r7
 8002796:	47c0      	blx	r8
 8002798:	3001      	adds	r0, #1
 800279a:	d103      	bne.n	80027a4 <_printf_common+0xb0>
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027a4:	3501      	adds	r5, #1
 80027a6:	e7c4      	b.n	8002732 <_printf_common+0x3e>
 80027a8:	2030      	movs	r0, #48	; 0x30
 80027aa:	18e1      	adds	r1, r4, r3
 80027ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027b0:	1c5a      	adds	r2, r3, #1
 80027b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027b6:	4422      	add	r2, r4
 80027b8:	3302      	adds	r3, #2
 80027ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027be:	e7c5      	b.n	800274c <_printf_common+0x58>
 80027c0:	2301      	movs	r3, #1
 80027c2:	4622      	mov	r2, r4
 80027c4:	4649      	mov	r1, r9
 80027c6:	4638      	mov	r0, r7
 80027c8:	47c0      	blx	r8
 80027ca:	3001      	adds	r0, #1
 80027cc:	d0e6      	beq.n	800279c <_printf_common+0xa8>
 80027ce:	3601      	adds	r6, #1
 80027d0:	e7d9      	b.n	8002786 <_printf_common+0x92>
	...

080027d4 <_printf_i>:
 80027d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027d8:	460c      	mov	r4, r1
 80027da:	7e27      	ldrb	r7, [r4, #24]
 80027dc:	4691      	mov	r9, r2
 80027de:	2f78      	cmp	r7, #120	; 0x78
 80027e0:	4680      	mov	r8, r0
 80027e2:	469a      	mov	sl, r3
 80027e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80027e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80027ea:	d807      	bhi.n	80027fc <_printf_i+0x28>
 80027ec:	2f62      	cmp	r7, #98	; 0x62
 80027ee:	d80a      	bhi.n	8002806 <_printf_i+0x32>
 80027f0:	2f00      	cmp	r7, #0
 80027f2:	f000 80d9 	beq.w	80029a8 <_printf_i+0x1d4>
 80027f6:	2f58      	cmp	r7, #88	; 0x58
 80027f8:	f000 80a4 	beq.w	8002944 <_printf_i+0x170>
 80027fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002800:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002804:	e03a      	b.n	800287c <_printf_i+0xa8>
 8002806:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800280a:	2b15      	cmp	r3, #21
 800280c:	d8f6      	bhi.n	80027fc <_printf_i+0x28>
 800280e:	a001      	add	r0, pc, #4	; (adr r0, 8002814 <_printf_i+0x40>)
 8002810:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002814:	0800286d 	.word	0x0800286d
 8002818:	08002881 	.word	0x08002881
 800281c:	080027fd 	.word	0x080027fd
 8002820:	080027fd 	.word	0x080027fd
 8002824:	080027fd 	.word	0x080027fd
 8002828:	080027fd 	.word	0x080027fd
 800282c:	08002881 	.word	0x08002881
 8002830:	080027fd 	.word	0x080027fd
 8002834:	080027fd 	.word	0x080027fd
 8002838:	080027fd 	.word	0x080027fd
 800283c:	080027fd 	.word	0x080027fd
 8002840:	0800298f 	.word	0x0800298f
 8002844:	080028b1 	.word	0x080028b1
 8002848:	08002971 	.word	0x08002971
 800284c:	080027fd 	.word	0x080027fd
 8002850:	080027fd 	.word	0x080027fd
 8002854:	080029b1 	.word	0x080029b1
 8002858:	080027fd 	.word	0x080027fd
 800285c:	080028b1 	.word	0x080028b1
 8002860:	080027fd 	.word	0x080027fd
 8002864:	080027fd 	.word	0x080027fd
 8002868:	08002979 	.word	0x08002979
 800286c:	680b      	ldr	r3, [r1, #0]
 800286e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002872:	1d1a      	adds	r2, r3, #4
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	600a      	str	r2, [r1, #0]
 8002878:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800287c:	2301      	movs	r3, #1
 800287e:	e0a4      	b.n	80029ca <_printf_i+0x1f6>
 8002880:	6825      	ldr	r5, [r4, #0]
 8002882:	6808      	ldr	r0, [r1, #0]
 8002884:	062e      	lsls	r6, r5, #24
 8002886:	f100 0304 	add.w	r3, r0, #4
 800288a:	d50a      	bpl.n	80028a2 <_printf_i+0xce>
 800288c:	6805      	ldr	r5, [r0, #0]
 800288e:	600b      	str	r3, [r1, #0]
 8002890:	2d00      	cmp	r5, #0
 8002892:	da03      	bge.n	800289c <_printf_i+0xc8>
 8002894:	232d      	movs	r3, #45	; 0x2d
 8002896:	426d      	negs	r5, r5
 8002898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800289c:	230a      	movs	r3, #10
 800289e:	485e      	ldr	r0, [pc, #376]	; (8002a18 <_printf_i+0x244>)
 80028a0:	e019      	b.n	80028d6 <_printf_i+0x102>
 80028a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80028a6:	6805      	ldr	r5, [r0, #0]
 80028a8:	600b      	str	r3, [r1, #0]
 80028aa:	bf18      	it	ne
 80028ac:	b22d      	sxthne	r5, r5
 80028ae:	e7ef      	b.n	8002890 <_printf_i+0xbc>
 80028b0:	680b      	ldr	r3, [r1, #0]
 80028b2:	6825      	ldr	r5, [r4, #0]
 80028b4:	1d18      	adds	r0, r3, #4
 80028b6:	6008      	str	r0, [r1, #0]
 80028b8:	0628      	lsls	r0, r5, #24
 80028ba:	d501      	bpl.n	80028c0 <_printf_i+0xec>
 80028bc:	681d      	ldr	r5, [r3, #0]
 80028be:	e002      	b.n	80028c6 <_printf_i+0xf2>
 80028c0:	0669      	lsls	r1, r5, #25
 80028c2:	d5fb      	bpl.n	80028bc <_printf_i+0xe8>
 80028c4:	881d      	ldrh	r5, [r3, #0]
 80028c6:	2f6f      	cmp	r7, #111	; 0x6f
 80028c8:	bf0c      	ite	eq
 80028ca:	2308      	moveq	r3, #8
 80028cc:	230a      	movne	r3, #10
 80028ce:	4852      	ldr	r0, [pc, #328]	; (8002a18 <_printf_i+0x244>)
 80028d0:	2100      	movs	r1, #0
 80028d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80028d6:	6866      	ldr	r6, [r4, #4]
 80028d8:	2e00      	cmp	r6, #0
 80028da:	bfa8      	it	ge
 80028dc:	6821      	ldrge	r1, [r4, #0]
 80028de:	60a6      	str	r6, [r4, #8]
 80028e0:	bfa4      	itt	ge
 80028e2:	f021 0104 	bicge.w	r1, r1, #4
 80028e6:	6021      	strge	r1, [r4, #0]
 80028e8:	b90d      	cbnz	r5, 80028ee <_printf_i+0x11a>
 80028ea:	2e00      	cmp	r6, #0
 80028ec:	d04d      	beq.n	800298a <_printf_i+0x1b6>
 80028ee:	4616      	mov	r6, r2
 80028f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80028f4:	fb03 5711 	mls	r7, r3, r1, r5
 80028f8:	5dc7      	ldrb	r7, [r0, r7]
 80028fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80028fe:	462f      	mov	r7, r5
 8002900:	42bb      	cmp	r3, r7
 8002902:	460d      	mov	r5, r1
 8002904:	d9f4      	bls.n	80028f0 <_printf_i+0x11c>
 8002906:	2b08      	cmp	r3, #8
 8002908:	d10b      	bne.n	8002922 <_printf_i+0x14e>
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	07df      	lsls	r7, r3, #31
 800290e:	d508      	bpl.n	8002922 <_printf_i+0x14e>
 8002910:	6923      	ldr	r3, [r4, #16]
 8002912:	6861      	ldr	r1, [r4, #4]
 8002914:	4299      	cmp	r1, r3
 8002916:	bfde      	ittt	le
 8002918:	2330      	movle	r3, #48	; 0x30
 800291a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800291e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002922:	1b92      	subs	r2, r2, r6
 8002924:	6122      	str	r2, [r4, #16]
 8002926:	464b      	mov	r3, r9
 8002928:	4621      	mov	r1, r4
 800292a:	4640      	mov	r0, r8
 800292c:	f8cd a000 	str.w	sl, [sp]
 8002930:	aa03      	add	r2, sp, #12
 8002932:	f7ff fedf 	bl	80026f4 <_printf_common>
 8002936:	3001      	adds	r0, #1
 8002938:	d14c      	bne.n	80029d4 <_printf_i+0x200>
 800293a:	f04f 30ff 	mov.w	r0, #4294967295
 800293e:	b004      	add	sp, #16
 8002940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002944:	4834      	ldr	r0, [pc, #208]	; (8002a18 <_printf_i+0x244>)
 8002946:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800294a:	680e      	ldr	r6, [r1, #0]
 800294c:	6823      	ldr	r3, [r4, #0]
 800294e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002952:	061f      	lsls	r7, r3, #24
 8002954:	600e      	str	r6, [r1, #0]
 8002956:	d514      	bpl.n	8002982 <_printf_i+0x1ae>
 8002958:	07d9      	lsls	r1, r3, #31
 800295a:	bf44      	itt	mi
 800295c:	f043 0320 	orrmi.w	r3, r3, #32
 8002960:	6023      	strmi	r3, [r4, #0]
 8002962:	b91d      	cbnz	r5, 800296c <_printf_i+0x198>
 8002964:	6823      	ldr	r3, [r4, #0]
 8002966:	f023 0320 	bic.w	r3, r3, #32
 800296a:	6023      	str	r3, [r4, #0]
 800296c:	2310      	movs	r3, #16
 800296e:	e7af      	b.n	80028d0 <_printf_i+0xfc>
 8002970:	6823      	ldr	r3, [r4, #0]
 8002972:	f043 0320 	orr.w	r3, r3, #32
 8002976:	6023      	str	r3, [r4, #0]
 8002978:	2378      	movs	r3, #120	; 0x78
 800297a:	4828      	ldr	r0, [pc, #160]	; (8002a1c <_printf_i+0x248>)
 800297c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002980:	e7e3      	b.n	800294a <_printf_i+0x176>
 8002982:	065e      	lsls	r6, r3, #25
 8002984:	bf48      	it	mi
 8002986:	b2ad      	uxthmi	r5, r5
 8002988:	e7e6      	b.n	8002958 <_printf_i+0x184>
 800298a:	4616      	mov	r6, r2
 800298c:	e7bb      	b.n	8002906 <_printf_i+0x132>
 800298e:	680b      	ldr	r3, [r1, #0]
 8002990:	6826      	ldr	r6, [r4, #0]
 8002992:	1d1d      	adds	r5, r3, #4
 8002994:	6960      	ldr	r0, [r4, #20]
 8002996:	600d      	str	r5, [r1, #0]
 8002998:	0635      	lsls	r5, r6, #24
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	d501      	bpl.n	80029a2 <_printf_i+0x1ce>
 800299e:	6018      	str	r0, [r3, #0]
 80029a0:	e002      	b.n	80029a8 <_printf_i+0x1d4>
 80029a2:	0671      	lsls	r1, r6, #25
 80029a4:	d5fb      	bpl.n	800299e <_printf_i+0x1ca>
 80029a6:	8018      	strh	r0, [r3, #0]
 80029a8:	2300      	movs	r3, #0
 80029aa:	4616      	mov	r6, r2
 80029ac:	6123      	str	r3, [r4, #16]
 80029ae:	e7ba      	b.n	8002926 <_printf_i+0x152>
 80029b0:	680b      	ldr	r3, [r1, #0]
 80029b2:	1d1a      	adds	r2, r3, #4
 80029b4:	600a      	str	r2, [r1, #0]
 80029b6:	681e      	ldr	r6, [r3, #0]
 80029b8:	2100      	movs	r1, #0
 80029ba:	4630      	mov	r0, r6
 80029bc:	6862      	ldr	r2, [r4, #4]
 80029be:	f001 fa5f 	bl	8003e80 <memchr>
 80029c2:	b108      	cbz	r0, 80029c8 <_printf_i+0x1f4>
 80029c4:	1b80      	subs	r0, r0, r6
 80029c6:	6060      	str	r0, [r4, #4]
 80029c8:	6863      	ldr	r3, [r4, #4]
 80029ca:	6123      	str	r3, [r4, #16]
 80029cc:	2300      	movs	r3, #0
 80029ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029d2:	e7a8      	b.n	8002926 <_printf_i+0x152>
 80029d4:	4632      	mov	r2, r6
 80029d6:	4649      	mov	r1, r9
 80029d8:	4640      	mov	r0, r8
 80029da:	6923      	ldr	r3, [r4, #16]
 80029dc:	47d0      	blx	sl
 80029de:	3001      	adds	r0, #1
 80029e0:	d0ab      	beq.n	800293a <_printf_i+0x166>
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	079b      	lsls	r3, r3, #30
 80029e6:	d413      	bmi.n	8002a10 <_printf_i+0x23c>
 80029e8:	68e0      	ldr	r0, [r4, #12]
 80029ea:	9b03      	ldr	r3, [sp, #12]
 80029ec:	4298      	cmp	r0, r3
 80029ee:	bfb8      	it	lt
 80029f0:	4618      	movlt	r0, r3
 80029f2:	e7a4      	b.n	800293e <_printf_i+0x16a>
 80029f4:	2301      	movs	r3, #1
 80029f6:	4632      	mov	r2, r6
 80029f8:	4649      	mov	r1, r9
 80029fa:	4640      	mov	r0, r8
 80029fc:	47d0      	blx	sl
 80029fe:	3001      	adds	r0, #1
 8002a00:	d09b      	beq.n	800293a <_printf_i+0x166>
 8002a02:	3501      	adds	r5, #1
 8002a04:	68e3      	ldr	r3, [r4, #12]
 8002a06:	9903      	ldr	r1, [sp, #12]
 8002a08:	1a5b      	subs	r3, r3, r1
 8002a0a:	42ab      	cmp	r3, r5
 8002a0c:	dcf2      	bgt.n	80029f4 <_printf_i+0x220>
 8002a0e:	e7eb      	b.n	80029e8 <_printf_i+0x214>
 8002a10:	2500      	movs	r5, #0
 8002a12:	f104 0619 	add.w	r6, r4, #25
 8002a16:	e7f5      	b.n	8002a04 <_printf_i+0x230>
 8002a18:	08004c76 	.word	0x08004c76
 8002a1c:	08004c87 	.word	0x08004c87

08002a20 <iprintf>:
 8002a20:	b40f      	push	{r0, r1, r2, r3}
 8002a22:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <iprintf+0x2c>)
 8002a24:	b513      	push	{r0, r1, r4, lr}
 8002a26:	681c      	ldr	r4, [r3, #0]
 8002a28:	b124      	cbz	r4, 8002a34 <iprintf+0x14>
 8002a2a:	69a3      	ldr	r3, [r4, #24]
 8002a2c:	b913      	cbnz	r3, 8002a34 <iprintf+0x14>
 8002a2e:	4620      	mov	r0, r4
 8002a30:	f001 f90a 	bl	8003c48 <__sinit>
 8002a34:	ab05      	add	r3, sp, #20
 8002a36:	4620      	mov	r0, r4
 8002a38:	9a04      	ldr	r2, [sp, #16]
 8002a3a:	68a1      	ldr	r1, [r4, #8]
 8002a3c:	9301      	str	r3, [sp, #4]
 8002a3e:	f001 fdff 	bl	8004640 <_vfiprintf_r>
 8002a42:	b002      	add	sp, #8
 8002a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a48:	b004      	add	sp, #16
 8002a4a:	4770      	bx	lr
 8002a4c:	20000000 	.word	0x20000000

08002a50 <_puts_r>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	460e      	mov	r6, r1
 8002a54:	4605      	mov	r5, r0
 8002a56:	b118      	cbz	r0, 8002a60 <_puts_r+0x10>
 8002a58:	6983      	ldr	r3, [r0, #24]
 8002a5a:	b90b      	cbnz	r3, 8002a60 <_puts_r+0x10>
 8002a5c:	f001 f8f4 	bl	8003c48 <__sinit>
 8002a60:	69ab      	ldr	r3, [r5, #24]
 8002a62:	68ac      	ldr	r4, [r5, #8]
 8002a64:	b913      	cbnz	r3, 8002a6c <_puts_r+0x1c>
 8002a66:	4628      	mov	r0, r5
 8002a68:	f001 f8ee 	bl	8003c48 <__sinit>
 8002a6c:	4b2c      	ldr	r3, [pc, #176]	; (8002b20 <_puts_r+0xd0>)
 8002a6e:	429c      	cmp	r4, r3
 8002a70:	d120      	bne.n	8002ab4 <_puts_r+0x64>
 8002a72:	686c      	ldr	r4, [r5, #4]
 8002a74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a76:	07db      	lsls	r3, r3, #31
 8002a78:	d405      	bmi.n	8002a86 <_puts_r+0x36>
 8002a7a:	89a3      	ldrh	r3, [r4, #12]
 8002a7c:	0598      	lsls	r0, r3, #22
 8002a7e:	d402      	bmi.n	8002a86 <_puts_r+0x36>
 8002a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a82:	f001 f996 	bl	8003db2 <__retarget_lock_acquire_recursive>
 8002a86:	89a3      	ldrh	r3, [r4, #12]
 8002a88:	0719      	lsls	r1, r3, #28
 8002a8a:	d51d      	bpl.n	8002ac8 <_puts_r+0x78>
 8002a8c:	6923      	ldr	r3, [r4, #16]
 8002a8e:	b1db      	cbz	r3, 8002ac8 <_puts_r+0x78>
 8002a90:	3e01      	subs	r6, #1
 8002a92:	68a3      	ldr	r3, [r4, #8]
 8002a94:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	60a3      	str	r3, [r4, #8]
 8002a9c:	bb39      	cbnz	r1, 8002aee <_puts_r+0x9e>
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	da38      	bge.n	8002b14 <_puts_r+0xc4>
 8002aa2:	4622      	mov	r2, r4
 8002aa4:	210a      	movs	r1, #10
 8002aa6:	4628      	mov	r0, r5
 8002aa8:	f000 f858 	bl	8002b5c <__swbuf_r>
 8002aac:	3001      	adds	r0, #1
 8002aae:	d011      	beq.n	8002ad4 <_puts_r+0x84>
 8002ab0:	250a      	movs	r5, #10
 8002ab2:	e011      	b.n	8002ad8 <_puts_r+0x88>
 8002ab4:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <_puts_r+0xd4>)
 8002ab6:	429c      	cmp	r4, r3
 8002ab8:	d101      	bne.n	8002abe <_puts_r+0x6e>
 8002aba:	68ac      	ldr	r4, [r5, #8]
 8002abc:	e7da      	b.n	8002a74 <_puts_r+0x24>
 8002abe:	4b1a      	ldr	r3, [pc, #104]	; (8002b28 <_puts_r+0xd8>)
 8002ac0:	429c      	cmp	r4, r3
 8002ac2:	bf08      	it	eq
 8002ac4:	68ec      	ldreq	r4, [r5, #12]
 8002ac6:	e7d5      	b.n	8002a74 <_puts_r+0x24>
 8002ac8:	4621      	mov	r1, r4
 8002aca:	4628      	mov	r0, r5
 8002acc:	f000 f898 	bl	8002c00 <__swsetup_r>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	d0dd      	beq.n	8002a90 <_puts_r+0x40>
 8002ad4:	f04f 35ff 	mov.w	r5, #4294967295
 8002ad8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ada:	07da      	lsls	r2, r3, #31
 8002adc:	d405      	bmi.n	8002aea <_puts_r+0x9a>
 8002ade:	89a3      	ldrh	r3, [r4, #12]
 8002ae0:	059b      	lsls	r3, r3, #22
 8002ae2:	d402      	bmi.n	8002aea <_puts_r+0x9a>
 8002ae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ae6:	f001 f965 	bl	8003db4 <__retarget_lock_release_recursive>
 8002aea:	4628      	mov	r0, r5
 8002aec:	bd70      	pop	{r4, r5, r6, pc}
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	da04      	bge.n	8002afc <_puts_r+0xac>
 8002af2:	69a2      	ldr	r2, [r4, #24]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	dc06      	bgt.n	8002b06 <_puts_r+0xb6>
 8002af8:	290a      	cmp	r1, #10
 8002afa:	d004      	beq.n	8002b06 <_puts_r+0xb6>
 8002afc:	6823      	ldr	r3, [r4, #0]
 8002afe:	1c5a      	adds	r2, r3, #1
 8002b00:	6022      	str	r2, [r4, #0]
 8002b02:	7019      	strb	r1, [r3, #0]
 8002b04:	e7c5      	b.n	8002a92 <_puts_r+0x42>
 8002b06:	4622      	mov	r2, r4
 8002b08:	4628      	mov	r0, r5
 8002b0a:	f000 f827 	bl	8002b5c <__swbuf_r>
 8002b0e:	3001      	adds	r0, #1
 8002b10:	d1bf      	bne.n	8002a92 <_puts_r+0x42>
 8002b12:	e7df      	b.n	8002ad4 <_puts_r+0x84>
 8002b14:	250a      	movs	r5, #10
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	6022      	str	r2, [r4, #0]
 8002b1c:	701d      	strb	r5, [r3, #0]
 8002b1e:	e7db      	b.n	8002ad8 <_puts_r+0x88>
 8002b20:	08004d88 	.word	0x08004d88
 8002b24:	08004da8 	.word	0x08004da8
 8002b28:	08004d68 	.word	0x08004d68

08002b2c <puts>:
 8002b2c:	4b02      	ldr	r3, [pc, #8]	; (8002b38 <puts+0xc>)
 8002b2e:	4601      	mov	r1, r0
 8002b30:	6818      	ldr	r0, [r3, #0]
 8002b32:	f7ff bf8d 	b.w	8002a50 <_puts_r>
 8002b36:	bf00      	nop
 8002b38:	20000000 	.word	0x20000000

08002b3c <_sbrk_r>:
 8002b3c:	b538      	push	{r3, r4, r5, lr}
 8002b3e:	2300      	movs	r3, #0
 8002b40:	4d05      	ldr	r5, [pc, #20]	; (8002b58 <_sbrk_r+0x1c>)
 8002b42:	4604      	mov	r4, r0
 8002b44:	4608      	mov	r0, r1
 8002b46:	602b      	str	r3, [r5, #0]
 8002b48:	f001 fffa 	bl	8004b40 <_sbrk>
 8002b4c:	1c43      	adds	r3, r0, #1
 8002b4e:	d102      	bne.n	8002b56 <_sbrk_r+0x1a>
 8002b50:	682b      	ldr	r3, [r5, #0]
 8002b52:	b103      	cbz	r3, 8002b56 <_sbrk_r+0x1a>
 8002b54:	6023      	str	r3, [r4, #0]
 8002b56:	bd38      	pop	{r3, r4, r5, pc}
 8002b58:	20000218 	.word	0x20000218

08002b5c <__swbuf_r>:
 8002b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5e:	460e      	mov	r6, r1
 8002b60:	4614      	mov	r4, r2
 8002b62:	4605      	mov	r5, r0
 8002b64:	b118      	cbz	r0, 8002b6e <__swbuf_r+0x12>
 8002b66:	6983      	ldr	r3, [r0, #24]
 8002b68:	b90b      	cbnz	r3, 8002b6e <__swbuf_r+0x12>
 8002b6a:	f001 f86d 	bl	8003c48 <__sinit>
 8002b6e:	4b21      	ldr	r3, [pc, #132]	; (8002bf4 <__swbuf_r+0x98>)
 8002b70:	429c      	cmp	r4, r3
 8002b72:	d12b      	bne.n	8002bcc <__swbuf_r+0x70>
 8002b74:	686c      	ldr	r4, [r5, #4]
 8002b76:	69a3      	ldr	r3, [r4, #24]
 8002b78:	60a3      	str	r3, [r4, #8]
 8002b7a:	89a3      	ldrh	r3, [r4, #12]
 8002b7c:	071a      	lsls	r2, r3, #28
 8002b7e:	d52f      	bpl.n	8002be0 <__swbuf_r+0x84>
 8002b80:	6923      	ldr	r3, [r4, #16]
 8002b82:	b36b      	cbz	r3, 8002be0 <__swbuf_r+0x84>
 8002b84:	6923      	ldr	r3, [r4, #16]
 8002b86:	6820      	ldr	r0, [r4, #0]
 8002b88:	b2f6      	uxtb	r6, r6
 8002b8a:	1ac0      	subs	r0, r0, r3
 8002b8c:	6963      	ldr	r3, [r4, #20]
 8002b8e:	4637      	mov	r7, r6
 8002b90:	4283      	cmp	r3, r0
 8002b92:	dc04      	bgt.n	8002b9e <__swbuf_r+0x42>
 8002b94:	4621      	mov	r1, r4
 8002b96:	4628      	mov	r0, r5
 8002b98:	f000 ffc2 	bl	8003b20 <_fflush_r>
 8002b9c:	bb30      	cbnz	r0, 8002bec <__swbuf_r+0x90>
 8002b9e:	68a3      	ldr	r3, [r4, #8]
 8002ba0:	3001      	adds	r0, #1
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	60a3      	str	r3, [r4, #8]
 8002ba6:	6823      	ldr	r3, [r4, #0]
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	6022      	str	r2, [r4, #0]
 8002bac:	701e      	strb	r6, [r3, #0]
 8002bae:	6963      	ldr	r3, [r4, #20]
 8002bb0:	4283      	cmp	r3, r0
 8002bb2:	d004      	beq.n	8002bbe <__swbuf_r+0x62>
 8002bb4:	89a3      	ldrh	r3, [r4, #12]
 8002bb6:	07db      	lsls	r3, r3, #31
 8002bb8:	d506      	bpl.n	8002bc8 <__swbuf_r+0x6c>
 8002bba:	2e0a      	cmp	r6, #10
 8002bbc:	d104      	bne.n	8002bc8 <__swbuf_r+0x6c>
 8002bbe:	4621      	mov	r1, r4
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	f000 ffad 	bl	8003b20 <_fflush_r>
 8002bc6:	b988      	cbnz	r0, 8002bec <__swbuf_r+0x90>
 8002bc8:	4638      	mov	r0, r7
 8002bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bcc:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <__swbuf_r+0x9c>)
 8002bce:	429c      	cmp	r4, r3
 8002bd0:	d101      	bne.n	8002bd6 <__swbuf_r+0x7a>
 8002bd2:	68ac      	ldr	r4, [r5, #8]
 8002bd4:	e7cf      	b.n	8002b76 <__swbuf_r+0x1a>
 8002bd6:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <__swbuf_r+0xa0>)
 8002bd8:	429c      	cmp	r4, r3
 8002bda:	bf08      	it	eq
 8002bdc:	68ec      	ldreq	r4, [r5, #12]
 8002bde:	e7ca      	b.n	8002b76 <__swbuf_r+0x1a>
 8002be0:	4621      	mov	r1, r4
 8002be2:	4628      	mov	r0, r5
 8002be4:	f000 f80c 	bl	8002c00 <__swsetup_r>
 8002be8:	2800      	cmp	r0, #0
 8002bea:	d0cb      	beq.n	8002b84 <__swbuf_r+0x28>
 8002bec:	f04f 37ff 	mov.w	r7, #4294967295
 8002bf0:	e7ea      	b.n	8002bc8 <__swbuf_r+0x6c>
 8002bf2:	bf00      	nop
 8002bf4:	08004d88 	.word	0x08004d88
 8002bf8:	08004da8 	.word	0x08004da8
 8002bfc:	08004d68 	.word	0x08004d68

08002c00 <__swsetup_r>:
 8002c00:	4b32      	ldr	r3, [pc, #200]	; (8002ccc <__swsetup_r+0xcc>)
 8002c02:	b570      	push	{r4, r5, r6, lr}
 8002c04:	681d      	ldr	r5, [r3, #0]
 8002c06:	4606      	mov	r6, r0
 8002c08:	460c      	mov	r4, r1
 8002c0a:	b125      	cbz	r5, 8002c16 <__swsetup_r+0x16>
 8002c0c:	69ab      	ldr	r3, [r5, #24]
 8002c0e:	b913      	cbnz	r3, 8002c16 <__swsetup_r+0x16>
 8002c10:	4628      	mov	r0, r5
 8002c12:	f001 f819 	bl	8003c48 <__sinit>
 8002c16:	4b2e      	ldr	r3, [pc, #184]	; (8002cd0 <__swsetup_r+0xd0>)
 8002c18:	429c      	cmp	r4, r3
 8002c1a:	d10f      	bne.n	8002c3c <__swsetup_r+0x3c>
 8002c1c:	686c      	ldr	r4, [r5, #4]
 8002c1e:	89a3      	ldrh	r3, [r4, #12]
 8002c20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002c24:	0719      	lsls	r1, r3, #28
 8002c26:	d42c      	bmi.n	8002c82 <__swsetup_r+0x82>
 8002c28:	06dd      	lsls	r5, r3, #27
 8002c2a:	d411      	bmi.n	8002c50 <__swsetup_r+0x50>
 8002c2c:	2309      	movs	r3, #9
 8002c2e:	6033      	str	r3, [r6, #0]
 8002c30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002c34:	f04f 30ff 	mov.w	r0, #4294967295
 8002c38:	81a3      	strh	r3, [r4, #12]
 8002c3a:	e03e      	b.n	8002cba <__swsetup_r+0xba>
 8002c3c:	4b25      	ldr	r3, [pc, #148]	; (8002cd4 <__swsetup_r+0xd4>)
 8002c3e:	429c      	cmp	r4, r3
 8002c40:	d101      	bne.n	8002c46 <__swsetup_r+0x46>
 8002c42:	68ac      	ldr	r4, [r5, #8]
 8002c44:	e7eb      	b.n	8002c1e <__swsetup_r+0x1e>
 8002c46:	4b24      	ldr	r3, [pc, #144]	; (8002cd8 <__swsetup_r+0xd8>)
 8002c48:	429c      	cmp	r4, r3
 8002c4a:	bf08      	it	eq
 8002c4c:	68ec      	ldreq	r4, [r5, #12]
 8002c4e:	e7e6      	b.n	8002c1e <__swsetup_r+0x1e>
 8002c50:	0758      	lsls	r0, r3, #29
 8002c52:	d512      	bpl.n	8002c7a <__swsetup_r+0x7a>
 8002c54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c56:	b141      	cbz	r1, 8002c6a <__swsetup_r+0x6a>
 8002c58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c5c:	4299      	cmp	r1, r3
 8002c5e:	d002      	beq.n	8002c66 <__swsetup_r+0x66>
 8002c60:	4630      	mov	r0, r6
 8002c62:	f7ff f9d7 	bl	8002014 <_free_r>
 8002c66:	2300      	movs	r3, #0
 8002c68:	6363      	str	r3, [r4, #52]	; 0x34
 8002c6a:	89a3      	ldrh	r3, [r4, #12]
 8002c6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002c70:	81a3      	strh	r3, [r4, #12]
 8002c72:	2300      	movs	r3, #0
 8002c74:	6063      	str	r3, [r4, #4]
 8002c76:	6923      	ldr	r3, [r4, #16]
 8002c78:	6023      	str	r3, [r4, #0]
 8002c7a:	89a3      	ldrh	r3, [r4, #12]
 8002c7c:	f043 0308 	orr.w	r3, r3, #8
 8002c80:	81a3      	strh	r3, [r4, #12]
 8002c82:	6923      	ldr	r3, [r4, #16]
 8002c84:	b94b      	cbnz	r3, 8002c9a <__swsetup_r+0x9a>
 8002c86:	89a3      	ldrh	r3, [r4, #12]
 8002c88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c90:	d003      	beq.n	8002c9a <__swsetup_r+0x9a>
 8002c92:	4621      	mov	r1, r4
 8002c94:	4630      	mov	r0, r6
 8002c96:	f001 f8b3 	bl	8003e00 <__smakebuf_r>
 8002c9a:	89a0      	ldrh	r0, [r4, #12]
 8002c9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ca0:	f010 0301 	ands.w	r3, r0, #1
 8002ca4:	d00a      	beq.n	8002cbc <__swsetup_r+0xbc>
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60a3      	str	r3, [r4, #8]
 8002caa:	6963      	ldr	r3, [r4, #20]
 8002cac:	425b      	negs	r3, r3
 8002cae:	61a3      	str	r3, [r4, #24]
 8002cb0:	6923      	ldr	r3, [r4, #16]
 8002cb2:	b943      	cbnz	r3, 8002cc6 <__swsetup_r+0xc6>
 8002cb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002cb8:	d1ba      	bne.n	8002c30 <__swsetup_r+0x30>
 8002cba:	bd70      	pop	{r4, r5, r6, pc}
 8002cbc:	0781      	lsls	r1, r0, #30
 8002cbe:	bf58      	it	pl
 8002cc0:	6963      	ldrpl	r3, [r4, #20]
 8002cc2:	60a3      	str	r3, [r4, #8]
 8002cc4:	e7f4      	b.n	8002cb0 <__swsetup_r+0xb0>
 8002cc6:	2000      	movs	r0, #0
 8002cc8:	e7f7      	b.n	8002cba <__swsetup_r+0xba>
 8002cca:	bf00      	nop
 8002ccc:	20000000 	.word	0x20000000
 8002cd0:	08004d88 	.word	0x08004d88
 8002cd4:	08004da8 	.word	0x08004da8
 8002cd8:	08004d68 	.word	0x08004d68

08002cdc <__assert_func>:
 8002cdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002cde:	4614      	mov	r4, r2
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <__assert_func+0x2c>)
 8002ce4:	4605      	mov	r5, r0
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68d8      	ldr	r0, [r3, #12]
 8002cea:	b14c      	cbz	r4, 8002d00 <__assert_func+0x24>
 8002cec:	4b07      	ldr	r3, [pc, #28]	; (8002d0c <__assert_func+0x30>)
 8002cee:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002cf2:	9100      	str	r1, [sp, #0]
 8002cf4:	462b      	mov	r3, r5
 8002cf6:	4906      	ldr	r1, [pc, #24]	; (8002d10 <__assert_func+0x34>)
 8002cf8:	f001 f824 	bl	8003d44 <fiprintf>
 8002cfc:	f001 fe26 	bl	800494c <abort>
 8002d00:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <__assert_func+0x38>)
 8002d02:	461c      	mov	r4, r3
 8002d04:	e7f3      	b.n	8002cee <__assert_func+0x12>
 8002d06:	bf00      	nop
 8002d08:	20000000 	.word	0x20000000
 8002d0c:	08004c98 	.word	0x08004c98
 8002d10:	08004ca5 	.word	0x08004ca5
 8002d14:	08004cd3 	.word	0x08004cd3

08002d18 <quorem>:
 8002d18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d1c:	6903      	ldr	r3, [r0, #16]
 8002d1e:	690c      	ldr	r4, [r1, #16]
 8002d20:	4607      	mov	r7, r0
 8002d22:	42a3      	cmp	r3, r4
 8002d24:	f2c0 8083 	blt.w	8002e2e <quorem+0x116>
 8002d28:	3c01      	subs	r4, #1
 8002d2a:	f100 0514 	add.w	r5, r0, #20
 8002d2e:	f101 0814 	add.w	r8, r1, #20
 8002d32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002d36:	9301      	str	r3, [sp, #4]
 8002d38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002d3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002d40:	3301      	adds	r3, #1
 8002d42:	429a      	cmp	r2, r3
 8002d44:	fbb2 f6f3 	udiv	r6, r2, r3
 8002d48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002d4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002d50:	d332      	bcc.n	8002db8 <quorem+0xa0>
 8002d52:	f04f 0e00 	mov.w	lr, #0
 8002d56:	4640      	mov	r0, r8
 8002d58:	46ac      	mov	ip, r5
 8002d5a:	46f2      	mov	sl, lr
 8002d5c:	f850 2b04 	ldr.w	r2, [r0], #4
 8002d60:	b293      	uxth	r3, r2
 8002d62:	fb06 e303 	mla	r3, r6, r3, lr
 8002d66:	0c12      	lsrs	r2, r2, #16
 8002d68:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002d6c:	fb06 e202 	mla	r2, r6, r2, lr
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	ebaa 0303 	sub.w	r3, sl, r3
 8002d76:	f8dc a000 	ldr.w	sl, [ip]
 8002d7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002d7e:	fa1f fa8a 	uxth.w	sl, sl
 8002d82:	4453      	add	r3, sl
 8002d84:	fa1f fa82 	uxth.w	sl, r2
 8002d88:	f8dc 2000 	ldr.w	r2, [ip]
 8002d8c:	4581      	cmp	r9, r0
 8002d8e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8002d92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002d9c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002da0:	f84c 3b04 	str.w	r3, [ip], #4
 8002da4:	d2da      	bcs.n	8002d5c <quorem+0x44>
 8002da6:	f855 300b 	ldr.w	r3, [r5, fp]
 8002daa:	b92b      	cbnz	r3, 8002db8 <quorem+0xa0>
 8002dac:	9b01      	ldr	r3, [sp, #4]
 8002dae:	3b04      	subs	r3, #4
 8002db0:	429d      	cmp	r5, r3
 8002db2:	461a      	mov	r2, r3
 8002db4:	d32f      	bcc.n	8002e16 <quorem+0xfe>
 8002db6:	613c      	str	r4, [r7, #16]
 8002db8:	4638      	mov	r0, r7
 8002dba:	f001 fb03 	bl	80043c4 <__mcmp>
 8002dbe:	2800      	cmp	r0, #0
 8002dc0:	db25      	blt.n	8002e0e <quorem+0xf6>
 8002dc2:	4628      	mov	r0, r5
 8002dc4:	f04f 0c00 	mov.w	ip, #0
 8002dc8:	3601      	adds	r6, #1
 8002dca:	f858 1b04 	ldr.w	r1, [r8], #4
 8002dce:	f8d0 e000 	ldr.w	lr, [r0]
 8002dd2:	b28b      	uxth	r3, r1
 8002dd4:	ebac 0303 	sub.w	r3, ip, r3
 8002dd8:	fa1f f28e 	uxth.w	r2, lr
 8002ddc:	4413      	add	r3, r2
 8002dde:	0c0a      	lsrs	r2, r1, #16
 8002de0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002de4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002dee:	45c1      	cmp	r9, r8
 8002df0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002df4:	f840 3b04 	str.w	r3, [r0], #4
 8002df8:	d2e7      	bcs.n	8002dca <quorem+0xb2>
 8002dfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002dfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002e02:	b922      	cbnz	r2, 8002e0e <quorem+0xf6>
 8002e04:	3b04      	subs	r3, #4
 8002e06:	429d      	cmp	r5, r3
 8002e08:	461a      	mov	r2, r3
 8002e0a:	d30a      	bcc.n	8002e22 <quorem+0x10a>
 8002e0c:	613c      	str	r4, [r7, #16]
 8002e0e:	4630      	mov	r0, r6
 8002e10:	b003      	add	sp, #12
 8002e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	3b04      	subs	r3, #4
 8002e1a:	2a00      	cmp	r2, #0
 8002e1c:	d1cb      	bne.n	8002db6 <quorem+0x9e>
 8002e1e:	3c01      	subs	r4, #1
 8002e20:	e7c6      	b.n	8002db0 <quorem+0x98>
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	3b04      	subs	r3, #4
 8002e26:	2a00      	cmp	r2, #0
 8002e28:	d1f0      	bne.n	8002e0c <quorem+0xf4>
 8002e2a:	3c01      	subs	r4, #1
 8002e2c:	e7eb      	b.n	8002e06 <quorem+0xee>
 8002e2e:	2000      	movs	r0, #0
 8002e30:	e7ee      	b.n	8002e10 <quorem+0xf8>
 8002e32:	0000      	movs	r0, r0
 8002e34:	0000      	movs	r0, r0
	...

08002e38 <_dtoa_r>:
 8002e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e3c:	4616      	mov	r6, r2
 8002e3e:	461f      	mov	r7, r3
 8002e40:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8002e42:	b099      	sub	sp, #100	; 0x64
 8002e44:	4605      	mov	r5, r0
 8002e46:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002e4a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8002e4e:	b974      	cbnz	r4, 8002e6e <_dtoa_r+0x36>
 8002e50:	2010      	movs	r0, #16
 8002e52:	f7ff f8cf 	bl	8001ff4 <malloc>
 8002e56:	4602      	mov	r2, r0
 8002e58:	6268      	str	r0, [r5, #36]	; 0x24
 8002e5a:	b920      	cbnz	r0, 8002e66 <_dtoa_r+0x2e>
 8002e5c:	21ea      	movs	r1, #234	; 0xea
 8002e5e:	4bae      	ldr	r3, [pc, #696]	; (8003118 <_dtoa_r+0x2e0>)
 8002e60:	48ae      	ldr	r0, [pc, #696]	; (800311c <_dtoa_r+0x2e4>)
 8002e62:	f7ff ff3b 	bl	8002cdc <__assert_func>
 8002e66:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8002e6a:	6004      	str	r4, [r0, #0]
 8002e6c:	60c4      	str	r4, [r0, #12]
 8002e6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002e70:	6819      	ldr	r1, [r3, #0]
 8002e72:	b151      	cbz	r1, 8002e8a <_dtoa_r+0x52>
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	2301      	movs	r3, #1
 8002e78:	4093      	lsls	r3, r2
 8002e7a:	604a      	str	r2, [r1, #4]
 8002e7c:	608b      	str	r3, [r1, #8]
 8002e7e:	4628      	mov	r0, r5
 8002e80:	f001 f866 	bl	8003f50 <_Bfree>
 8002e84:	2200      	movs	r2, #0
 8002e86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	1e3b      	subs	r3, r7, #0
 8002e8c:	bfaf      	iteee	ge
 8002e8e:	2300      	movge	r3, #0
 8002e90:	2201      	movlt	r2, #1
 8002e92:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002e96:	9305      	strlt	r3, [sp, #20]
 8002e98:	bfa8      	it	ge
 8002e9a:	f8c8 3000 	strge.w	r3, [r8]
 8002e9e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8002ea2:	4b9f      	ldr	r3, [pc, #636]	; (8003120 <_dtoa_r+0x2e8>)
 8002ea4:	bfb8      	it	lt
 8002ea6:	f8c8 2000 	strlt.w	r2, [r8]
 8002eaa:	ea33 0309 	bics.w	r3, r3, r9
 8002eae:	d119      	bne.n	8002ee4 <_dtoa_r+0xac>
 8002eb0:	f242 730f 	movw	r3, #9999	; 0x270f
 8002eb4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002eb6:	6013      	str	r3, [r2, #0]
 8002eb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8002ebc:	4333      	orrs	r3, r6
 8002ebe:	f000 8580 	beq.w	80039c2 <_dtoa_r+0xb8a>
 8002ec2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002ec4:	b953      	cbnz	r3, 8002edc <_dtoa_r+0xa4>
 8002ec6:	4b97      	ldr	r3, [pc, #604]	; (8003124 <_dtoa_r+0x2ec>)
 8002ec8:	e022      	b.n	8002f10 <_dtoa_r+0xd8>
 8002eca:	4b97      	ldr	r3, [pc, #604]	; (8003128 <_dtoa_r+0x2f0>)
 8002ecc:	9308      	str	r3, [sp, #32]
 8002ece:	3308      	adds	r3, #8
 8002ed0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002ed2:	6013      	str	r3, [r2, #0]
 8002ed4:	9808      	ldr	r0, [sp, #32]
 8002ed6:	b019      	add	sp, #100	; 0x64
 8002ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002edc:	4b91      	ldr	r3, [pc, #580]	; (8003124 <_dtoa_r+0x2ec>)
 8002ede:	9308      	str	r3, [sp, #32]
 8002ee0:	3303      	adds	r3, #3
 8002ee2:	e7f5      	b.n	8002ed0 <_dtoa_r+0x98>
 8002ee4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8002ee8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8002eec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	f7fd fd58 	bl	80009a8 <__aeabi_dcmpeq>
 8002ef8:	4680      	mov	r8, r0
 8002efa:	b158      	cbz	r0, 8002f14 <_dtoa_r+0xdc>
 8002efc:	2301      	movs	r3, #1
 8002efe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002f00:	6013      	str	r3, [r2, #0]
 8002f02:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 8559 	beq.w	80039bc <_dtoa_r+0xb84>
 8002f0a:	4888      	ldr	r0, [pc, #544]	; (800312c <_dtoa_r+0x2f4>)
 8002f0c:	6018      	str	r0, [r3, #0]
 8002f0e:	1e43      	subs	r3, r0, #1
 8002f10:	9308      	str	r3, [sp, #32]
 8002f12:	e7df      	b.n	8002ed4 <_dtoa_r+0x9c>
 8002f14:	ab16      	add	r3, sp, #88	; 0x58
 8002f16:	9301      	str	r3, [sp, #4]
 8002f18:	ab17      	add	r3, sp, #92	; 0x5c
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	4628      	mov	r0, r5
 8002f1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8002f22:	f001 fafb 	bl	800451c <__d2b>
 8002f26:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8002f2a:	4682      	mov	sl, r0
 8002f2c:	2c00      	cmp	r4, #0
 8002f2e:	d07e      	beq.n	800302e <_dtoa_r+0x1f6>
 8002f30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002f34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f36:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002f3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f3e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8002f42:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8002f46:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	4b78      	ldr	r3, [pc, #480]	; (8003130 <_dtoa_r+0x2f8>)
 8002f4e:	f7fd f90b 	bl	8000168 <__aeabi_dsub>
 8002f52:	a36b      	add	r3, pc, #428	; (adr r3, 8003100 <_dtoa_r+0x2c8>)
 8002f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f58:	f7fd fabe 	bl	80004d8 <__aeabi_dmul>
 8002f5c:	a36a      	add	r3, pc, #424	; (adr r3, 8003108 <_dtoa_r+0x2d0>)
 8002f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f62:	f7fd f903 	bl	800016c <__adddf3>
 8002f66:	4606      	mov	r6, r0
 8002f68:	4620      	mov	r0, r4
 8002f6a:	460f      	mov	r7, r1
 8002f6c:	f7fd fa4a 	bl	8000404 <__aeabi_i2d>
 8002f70:	a367      	add	r3, pc, #412	; (adr r3, 8003110 <_dtoa_r+0x2d8>)
 8002f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f76:	f7fd faaf 	bl	80004d8 <__aeabi_dmul>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4630      	mov	r0, r6
 8002f80:	4639      	mov	r1, r7
 8002f82:	f7fd f8f3 	bl	800016c <__adddf3>
 8002f86:	4606      	mov	r6, r0
 8002f88:	460f      	mov	r7, r1
 8002f8a:	f7fd fd55 	bl	8000a38 <__aeabi_d2iz>
 8002f8e:	2200      	movs	r2, #0
 8002f90:	4681      	mov	r9, r0
 8002f92:	2300      	movs	r3, #0
 8002f94:	4630      	mov	r0, r6
 8002f96:	4639      	mov	r1, r7
 8002f98:	f7fd fd10 	bl	80009bc <__aeabi_dcmplt>
 8002f9c:	b148      	cbz	r0, 8002fb2 <_dtoa_r+0x17a>
 8002f9e:	4648      	mov	r0, r9
 8002fa0:	f7fd fa30 	bl	8000404 <__aeabi_i2d>
 8002fa4:	4632      	mov	r2, r6
 8002fa6:	463b      	mov	r3, r7
 8002fa8:	f7fd fcfe 	bl	80009a8 <__aeabi_dcmpeq>
 8002fac:	b908      	cbnz	r0, 8002fb2 <_dtoa_r+0x17a>
 8002fae:	f109 39ff 	add.w	r9, r9, #4294967295
 8002fb2:	f1b9 0f16 	cmp.w	r9, #22
 8002fb6:	d857      	bhi.n	8003068 <_dtoa_r+0x230>
 8002fb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002fbc:	4b5d      	ldr	r3, [pc, #372]	; (8003134 <_dtoa_r+0x2fc>)
 8002fbe:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8002fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc6:	f7fd fcf9 	bl	80009bc <__aeabi_dcmplt>
 8002fca:	2800      	cmp	r0, #0
 8002fcc:	d04e      	beq.n	800306c <_dtoa_r+0x234>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	f109 39ff 	add.w	r9, r9, #4294967295
 8002fd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8002fd6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002fd8:	1b1c      	subs	r4, r3, r4
 8002fda:	1e63      	subs	r3, r4, #1
 8002fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8002fde:	bf49      	itett	mi
 8002fe0:	f1c4 0301 	rsbmi	r3, r4, #1
 8002fe4:	2300      	movpl	r3, #0
 8002fe6:	9306      	strmi	r3, [sp, #24]
 8002fe8:	2300      	movmi	r3, #0
 8002fea:	bf54      	ite	pl
 8002fec:	9306      	strpl	r3, [sp, #24]
 8002fee:	9309      	strmi	r3, [sp, #36]	; 0x24
 8002ff0:	f1b9 0f00 	cmp.w	r9, #0
 8002ff4:	db3c      	blt.n	8003070 <_dtoa_r+0x238>
 8002ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ff8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8002ffc:	444b      	add	r3, r9
 8002ffe:	9309      	str	r3, [sp, #36]	; 0x24
 8003000:	2300      	movs	r3, #0
 8003002:	930a      	str	r3, [sp, #40]	; 0x28
 8003004:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003006:	2b09      	cmp	r3, #9
 8003008:	d86c      	bhi.n	80030e4 <_dtoa_r+0x2ac>
 800300a:	2b05      	cmp	r3, #5
 800300c:	bfc4      	itt	gt
 800300e:	3b04      	subgt	r3, #4
 8003010:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003012:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003014:	bfc8      	it	gt
 8003016:	2400      	movgt	r4, #0
 8003018:	f1a3 0302 	sub.w	r3, r3, #2
 800301c:	bfd8      	it	le
 800301e:	2401      	movle	r4, #1
 8003020:	2b03      	cmp	r3, #3
 8003022:	f200 808b 	bhi.w	800313c <_dtoa_r+0x304>
 8003026:	e8df f003 	tbb	[pc, r3]
 800302a:	4f2d      	.short	0x4f2d
 800302c:	5b4d      	.short	0x5b4d
 800302e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003032:	441c      	add	r4, r3
 8003034:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8003038:	2b20      	cmp	r3, #32
 800303a:	bfc3      	ittte	gt
 800303c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003040:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8003044:	fa09 f303 	lslgt.w	r3, r9, r3
 8003048:	f1c3 0320 	rsble	r3, r3, #32
 800304c:	bfc6      	itte	gt
 800304e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003052:	4318      	orrgt	r0, r3
 8003054:	fa06 f003 	lslle.w	r0, r6, r3
 8003058:	f7fd f9c4 	bl	80003e4 <__aeabi_ui2d>
 800305c:	2301      	movs	r3, #1
 800305e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003062:	3c01      	subs	r4, #1
 8003064:	9313      	str	r3, [sp, #76]	; 0x4c
 8003066:	e770      	b.n	8002f4a <_dtoa_r+0x112>
 8003068:	2301      	movs	r3, #1
 800306a:	e7b3      	b.n	8002fd4 <_dtoa_r+0x19c>
 800306c:	900f      	str	r0, [sp, #60]	; 0x3c
 800306e:	e7b2      	b.n	8002fd6 <_dtoa_r+0x19e>
 8003070:	9b06      	ldr	r3, [sp, #24]
 8003072:	eba3 0309 	sub.w	r3, r3, r9
 8003076:	9306      	str	r3, [sp, #24]
 8003078:	f1c9 0300 	rsb	r3, r9, #0
 800307c:	930a      	str	r3, [sp, #40]	; 0x28
 800307e:	2300      	movs	r3, #0
 8003080:	930e      	str	r3, [sp, #56]	; 0x38
 8003082:	e7bf      	b.n	8003004 <_dtoa_r+0x1cc>
 8003084:	2300      	movs	r3, #0
 8003086:	930b      	str	r3, [sp, #44]	; 0x2c
 8003088:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800308a:	2b00      	cmp	r3, #0
 800308c:	dc59      	bgt.n	8003142 <_dtoa_r+0x30a>
 800308e:	f04f 0b01 	mov.w	fp, #1
 8003092:	465b      	mov	r3, fp
 8003094:	f8cd b008 	str.w	fp, [sp, #8]
 8003098:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800309c:	2200      	movs	r2, #0
 800309e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80030a0:	6042      	str	r2, [r0, #4]
 80030a2:	2204      	movs	r2, #4
 80030a4:	f102 0614 	add.w	r6, r2, #20
 80030a8:	429e      	cmp	r6, r3
 80030aa:	6841      	ldr	r1, [r0, #4]
 80030ac:	d94f      	bls.n	800314e <_dtoa_r+0x316>
 80030ae:	4628      	mov	r0, r5
 80030b0:	f000 ff0e 	bl	8003ed0 <_Balloc>
 80030b4:	9008      	str	r0, [sp, #32]
 80030b6:	2800      	cmp	r0, #0
 80030b8:	d14d      	bne.n	8003156 <_dtoa_r+0x31e>
 80030ba:	4602      	mov	r2, r0
 80030bc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80030c0:	4b1d      	ldr	r3, [pc, #116]	; (8003138 <_dtoa_r+0x300>)
 80030c2:	e6cd      	b.n	8002e60 <_dtoa_r+0x28>
 80030c4:	2301      	movs	r3, #1
 80030c6:	e7de      	b.n	8003086 <_dtoa_r+0x24e>
 80030c8:	2300      	movs	r3, #0
 80030ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80030cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80030ce:	eb09 0b03 	add.w	fp, r9, r3
 80030d2:	f10b 0301 	add.w	r3, fp, #1
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	9302      	str	r3, [sp, #8]
 80030da:	bfb8      	it	lt
 80030dc:	2301      	movlt	r3, #1
 80030de:	e7dd      	b.n	800309c <_dtoa_r+0x264>
 80030e0:	2301      	movs	r3, #1
 80030e2:	e7f2      	b.n	80030ca <_dtoa_r+0x292>
 80030e4:	2401      	movs	r4, #1
 80030e6:	2300      	movs	r3, #0
 80030e8:	940b      	str	r4, [sp, #44]	; 0x2c
 80030ea:	9322      	str	r3, [sp, #136]	; 0x88
 80030ec:	f04f 3bff 	mov.w	fp, #4294967295
 80030f0:	2200      	movs	r2, #0
 80030f2:	2312      	movs	r3, #18
 80030f4:	f8cd b008 	str.w	fp, [sp, #8]
 80030f8:	9223      	str	r2, [sp, #140]	; 0x8c
 80030fa:	e7cf      	b.n	800309c <_dtoa_r+0x264>
 80030fc:	f3af 8000 	nop.w
 8003100:	636f4361 	.word	0x636f4361
 8003104:	3fd287a7 	.word	0x3fd287a7
 8003108:	8b60c8b3 	.word	0x8b60c8b3
 800310c:	3fc68a28 	.word	0x3fc68a28
 8003110:	509f79fb 	.word	0x509f79fb
 8003114:	3fd34413 	.word	0x3fd34413
 8003118:	08004ce1 	.word	0x08004ce1
 800311c:	08004cf8 	.word	0x08004cf8
 8003120:	7ff00000 	.word	0x7ff00000
 8003124:	08004cdd 	.word	0x08004cdd
 8003128:	08004cd4 	.word	0x08004cd4
 800312c:	08004c75 	.word	0x08004c75
 8003130:	3ff80000 	.word	0x3ff80000
 8003134:	08004e50 	.word	0x08004e50
 8003138:	08004d57 	.word	0x08004d57
 800313c:	2301      	movs	r3, #1
 800313e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003140:	e7d4      	b.n	80030ec <_dtoa_r+0x2b4>
 8003142:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8003146:	465b      	mov	r3, fp
 8003148:	f8cd b008 	str.w	fp, [sp, #8]
 800314c:	e7a6      	b.n	800309c <_dtoa_r+0x264>
 800314e:	3101      	adds	r1, #1
 8003150:	6041      	str	r1, [r0, #4]
 8003152:	0052      	lsls	r2, r2, #1
 8003154:	e7a6      	b.n	80030a4 <_dtoa_r+0x26c>
 8003156:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003158:	9a08      	ldr	r2, [sp, #32]
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	9b02      	ldr	r3, [sp, #8]
 800315e:	2b0e      	cmp	r3, #14
 8003160:	f200 80a8 	bhi.w	80032b4 <_dtoa_r+0x47c>
 8003164:	2c00      	cmp	r4, #0
 8003166:	f000 80a5 	beq.w	80032b4 <_dtoa_r+0x47c>
 800316a:	f1b9 0f00 	cmp.w	r9, #0
 800316e:	dd34      	ble.n	80031da <_dtoa_r+0x3a2>
 8003170:	4a9a      	ldr	r2, [pc, #616]	; (80033dc <_dtoa_r+0x5a4>)
 8003172:	f009 030f 	and.w	r3, r9, #15
 8003176:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800317a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800317e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003182:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003186:	ea4f 1429 	mov.w	r4, r9, asr #4
 800318a:	d016      	beq.n	80031ba <_dtoa_r+0x382>
 800318c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003190:	4b93      	ldr	r3, [pc, #588]	; (80033e0 <_dtoa_r+0x5a8>)
 8003192:	2703      	movs	r7, #3
 8003194:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003198:	f7fd fac8 	bl	800072c <__aeabi_ddiv>
 800319c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031a0:	f004 040f 	and.w	r4, r4, #15
 80031a4:	4e8e      	ldr	r6, [pc, #568]	; (80033e0 <_dtoa_r+0x5a8>)
 80031a6:	b954      	cbnz	r4, 80031be <_dtoa_r+0x386>
 80031a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80031ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031b0:	f7fd fabc 	bl	800072c <__aeabi_ddiv>
 80031b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031b8:	e029      	b.n	800320e <_dtoa_r+0x3d6>
 80031ba:	2702      	movs	r7, #2
 80031bc:	e7f2      	b.n	80031a4 <_dtoa_r+0x36c>
 80031be:	07e1      	lsls	r1, r4, #31
 80031c0:	d508      	bpl.n	80031d4 <_dtoa_r+0x39c>
 80031c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80031c6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80031ca:	f7fd f985 	bl	80004d8 <__aeabi_dmul>
 80031ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80031d2:	3701      	adds	r7, #1
 80031d4:	1064      	asrs	r4, r4, #1
 80031d6:	3608      	adds	r6, #8
 80031d8:	e7e5      	b.n	80031a6 <_dtoa_r+0x36e>
 80031da:	f000 80a5 	beq.w	8003328 <_dtoa_r+0x4f0>
 80031de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80031e2:	f1c9 0400 	rsb	r4, r9, #0
 80031e6:	4b7d      	ldr	r3, [pc, #500]	; (80033dc <_dtoa_r+0x5a4>)
 80031e8:	f004 020f 	and.w	r2, r4, #15
 80031ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f4:	f7fd f970 	bl	80004d8 <__aeabi_dmul>
 80031f8:	2702      	movs	r7, #2
 80031fa:	2300      	movs	r3, #0
 80031fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003200:	4e77      	ldr	r6, [pc, #476]	; (80033e0 <_dtoa_r+0x5a8>)
 8003202:	1124      	asrs	r4, r4, #4
 8003204:	2c00      	cmp	r4, #0
 8003206:	f040 8084 	bne.w	8003312 <_dtoa_r+0x4da>
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1d2      	bne.n	80031b4 <_dtoa_r+0x37c>
 800320e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003210:	2b00      	cmp	r3, #0
 8003212:	f000 808b 	beq.w	800332c <_dtoa_r+0x4f4>
 8003216:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800321a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800321e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003222:	2200      	movs	r2, #0
 8003224:	4b6f      	ldr	r3, [pc, #444]	; (80033e4 <_dtoa_r+0x5ac>)
 8003226:	f7fd fbc9 	bl	80009bc <__aeabi_dcmplt>
 800322a:	2800      	cmp	r0, #0
 800322c:	d07e      	beq.n	800332c <_dtoa_r+0x4f4>
 800322e:	9b02      	ldr	r3, [sp, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d07b      	beq.n	800332c <_dtoa_r+0x4f4>
 8003234:	f1bb 0f00 	cmp.w	fp, #0
 8003238:	dd38      	ble.n	80032ac <_dtoa_r+0x474>
 800323a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800323e:	2200      	movs	r2, #0
 8003240:	4b69      	ldr	r3, [pc, #420]	; (80033e8 <_dtoa_r+0x5b0>)
 8003242:	f7fd f949 	bl	80004d8 <__aeabi_dmul>
 8003246:	465c      	mov	r4, fp
 8003248:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800324c:	f109 38ff 	add.w	r8, r9, #4294967295
 8003250:	3701      	adds	r7, #1
 8003252:	4638      	mov	r0, r7
 8003254:	f7fd f8d6 	bl	8000404 <__aeabi_i2d>
 8003258:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800325c:	f7fd f93c 	bl	80004d8 <__aeabi_dmul>
 8003260:	2200      	movs	r2, #0
 8003262:	4b62      	ldr	r3, [pc, #392]	; (80033ec <_dtoa_r+0x5b4>)
 8003264:	f7fc ff82 	bl	800016c <__adddf3>
 8003268:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800326c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003270:	9611      	str	r6, [sp, #68]	; 0x44
 8003272:	2c00      	cmp	r4, #0
 8003274:	d15d      	bne.n	8003332 <_dtoa_r+0x4fa>
 8003276:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800327a:	2200      	movs	r2, #0
 800327c:	4b5c      	ldr	r3, [pc, #368]	; (80033f0 <_dtoa_r+0x5b8>)
 800327e:	f7fc ff73 	bl	8000168 <__aeabi_dsub>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800328a:	4633      	mov	r3, r6
 800328c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800328e:	f7fd fbb3 	bl	80009f8 <__aeabi_dcmpgt>
 8003292:	2800      	cmp	r0, #0
 8003294:	f040 829e 	bne.w	80037d4 <_dtoa_r+0x99c>
 8003298:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800329c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800329e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80032a2:	f7fd fb8b 	bl	80009bc <__aeabi_dcmplt>
 80032a6:	2800      	cmp	r0, #0
 80032a8:	f040 8292 	bne.w	80037d0 <_dtoa_r+0x998>
 80032ac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80032b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80032b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f2c0 8153 	blt.w	8003562 <_dtoa_r+0x72a>
 80032bc:	f1b9 0f0e 	cmp.w	r9, #14
 80032c0:	f300 814f 	bgt.w	8003562 <_dtoa_r+0x72a>
 80032c4:	4b45      	ldr	r3, [pc, #276]	; (80033dc <_dtoa_r+0x5a4>)
 80032c6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80032ca:	e9d3 3400 	ldrd	r3, r4, [r3]
 80032ce:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80032d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f280 80db 	bge.w	8003490 <_dtoa_r+0x658>
 80032da:	9b02      	ldr	r3, [sp, #8]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f300 80d7 	bgt.w	8003490 <_dtoa_r+0x658>
 80032e2:	f040 8274 	bne.w	80037ce <_dtoa_r+0x996>
 80032e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80032ea:	2200      	movs	r2, #0
 80032ec:	4b40      	ldr	r3, [pc, #256]	; (80033f0 <_dtoa_r+0x5b8>)
 80032ee:	f7fd f8f3 	bl	80004d8 <__aeabi_dmul>
 80032f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80032f6:	f7fd fb75 	bl	80009e4 <__aeabi_dcmpge>
 80032fa:	9c02      	ldr	r4, [sp, #8]
 80032fc:	4626      	mov	r6, r4
 80032fe:	2800      	cmp	r0, #0
 8003300:	f040 824a 	bne.w	8003798 <_dtoa_r+0x960>
 8003304:	2331      	movs	r3, #49	; 0x31
 8003306:	9f08      	ldr	r7, [sp, #32]
 8003308:	f109 0901 	add.w	r9, r9, #1
 800330c:	f807 3b01 	strb.w	r3, [r7], #1
 8003310:	e246      	b.n	80037a0 <_dtoa_r+0x968>
 8003312:	07e2      	lsls	r2, r4, #31
 8003314:	d505      	bpl.n	8003322 <_dtoa_r+0x4ea>
 8003316:	e9d6 2300 	ldrd	r2, r3, [r6]
 800331a:	f7fd f8dd 	bl	80004d8 <__aeabi_dmul>
 800331e:	2301      	movs	r3, #1
 8003320:	3701      	adds	r7, #1
 8003322:	1064      	asrs	r4, r4, #1
 8003324:	3608      	adds	r6, #8
 8003326:	e76d      	b.n	8003204 <_dtoa_r+0x3cc>
 8003328:	2702      	movs	r7, #2
 800332a:	e770      	b.n	800320e <_dtoa_r+0x3d6>
 800332c:	46c8      	mov	r8, r9
 800332e:	9c02      	ldr	r4, [sp, #8]
 8003330:	e78f      	b.n	8003252 <_dtoa_r+0x41a>
 8003332:	9908      	ldr	r1, [sp, #32]
 8003334:	4b29      	ldr	r3, [pc, #164]	; (80033dc <_dtoa_r+0x5a4>)
 8003336:	4421      	add	r1, r4
 8003338:	9112      	str	r1, [sp, #72]	; 0x48
 800333a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800333c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003340:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003344:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003348:	2900      	cmp	r1, #0
 800334a:	d055      	beq.n	80033f8 <_dtoa_r+0x5c0>
 800334c:	2000      	movs	r0, #0
 800334e:	4929      	ldr	r1, [pc, #164]	; (80033f4 <_dtoa_r+0x5bc>)
 8003350:	f7fd f9ec 	bl	800072c <__aeabi_ddiv>
 8003354:	463b      	mov	r3, r7
 8003356:	4632      	mov	r2, r6
 8003358:	f7fc ff06 	bl	8000168 <__aeabi_dsub>
 800335c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003360:	9f08      	ldr	r7, [sp, #32]
 8003362:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003366:	f7fd fb67 	bl	8000a38 <__aeabi_d2iz>
 800336a:	4604      	mov	r4, r0
 800336c:	f7fd f84a 	bl	8000404 <__aeabi_i2d>
 8003370:	4602      	mov	r2, r0
 8003372:	460b      	mov	r3, r1
 8003374:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003378:	f7fc fef6 	bl	8000168 <__aeabi_dsub>
 800337c:	4602      	mov	r2, r0
 800337e:	460b      	mov	r3, r1
 8003380:	3430      	adds	r4, #48	; 0x30
 8003382:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003386:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800338a:	f807 4b01 	strb.w	r4, [r7], #1
 800338e:	f7fd fb15 	bl	80009bc <__aeabi_dcmplt>
 8003392:	2800      	cmp	r0, #0
 8003394:	d174      	bne.n	8003480 <_dtoa_r+0x648>
 8003396:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800339a:	2000      	movs	r0, #0
 800339c:	4911      	ldr	r1, [pc, #68]	; (80033e4 <_dtoa_r+0x5ac>)
 800339e:	f7fc fee3 	bl	8000168 <__aeabi_dsub>
 80033a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80033a6:	f7fd fb09 	bl	80009bc <__aeabi_dcmplt>
 80033aa:	2800      	cmp	r0, #0
 80033ac:	f040 80b6 	bne.w	800351c <_dtoa_r+0x6e4>
 80033b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80033b2:	429f      	cmp	r7, r3
 80033b4:	f43f af7a 	beq.w	80032ac <_dtoa_r+0x474>
 80033b8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80033bc:	2200      	movs	r2, #0
 80033be:	4b0a      	ldr	r3, [pc, #40]	; (80033e8 <_dtoa_r+0x5b0>)
 80033c0:	f7fd f88a 	bl	80004d8 <__aeabi_dmul>
 80033c4:	2200      	movs	r2, #0
 80033c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80033ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033ce:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <_dtoa_r+0x5b0>)
 80033d0:	f7fd f882 	bl	80004d8 <__aeabi_dmul>
 80033d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80033d8:	e7c3      	b.n	8003362 <_dtoa_r+0x52a>
 80033da:	bf00      	nop
 80033dc:	08004e50 	.word	0x08004e50
 80033e0:	08004e28 	.word	0x08004e28
 80033e4:	3ff00000 	.word	0x3ff00000
 80033e8:	40240000 	.word	0x40240000
 80033ec:	401c0000 	.word	0x401c0000
 80033f0:	40140000 	.word	0x40140000
 80033f4:	3fe00000 	.word	0x3fe00000
 80033f8:	4630      	mov	r0, r6
 80033fa:	4639      	mov	r1, r7
 80033fc:	f7fd f86c 	bl	80004d8 <__aeabi_dmul>
 8003400:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003402:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003406:	9c08      	ldr	r4, [sp, #32]
 8003408:	9314      	str	r3, [sp, #80]	; 0x50
 800340a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800340e:	f7fd fb13 	bl	8000a38 <__aeabi_d2iz>
 8003412:	9015      	str	r0, [sp, #84]	; 0x54
 8003414:	f7fc fff6 	bl	8000404 <__aeabi_i2d>
 8003418:	4602      	mov	r2, r0
 800341a:	460b      	mov	r3, r1
 800341c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003420:	f7fc fea2 	bl	8000168 <__aeabi_dsub>
 8003424:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003426:	4606      	mov	r6, r0
 8003428:	3330      	adds	r3, #48	; 0x30
 800342a:	f804 3b01 	strb.w	r3, [r4], #1
 800342e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003430:	460f      	mov	r7, r1
 8003432:	429c      	cmp	r4, r3
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	d124      	bne.n	8003484 <_dtoa_r+0x64c>
 800343a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800343e:	4bb3      	ldr	r3, [pc, #716]	; (800370c <_dtoa_r+0x8d4>)
 8003440:	f7fc fe94 	bl	800016c <__adddf3>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4630      	mov	r0, r6
 800344a:	4639      	mov	r1, r7
 800344c:	f7fd fad4 	bl	80009f8 <__aeabi_dcmpgt>
 8003450:	2800      	cmp	r0, #0
 8003452:	d162      	bne.n	800351a <_dtoa_r+0x6e2>
 8003454:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003458:	2000      	movs	r0, #0
 800345a:	49ac      	ldr	r1, [pc, #688]	; (800370c <_dtoa_r+0x8d4>)
 800345c:	f7fc fe84 	bl	8000168 <__aeabi_dsub>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	4630      	mov	r0, r6
 8003466:	4639      	mov	r1, r7
 8003468:	f7fd faa8 	bl	80009bc <__aeabi_dcmplt>
 800346c:	2800      	cmp	r0, #0
 800346e:	f43f af1d 	beq.w	80032ac <_dtoa_r+0x474>
 8003472:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003474:	1e7b      	subs	r3, r7, #1
 8003476:	9314      	str	r3, [sp, #80]	; 0x50
 8003478:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800347c:	2b30      	cmp	r3, #48	; 0x30
 800347e:	d0f8      	beq.n	8003472 <_dtoa_r+0x63a>
 8003480:	46c1      	mov	r9, r8
 8003482:	e03a      	b.n	80034fa <_dtoa_r+0x6c2>
 8003484:	4ba2      	ldr	r3, [pc, #648]	; (8003710 <_dtoa_r+0x8d8>)
 8003486:	f7fd f827 	bl	80004d8 <__aeabi_dmul>
 800348a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800348e:	e7bc      	b.n	800340a <_dtoa_r+0x5d2>
 8003490:	9f08      	ldr	r7, [sp, #32]
 8003492:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800349a:	f7fd f947 	bl	800072c <__aeabi_ddiv>
 800349e:	f7fd facb 	bl	8000a38 <__aeabi_d2iz>
 80034a2:	4604      	mov	r4, r0
 80034a4:	f7fc ffae 	bl	8000404 <__aeabi_i2d>
 80034a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80034ac:	f7fd f814 	bl	80004d8 <__aeabi_dmul>
 80034b0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80034b4:	460b      	mov	r3, r1
 80034b6:	4602      	mov	r2, r0
 80034b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80034bc:	f7fc fe54 	bl	8000168 <__aeabi_dsub>
 80034c0:	f807 6b01 	strb.w	r6, [r7], #1
 80034c4:	9e08      	ldr	r6, [sp, #32]
 80034c6:	9b02      	ldr	r3, [sp, #8]
 80034c8:	1bbe      	subs	r6, r7, r6
 80034ca:	42b3      	cmp	r3, r6
 80034cc:	d13a      	bne.n	8003544 <_dtoa_r+0x70c>
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	f7fc fe4b 	bl	800016c <__adddf3>
 80034d6:	4602      	mov	r2, r0
 80034d8:	460b      	mov	r3, r1
 80034da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80034de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80034e2:	f7fd fa89 	bl	80009f8 <__aeabi_dcmpgt>
 80034e6:	bb58      	cbnz	r0, 8003540 <_dtoa_r+0x708>
 80034e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80034ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034f0:	f7fd fa5a 	bl	80009a8 <__aeabi_dcmpeq>
 80034f4:	b108      	cbz	r0, 80034fa <_dtoa_r+0x6c2>
 80034f6:	07e1      	lsls	r1, r4, #31
 80034f8:	d422      	bmi.n	8003540 <_dtoa_r+0x708>
 80034fa:	4628      	mov	r0, r5
 80034fc:	4651      	mov	r1, sl
 80034fe:	f000 fd27 	bl	8003f50 <_Bfree>
 8003502:	2300      	movs	r3, #0
 8003504:	703b      	strb	r3, [r7, #0]
 8003506:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003508:	f109 0001 	add.w	r0, r9, #1
 800350c:	6018      	str	r0, [r3, #0]
 800350e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003510:	2b00      	cmp	r3, #0
 8003512:	f43f acdf 	beq.w	8002ed4 <_dtoa_r+0x9c>
 8003516:	601f      	str	r7, [r3, #0]
 8003518:	e4dc      	b.n	8002ed4 <_dtoa_r+0x9c>
 800351a:	4627      	mov	r7, r4
 800351c:	463b      	mov	r3, r7
 800351e:	461f      	mov	r7, r3
 8003520:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003524:	2a39      	cmp	r2, #57	; 0x39
 8003526:	d107      	bne.n	8003538 <_dtoa_r+0x700>
 8003528:	9a08      	ldr	r2, [sp, #32]
 800352a:	429a      	cmp	r2, r3
 800352c:	d1f7      	bne.n	800351e <_dtoa_r+0x6e6>
 800352e:	2230      	movs	r2, #48	; 0x30
 8003530:	9908      	ldr	r1, [sp, #32]
 8003532:	f108 0801 	add.w	r8, r8, #1
 8003536:	700a      	strb	r2, [r1, #0]
 8003538:	781a      	ldrb	r2, [r3, #0]
 800353a:	3201      	adds	r2, #1
 800353c:	701a      	strb	r2, [r3, #0]
 800353e:	e79f      	b.n	8003480 <_dtoa_r+0x648>
 8003540:	46c8      	mov	r8, r9
 8003542:	e7eb      	b.n	800351c <_dtoa_r+0x6e4>
 8003544:	2200      	movs	r2, #0
 8003546:	4b72      	ldr	r3, [pc, #456]	; (8003710 <_dtoa_r+0x8d8>)
 8003548:	f7fc ffc6 	bl	80004d8 <__aeabi_dmul>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003554:	2200      	movs	r2, #0
 8003556:	2300      	movs	r3, #0
 8003558:	f7fd fa26 	bl	80009a8 <__aeabi_dcmpeq>
 800355c:	2800      	cmp	r0, #0
 800355e:	d098      	beq.n	8003492 <_dtoa_r+0x65a>
 8003560:	e7cb      	b.n	80034fa <_dtoa_r+0x6c2>
 8003562:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003564:	2a00      	cmp	r2, #0
 8003566:	f000 80cd 	beq.w	8003704 <_dtoa_r+0x8cc>
 800356a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800356c:	2a01      	cmp	r2, #1
 800356e:	f300 80af 	bgt.w	80036d0 <_dtoa_r+0x898>
 8003572:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003574:	2a00      	cmp	r2, #0
 8003576:	f000 80a7 	beq.w	80036c8 <_dtoa_r+0x890>
 800357a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800357e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003580:	9f06      	ldr	r7, [sp, #24]
 8003582:	9a06      	ldr	r2, [sp, #24]
 8003584:	2101      	movs	r1, #1
 8003586:	441a      	add	r2, r3
 8003588:	9206      	str	r2, [sp, #24]
 800358a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800358c:	4628      	mov	r0, r5
 800358e:	441a      	add	r2, r3
 8003590:	9209      	str	r2, [sp, #36]	; 0x24
 8003592:	f000 fd97 	bl	80040c4 <__i2b>
 8003596:	4606      	mov	r6, r0
 8003598:	2f00      	cmp	r7, #0
 800359a:	dd0c      	ble.n	80035b6 <_dtoa_r+0x77e>
 800359c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800359e:	2b00      	cmp	r3, #0
 80035a0:	dd09      	ble.n	80035b6 <_dtoa_r+0x77e>
 80035a2:	42bb      	cmp	r3, r7
 80035a4:	bfa8      	it	ge
 80035a6:	463b      	movge	r3, r7
 80035a8:	9a06      	ldr	r2, [sp, #24]
 80035aa:	1aff      	subs	r7, r7, r3
 80035ac:	1ad2      	subs	r2, r2, r3
 80035ae:	9206      	str	r2, [sp, #24]
 80035b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	9309      	str	r3, [sp, #36]	; 0x24
 80035b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035b8:	b1f3      	cbz	r3, 80035f8 <_dtoa_r+0x7c0>
 80035ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80a9 	beq.w	8003714 <_dtoa_r+0x8dc>
 80035c2:	2c00      	cmp	r4, #0
 80035c4:	dd10      	ble.n	80035e8 <_dtoa_r+0x7b0>
 80035c6:	4631      	mov	r1, r6
 80035c8:	4622      	mov	r2, r4
 80035ca:	4628      	mov	r0, r5
 80035cc:	f000 fe34 	bl	8004238 <__pow5mult>
 80035d0:	4652      	mov	r2, sl
 80035d2:	4601      	mov	r1, r0
 80035d4:	4606      	mov	r6, r0
 80035d6:	4628      	mov	r0, r5
 80035d8:	f000 fd8a 	bl	80040f0 <__multiply>
 80035dc:	4680      	mov	r8, r0
 80035de:	4651      	mov	r1, sl
 80035e0:	4628      	mov	r0, r5
 80035e2:	f000 fcb5 	bl	8003f50 <_Bfree>
 80035e6:	46c2      	mov	sl, r8
 80035e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035ea:	1b1a      	subs	r2, r3, r4
 80035ec:	d004      	beq.n	80035f8 <_dtoa_r+0x7c0>
 80035ee:	4651      	mov	r1, sl
 80035f0:	4628      	mov	r0, r5
 80035f2:	f000 fe21 	bl	8004238 <__pow5mult>
 80035f6:	4682      	mov	sl, r0
 80035f8:	2101      	movs	r1, #1
 80035fa:	4628      	mov	r0, r5
 80035fc:	f000 fd62 	bl	80040c4 <__i2b>
 8003600:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003602:	4604      	mov	r4, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	f340 8087 	ble.w	8003718 <_dtoa_r+0x8e0>
 800360a:	461a      	mov	r2, r3
 800360c:	4601      	mov	r1, r0
 800360e:	4628      	mov	r0, r5
 8003610:	f000 fe12 	bl	8004238 <__pow5mult>
 8003614:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003616:	4604      	mov	r4, r0
 8003618:	2b01      	cmp	r3, #1
 800361a:	f340 8080 	ble.w	800371e <_dtoa_r+0x8e6>
 800361e:	f04f 0800 	mov.w	r8, #0
 8003622:	6923      	ldr	r3, [r4, #16]
 8003624:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003628:	6918      	ldr	r0, [r3, #16]
 800362a:	f000 fcfd 	bl	8004028 <__hi0bits>
 800362e:	f1c0 0020 	rsb	r0, r0, #32
 8003632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003634:	4418      	add	r0, r3
 8003636:	f010 001f 	ands.w	r0, r0, #31
 800363a:	f000 8092 	beq.w	8003762 <_dtoa_r+0x92a>
 800363e:	f1c0 0320 	rsb	r3, r0, #32
 8003642:	2b04      	cmp	r3, #4
 8003644:	f340 808a 	ble.w	800375c <_dtoa_r+0x924>
 8003648:	f1c0 001c 	rsb	r0, r0, #28
 800364c:	9b06      	ldr	r3, [sp, #24]
 800364e:	4407      	add	r7, r0
 8003650:	4403      	add	r3, r0
 8003652:	9306      	str	r3, [sp, #24]
 8003654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003656:	4403      	add	r3, r0
 8003658:	9309      	str	r3, [sp, #36]	; 0x24
 800365a:	9b06      	ldr	r3, [sp, #24]
 800365c:	2b00      	cmp	r3, #0
 800365e:	dd05      	ble.n	800366c <_dtoa_r+0x834>
 8003660:	4651      	mov	r1, sl
 8003662:	461a      	mov	r2, r3
 8003664:	4628      	mov	r0, r5
 8003666:	f000 fe41 	bl	80042ec <__lshift>
 800366a:	4682      	mov	sl, r0
 800366c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800366e:	2b00      	cmp	r3, #0
 8003670:	dd05      	ble.n	800367e <_dtoa_r+0x846>
 8003672:	4621      	mov	r1, r4
 8003674:	461a      	mov	r2, r3
 8003676:	4628      	mov	r0, r5
 8003678:	f000 fe38 	bl	80042ec <__lshift>
 800367c:	4604      	mov	r4, r0
 800367e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003680:	2b00      	cmp	r3, #0
 8003682:	d070      	beq.n	8003766 <_dtoa_r+0x92e>
 8003684:	4621      	mov	r1, r4
 8003686:	4650      	mov	r0, sl
 8003688:	f000 fe9c 	bl	80043c4 <__mcmp>
 800368c:	2800      	cmp	r0, #0
 800368e:	da6a      	bge.n	8003766 <_dtoa_r+0x92e>
 8003690:	2300      	movs	r3, #0
 8003692:	4651      	mov	r1, sl
 8003694:	220a      	movs	r2, #10
 8003696:	4628      	mov	r0, r5
 8003698:	f000 fc7c 	bl	8003f94 <__multadd>
 800369c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800369e:	4682      	mov	sl, r0
 80036a0:	f109 39ff 	add.w	r9, r9, #4294967295
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 8193 	beq.w	80039d0 <_dtoa_r+0xb98>
 80036aa:	4631      	mov	r1, r6
 80036ac:	2300      	movs	r3, #0
 80036ae:	220a      	movs	r2, #10
 80036b0:	4628      	mov	r0, r5
 80036b2:	f000 fc6f 	bl	8003f94 <__multadd>
 80036b6:	f1bb 0f00 	cmp.w	fp, #0
 80036ba:	4606      	mov	r6, r0
 80036bc:	f300 8093 	bgt.w	80037e6 <_dtoa_r+0x9ae>
 80036c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	dc57      	bgt.n	8003776 <_dtoa_r+0x93e>
 80036c6:	e08e      	b.n	80037e6 <_dtoa_r+0x9ae>
 80036c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80036ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80036ce:	e756      	b.n	800357e <_dtoa_r+0x746>
 80036d0:	9b02      	ldr	r3, [sp, #8]
 80036d2:	1e5c      	subs	r4, r3, #1
 80036d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036d6:	42a3      	cmp	r3, r4
 80036d8:	bfb7      	itett	lt
 80036da:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80036dc:	1b1c      	subge	r4, r3, r4
 80036de:	1ae2      	sublt	r2, r4, r3
 80036e0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80036e2:	bfbe      	ittt	lt
 80036e4:	940a      	strlt	r4, [sp, #40]	; 0x28
 80036e6:	189b      	addlt	r3, r3, r2
 80036e8:	930e      	strlt	r3, [sp, #56]	; 0x38
 80036ea:	9b02      	ldr	r3, [sp, #8]
 80036ec:	bfb8      	it	lt
 80036ee:	2400      	movlt	r4, #0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bfbb      	ittet	lt
 80036f4:	9b06      	ldrlt	r3, [sp, #24]
 80036f6:	9a02      	ldrlt	r2, [sp, #8]
 80036f8:	9f06      	ldrge	r7, [sp, #24]
 80036fa:	1a9f      	sublt	r7, r3, r2
 80036fc:	bfac      	ite	ge
 80036fe:	9b02      	ldrge	r3, [sp, #8]
 8003700:	2300      	movlt	r3, #0
 8003702:	e73e      	b.n	8003582 <_dtoa_r+0x74a>
 8003704:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003706:	9f06      	ldr	r7, [sp, #24]
 8003708:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800370a:	e745      	b.n	8003598 <_dtoa_r+0x760>
 800370c:	3fe00000 	.word	0x3fe00000
 8003710:	40240000 	.word	0x40240000
 8003714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003716:	e76a      	b.n	80035ee <_dtoa_r+0x7b6>
 8003718:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800371a:	2b01      	cmp	r3, #1
 800371c:	dc19      	bgt.n	8003752 <_dtoa_r+0x91a>
 800371e:	9b04      	ldr	r3, [sp, #16]
 8003720:	b9bb      	cbnz	r3, 8003752 <_dtoa_r+0x91a>
 8003722:	9b05      	ldr	r3, [sp, #20]
 8003724:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003728:	b99b      	cbnz	r3, 8003752 <_dtoa_r+0x91a>
 800372a:	9b05      	ldr	r3, [sp, #20]
 800372c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003730:	0d1b      	lsrs	r3, r3, #20
 8003732:	051b      	lsls	r3, r3, #20
 8003734:	b183      	cbz	r3, 8003758 <_dtoa_r+0x920>
 8003736:	f04f 0801 	mov.w	r8, #1
 800373a:	9b06      	ldr	r3, [sp, #24]
 800373c:	3301      	adds	r3, #1
 800373e:	9306      	str	r3, [sp, #24]
 8003740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003742:	3301      	adds	r3, #1
 8003744:	9309      	str	r3, [sp, #36]	; 0x24
 8003746:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003748:	2b00      	cmp	r3, #0
 800374a:	f47f af6a 	bne.w	8003622 <_dtoa_r+0x7ea>
 800374e:	2001      	movs	r0, #1
 8003750:	e76f      	b.n	8003632 <_dtoa_r+0x7fa>
 8003752:	f04f 0800 	mov.w	r8, #0
 8003756:	e7f6      	b.n	8003746 <_dtoa_r+0x90e>
 8003758:	4698      	mov	r8, r3
 800375a:	e7f4      	b.n	8003746 <_dtoa_r+0x90e>
 800375c:	f43f af7d 	beq.w	800365a <_dtoa_r+0x822>
 8003760:	4618      	mov	r0, r3
 8003762:	301c      	adds	r0, #28
 8003764:	e772      	b.n	800364c <_dtoa_r+0x814>
 8003766:	9b02      	ldr	r3, [sp, #8]
 8003768:	2b00      	cmp	r3, #0
 800376a:	dc36      	bgt.n	80037da <_dtoa_r+0x9a2>
 800376c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800376e:	2b02      	cmp	r3, #2
 8003770:	dd33      	ble.n	80037da <_dtoa_r+0x9a2>
 8003772:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003776:	f1bb 0f00 	cmp.w	fp, #0
 800377a:	d10d      	bne.n	8003798 <_dtoa_r+0x960>
 800377c:	4621      	mov	r1, r4
 800377e:	465b      	mov	r3, fp
 8003780:	2205      	movs	r2, #5
 8003782:	4628      	mov	r0, r5
 8003784:	f000 fc06 	bl	8003f94 <__multadd>
 8003788:	4601      	mov	r1, r0
 800378a:	4604      	mov	r4, r0
 800378c:	4650      	mov	r0, sl
 800378e:	f000 fe19 	bl	80043c4 <__mcmp>
 8003792:	2800      	cmp	r0, #0
 8003794:	f73f adb6 	bgt.w	8003304 <_dtoa_r+0x4cc>
 8003798:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800379a:	9f08      	ldr	r7, [sp, #32]
 800379c:	ea6f 0903 	mvn.w	r9, r3
 80037a0:	f04f 0800 	mov.w	r8, #0
 80037a4:	4621      	mov	r1, r4
 80037a6:	4628      	mov	r0, r5
 80037a8:	f000 fbd2 	bl	8003f50 <_Bfree>
 80037ac:	2e00      	cmp	r6, #0
 80037ae:	f43f aea4 	beq.w	80034fa <_dtoa_r+0x6c2>
 80037b2:	f1b8 0f00 	cmp.w	r8, #0
 80037b6:	d005      	beq.n	80037c4 <_dtoa_r+0x98c>
 80037b8:	45b0      	cmp	r8, r6
 80037ba:	d003      	beq.n	80037c4 <_dtoa_r+0x98c>
 80037bc:	4641      	mov	r1, r8
 80037be:	4628      	mov	r0, r5
 80037c0:	f000 fbc6 	bl	8003f50 <_Bfree>
 80037c4:	4631      	mov	r1, r6
 80037c6:	4628      	mov	r0, r5
 80037c8:	f000 fbc2 	bl	8003f50 <_Bfree>
 80037cc:	e695      	b.n	80034fa <_dtoa_r+0x6c2>
 80037ce:	2400      	movs	r4, #0
 80037d0:	4626      	mov	r6, r4
 80037d2:	e7e1      	b.n	8003798 <_dtoa_r+0x960>
 80037d4:	46c1      	mov	r9, r8
 80037d6:	4626      	mov	r6, r4
 80037d8:	e594      	b.n	8003304 <_dtoa_r+0x4cc>
 80037da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037dc:	f8dd b008 	ldr.w	fp, [sp, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80fc 	beq.w	80039de <_dtoa_r+0xba6>
 80037e6:	2f00      	cmp	r7, #0
 80037e8:	dd05      	ble.n	80037f6 <_dtoa_r+0x9be>
 80037ea:	4631      	mov	r1, r6
 80037ec:	463a      	mov	r2, r7
 80037ee:	4628      	mov	r0, r5
 80037f0:	f000 fd7c 	bl	80042ec <__lshift>
 80037f4:	4606      	mov	r6, r0
 80037f6:	f1b8 0f00 	cmp.w	r8, #0
 80037fa:	d05c      	beq.n	80038b6 <_dtoa_r+0xa7e>
 80037fc:	4628      	mov	r0, r5
 80037fe:	6871      	ldr	r1, [r6, #4]
 8003800:	f000 fb66 	bl	8003ed0 <_Balloc>
 8003804:	4607      	mov	r7, r0
 8003806:	b928      	cbnz	r0, 8003814 <_dtoa_r+0x9dc>
 8003808:	4602      	mov	r2, r0
 800380a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800380e:	4b7e      	ldr	r3, [pc, #504]	; (8003a08 <_dtoa_r+0xbd0>)
 8003810:	f7ff bb26 	b.w	8002e60 <_dtoa_r+0x28>
 8003814:	6932      	ldr	r2, [r6, #16]
 8003816:	f106 010c 	add.w	r1, r6, #12
 800381a:	3202      	adds	r2, #2
 800381c:	0092      	lsls	r2, r2, #2
 800381e:	300c      	adds	r0, #12
 8003820:	f000 fb3c 	bl	8003e9c <memcpy>
 8003824:	2201      	movs	r2, #1
 8003826:	4639      	mov	r1, r7
 8003828:	4628      	mov	r0, r5
 800382a:	f000 fd5f 	bl	80042ec <__lshift>
 800382e:	46b0      	mov	r8, r6
 8003830:	4606      	mov	r6, r0
 8003832:	9b08      	ldr	r3, [sp, #32]
 8003834:	3301      	adds	r3, #1
 8003836:	9302      	str	r3, [sp, #8]
 8003838:	9b08      	ldr	r3, [sp, #32]
 800383a:	445b      	add	r3, fp
 800383c:	930a      	str	r3, [sp, #40]	; 0x28
 800383e:	9b04      	ldr	r3, [sp, #16]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	9309      	str	r3, [sp, #36]	; 0x24
 8003846:	9b02      	ldr	r3, [sp, #8]
 8003848:	4621      	mov	r1, r4
 800384a:	4650      	mov	r0, sl
 800384c:	f103 3bff 	add.w	fp, r3, #4294967295
 8003850:	f7ff fa62 	bl	8002d18 <quorem>
 8003854:	4603      	mov	r3, r0
 8003856:	4641      	mov	r1, r8
 8003858:	3330      	adds	r3, #48	; 0x30
 800385a:	9004      	str	r0, [sp, #16]
 800385c:	4650      	mov	r0, sl
 800385e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003860:	f000 fdb0 	bl	80043c4 <__mcmp>
 8003864:	4632      	mov	r2, r6
 8003866:	9006      	str	r0, [sp, #24]
 8003868:	4621      	mov	r1, r4
 800386a:	4628      	mov	r0, r5
 800386c:	f000 fdc6 	bl	80043fc <__mdiff>
 8003870:	68c2      	ldr	r2, [r0, #12]
 8003872:	4607      	mov	r7, r0
 8003874:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003876:	bb02      	cbnz	r2, 80038ba <_dtoa_r+0xa82>
 8003878:	4601      	mov	r1, r0
 800387a:	4650      	mov	r0, sl
 800387c:	f000 fda2 	bl	80043c4 <__mcmp>
 8003880:	4602      	mov	r2, r0
 8003882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003884:	4639      	mov	r1, r7
 8003886:	4628      	mov	r0, r5
 8003888:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800388c:	f000 fb60 	bl	8003f50 <_Bfree>
 8003890:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003892:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003894:	9f02      	ldr	r7, [sp, #8]
 8003896:	ea43 0102 	orr.w	r1, r3, r2
 800389a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800389c:	430b      	orrs	r3, r1
 800389e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80038a0:	d10d      	bne.n	80038be <_dtoa_r+0xa86>
 80038a2:	2b39      	cmp	r3, #57	; 0x39
 80038a4:	d027      	beq.n	80038f6 <_dtoa_r+0xabe>
 80038a6:	9a06      	ldr	r2, [sp, #24]
 80038a8:	2a00      	cmp	r2, #0
 80038aa:	dd01      	ble.n	80038b0 <_dtoa_r+0xa78>
 80038ac:	9b04      	ldr	r3, [sp, #16]
 80038ae:	3331      	adds	r3, #49	; 0x31
 80038b0:	f88b 3000 	strb.w	r3, [fp]
 80038b4:	e776      	b.n	80037a4 <_dtoa_r+0x96c>
 80038b6:	4630      	mov	r0, r6
 80038b8:	e7b9      	b.n	800382e <_dtoa_r+0x9f6>
 80038ba:	2201      	movs	r2, #1
 80038bc:	e7e2      	b.n	8003884 <_dtoa_r+0xa4c>
 80038be:	9906      	ldr	r1, [sp, #24]
 80038c0:	2900      	cmp	r1, #0
 80038c2:	db04      	blt.n	80038ce <_dtoa_r+0xa96>
 80038c4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80038c6:	4301      	orrs	r1, r0
 80038c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80038ca:	4301      	orrs	r1, r0
 80038cc:	d120      	bne.n	8003910 <_dtoa_r+0xad8>
 80038ce:	2a00      	cmp	r2, #0
 80038d0:	ddee      	ble.n	80038b0 <_dtoa_r+0xa78>
 80038d2:	4651      	mov	r1, sl
 80038d4:	2201      	movs	r2, #1
 80038d6:	4628      	mov	r0, r5
 80038d8:	9302      	str	r3, [sp, #8]
 80038da:	f000 fd07 	bl	80042ec <__lshift>
 80038de:	4621      	mov	r1, r4
 80038e0:	4682      	mov	sl, r0
 80038e2:	f000 fd6f 	bl	80043c4 <__mcmp>
 80038e6:	2800      	cmp	r0, #0
 80038e8:	9b02      	ldr	r3, [sp, #8]
 80038ea:	dc02      	bgt.n	80038f2 <_dtoa_r+0xaba>
 80038ec:	d1e0      	bne.n	80038b0 <_dtoa_r+0xa78>
 80038ee:	07da      	lsls	r2, r3, #31
 80038f0:	d5de      	bpl.n	80038b0 <_dtoa_r+0xa78>
 80038f2:	2b39      	cmp	r3, #57	; 0x39
 80038f4:	d1da      	bne.n	80038ac <_dtoa_r+0xa74>
 80038f6:	2339      	movs	r3, #57	; 0x39
 80038f8:	f88b 3000 	strb.w	r3, [fp]
 80038fc:	463b      	mov	r3, r7
 80038fe:	461f      	mov	r7, r3
 8003900:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8003904:	3b01      	subs	r3, #1
 8003906:	2a39      	cmp	r2, #57	; 0x39
 8003908:	d050      	beq.n	80039ac <_dtoa_r+0xb74>
 800390a:	3201      	adds	r2, #1
 800390c:	701a      	strb	r2, [r3, #0]
 800390e:	e749      	b.n	80037a4 <_dtoa_r+0x96c>
 8003910:	2a00      	cmp	r2, #0
 8003912:	dd03      	ble.n	800391c <_dtoa_r+0xae4>
 8003914:	2b39      	cmp	r3, #57	; 0x39
 8003916:	d0ee      	beq.n	80038f6 <_dtoa_r+0xabe>
 8003918:	3301      	adds	r3, #1
 800391a:	e7c9      	b.n	80038b0 <_dtoa_r+0xa78>
 800391c:	9a02      	ldr	r2, [sp, #8]
 800391e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003920:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003924:	428a      	cmp	r2, r1
 8003926:	d02a      	beq.n	800397e <_dtoa_r+0xb46>
 8003928:	4651      	mov	r1, sl
 800392a:	2300      	movs	r3, #0
 800392c:	220a      	movs	r2, #10
 800392e:	4628      	mov	r0, r5
 8003930:	f000 fb30 	bl	8003f94 <__multadd>
 8003934:	45b0      	cmp	r8, r6
 8003936:	4682      	mov	sl, r0
 8003938:	f04f 0300 	mov.w	r3, #0
 800393c:	f04f 020a 	mov.w	r2, #10
 8003940:	4641      	mov	r1, r8
 8003942:	4628      	mov	r0, r5
 8003944:	d107      	bne.n	8003956 <_dtoa_r+0xb1e>
 8003946:	f000 fb25 	bl	8003f94 <__multadd>
 800394a:	4680      	mov	r8, r0
 800394c:	4606      	mov	r6, r0
 800394e:	9b02      	ldr	r3, [sp, #8]
 8003950:	3301      	adds	r3, #1
 8003952:	9302      	str	r3, [sp, #8]
 8003954:	e777      	b.n	8003846 <_dtoa_r+0xa0e>
 8003956:	f000 fb1d 	bl	8003f94 <__multadd>
 800395a:	4631      	mov	r1, r6
 800395c:	4680      	mov	r8, r0
 800395e:	2300      	movs	r3, #0
 8003960:	220a      	movs	r2, #10
 8003962:	4628      	mov	r0, r5
 8003964:	f000 fb16 	bl	8003f94 <__multadd>
 8003968:	4606      	mov	r6, r0
 800396a:	e7f0      	b.n	800394e <_dtoa_r+0xb16>
 800396c:	f1bb 0f00 	cmp.w	fp, #0
 8003970:	bfcc      	ite	gt
 8003972:	465f      	movgt	r7, fp
 8003974:	2701      	movle	r7, #1
 8003976:	f04f 0800 	mov.w	r8, #0
 800397a:	9a08      	ldr	r2, [sp, #32]
 800397c:	4417      	add	r7, r2
 800397e:	4651      	mov	r1, sl
 8003980:	2201      	movs	r2, #1
 8003982:	4628      	mov	r0, r5
 8003984:	9302      	str	r3, [sp, #8]
 8003986:	f000 fcb1 	bl	80042ec <__lshift>
 800398a:	4621      	mov	r1, r4
 800398c:	4682      	mov	sl, r0
 800398e:	f000 fd19 	bl	80043c4 <__mcmp>
 8003992:	2800      	cmp	r0, #0
 8003994:	dcb2      	bgt.n	80038fc <_dtoa_r+0xac4>
 8003996:	d102      	bne.n	800399e <_dtoa_r+0xb66>
 8003998:	9b02      	ldr	r3, [sp, #8]
 800399a:	07db      	lsls	r3, r3, #31
 800399c:	d4ae      	bmi.n	80038fc <_dtoa_r+0xac4>
 800399e:	463b      	mov	r3, r7
 80039a0:	461f      	mov	r7, r3
 80039a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80039a6:	2a30      	cmp	r2, #48	; 0x30
 80039a8:	d0fa      	beq.n	80039a0 <_dtoa_r+0xb68>
 80039aa:	e6fb      	b.n	80037a4 <_dtoa_r+0x96c>
 80039ac:	9a08      	ldr	r2, [sp, #32]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d1a5      	bne.n	80038fe <_dtoa_r+0xac6>
 80039b2:	2331      	movs	r3, #49	; 0x31
 80039b4:	f109 0901 	add.w	r9, r9, #1
 80039b8:	7013      	strb	r3, [r2, #0]
 80039ba:	e6f3      	b.n	80037a4 <_dtoa_r+0x96c>
 80039bc:	4b13      	ldr	r3, [pc, #76]	; (8003a0c <_dtoa_r+0xbd4>)
 80039be:	f7ff baa7 	b.w	8002f10 <_dtoa_r+0xd8>
 80039c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f47f aa80 	bne.w	8002eca <_dtoa_r+0x92>
 80039ca:	4b11      	ldr	r3, [pc, #68]	; (8003a10 <_dtoa_r+0xbd8>)
 80039cc:	f7ff baa0 	b.w	8002f10 <_dtoa_r+0xd8>
 80039d0:	f1bb 0f00 	cmp.w	fp, #0
 80039d4:	dc03      	bgt.n	80039de <_dtoa_r+0xba6>
 80039d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80039d8:	2b02      	cmp	r3, #2
 80039da:	f73f aecc 	bgt.w	8003776 <_dtoa_r+0x93e>
 80039de:	9f08      	ldr	r7, [sp, #32]
 80039e0:	4621      	mov	r1, r4
 80039e2:	4650      	mov	r0, sl
 80039e4:	f7ff f998 	bl	8002d18 <quorem>
 80039e8:	9a08      	ldr	r2, [sp, #32]
 80039ea:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80039ee:	f807 3b01 	strb.w	r3, [r7], #1
 80039f2:	1aba      	subs	r2, r7, r2
 80039f4:	4593      	cmp	fp, r2
 80039f6:	ddb9      	ble.n	800396c <_dtoa_r+0xb34>
 80039f8:	4651      	mov	r1, sl
 80039fa:	2300      	movs	r3, #0
 80039fc:	220a      	movs	r2, #10
 80039fe:	4628      	mov	r0, r5
 8003a00:	f000 fac8 	bl	8003f94 <__multadd>
 8003a04:	4682      	mov	sl, r0
 8003a06:	e7eb      	b.n	80039e0 <_dtoa_r+0xba8>
 8003a08:	08004d57 	.word	0x08004d57
 8003a0c:	08004c74 	.word	0x08004c74
 8003a10:	08004cd4 	.word	0x08004cd4

08003a14 <__sflush_r>:
 8003a14:	898a      	ldrh	r2, [r1, #12]
 8003a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a1a:	4605      	mov	r5, r0
 8003a1c:	0710      	lsls	r0, r2, #28
 8003a1e:	460c      	mov	r4, r1
 8003a20:	d458      	bmi.n	8003ad4 <__sflush_r+0xc0>
 8003a22:	684b      	ldr	r3, [r1, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	dc05      	bgt.n	8003a34 <__sflush_r+0x20>
 8003a28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	dc02      	bgt.n	8003a34 <__sflush_r+0x20>
 8003a2e:	2000      	movs	r0, #0
 8003a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a36:	2e00      	cmp	r6, #0
 8003a38:	d0f9      	beq.n	8003a2e <__sflush_r+0x1a>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003a40:	682f      	ldr	r7, [r5, #0]
 8003a42:	602b      	str	r3, [r5, #0]
 8003a44:	d032      	beq.n	8003aac <__sflush_r+0x98>
 8003a46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a48:	89a3      	ldrh	r3, [r4, #12]
 8003a4a:	075a      	lsls	r2, r3, #29
 8003a4c:	d505      	bpl.n	8003a5a <__sflush_r+0x46>
 8003a4e:	6863      	ldr	r3, [r4, #4]
 8003a50:	1ac0      	subs	r0, r0, r3
 8003a52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a54:	b10b      	cbz	r3, 8003a5a <__sflush_r+0x46>
 8003a56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a58:	1ac0      	subs	r0, r0, r3
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a60:	4628      	mov	r0, r5
 8003a62:	6a21      	ldr	r1, [r4, #32]
 8003a64:	47b0      	blx	r6
 8003a66:	1c43      	adds	r3, r0, #1
 8003a68:	89a3      	ldrh	r3, [r4, #12]
 8003a6a:	d106      	bne.n	8003a7a <__sflush_r+0x66>
 8003a6c:	6829      	ldr	r1, [r5, #0]
 8003a6e:	291d      	cmp	r1, #29
 8003a70:	d82c      	bhi.n	8003acc <__sflush_r+0xb8>
 8003a72:	4a2a      	ldr	r2, [pc, #168]	; (8003b1c <__sflush_r+0x108>)
 8003a74:	40ca      	lsrs	r2, r1
 8003a76:	07d6      	lsls	r6, r2, #31
 8003a78:	d528      	bpl.n	8003acc <__sflush_r+0xb8>
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	6062      	str	r2, [r4, #4]
 8003a7e:	6922      	ldr	r2, [r4, #16]
 8003a80:	04d9      	lsls	r1, r3, #19
 8003a82:	6022      	str	r2, [r4, #0]
 8003a84:	d504      	bpl.n	8003a90 <__sflush_r+0x7c>
 8003a86:	1c42      	adds	r2, r0, #1
 8003a88:	d101      	bne.n	8003a8e <__sflush_r+0x7a>
 8003a8a:	682b      	ldr	r3, [r5, #0]
 8003a8c:	b903      	cbnz	r3, 8003a90 <__sflush_r+0x7c>
 8003a8e:	6560      	str	r0, [r4, #84]	; 0x54
 8003a90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a92:	602f      	str	r7, [r5, #0]
 8003a94:	2900      	cmp	r1, #0
 8003a96:	d0ca      	beq.n	8003a2e <__sflush_r+0x1a>
 8003a98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a9c:	4299      	cmp	r1, r3
 8003a9e:	d002      	beq.n	8003aa6 <__sflush_r+0x92>
 8003aa0:	4628      	mov	r0, r5
 8003aa2:	f7fe fab7 	bl	8002014 <_free_r>
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	6360      	str	r0, [r4, #52]	; 0x34
 8003aaa:	e7c1      	b.n	8003a30 <__sflush_r+0x1c>
 8003aac:	6a21      	ldr	r1, [r4, #32]
 8003aae:	2301      	movs	r3, #1
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	47b0      	blx	r6
 8003ab4:	1c41      	adds	r1, r0, #1
 8003ab6:	d1c7      	bne.n	8003a48 <__sflush_r+0x34>
 8003ab8:	682b      	ldr	r3, [r5, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0c4      	beq.n	8003a48 <__sflush_r+0x34>
 8003abe:	2b1d      	cmp	r3, #29
 8003ac0:	d001      	beq.n	8003ac6 <__sflush_r+0xb2>
 8003ac2:	2b16      	cmp	r3, #22
 8003ac4:	d101      	bne.n	8003aca <__sflush_r+0xb6>
 8003ac6:	602f      	str	r7, [r5, #0]
 8003ac8:	e7b1      	b.n	8003a2e <__sflush_r+0x1a>
 8003aca:	89a3      	ldrh	r3, [r4, #12]
 8003acc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ad0:	81a3      	strh	r3, [r4, #12]
 8003ad2:	e7ad      	b.n	8003a30 <__sflush_r+0x1c>
 8003ad4:	690f      	ldr	r7, [r1, #16]
 8003ad6:	2f00      	cmp	r7, #0
 8003ad8:	d0a9      	beq.n	8003a2e <__sflush_r+0x1a>
 8003ada:	0793      	lsls	r3, r2, #30
 8003adc:	bf18      	it	ne
 8003ade:	2300      	movne	r3, #0
 8003ae0:	680e      	ldr	r6, [r1, #0]
 8003ae2:	bf08      	it	eq
 8003ae4:	694b      	ldreq	r3, [r1, #20]
 8003ae6:	eba6 0807 	sub.w	r8, r6, r7
 8003aea:	600f      	str	r7, [r1, #0]
 8003aec:	608b      	str	r3, [r1, #8]
 8003aee:	f1b8 0f00 	cmp.w	r8, #0
 8003af2:	dd9c      	ble.n	8003a2e <__sflush_r+0x1a>
 8003af4:	4643      	mov	r3, r8
 8003af6:	463a      	mov	r2, r7
 8003af8:	4628      	mov	r0, r5
 8003afa:	6a21      	ldr	r1, [r4, #32]
 8003afc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003afe:	47b0      	blx	r6
 8003b00:	2800      	cmp	r0, #0
 8003b02:	dc06      	bgt.n	8003b12 <__sflush_r+0xfe>
 8003b04:	89a3      	ldrh	r3, [r4, #12]
 8003b06:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b0e:	81a3      	strh	r3, [r4, #12]
 8003b10:	e78e      	b.n	8003a30 <__sflush_r+0x1c>
 8003b12:	4407      	add	r7, r0
 8003b14:	eba8 0800 	sub.w	r8, r8, r0
 8003b18:	e7e9      	b.n	8003aee <__sflush_r+0xda>
 8003b1a:	bf00      	nop
 8003b1c:	20400001 	.word	0x20400001

08003b20 <_fflush_r>:
 8003b20:	b538      	push	{r3, r4, r5, lr}
 8003b22:	690b      	ldr	r3, [r1, #16]
 8003b24:	4605      	mov	r5, r0
 8003b26:	460c      	mov	r4, r1
 8003b28:	b913      	cbnz	r3, 8003b30 <_fflush_r+0x10>
 8003b2a:	2500      	movs	r5, #0
 8003b2c:	4628      	mov	r0, r5
 8003b2e:	bd38      	pop	{r3, r4, r5, pc}
 8003b30:	b118      	cbz	r0, 8003b3a <_fflush_r+0x1a>
 8003b32:	6983      	ldr	r3, [r0, #24]
 8003b34:	b90b      	cbnz	r3, 8003b3a <_fflush_r+0x1a>
 8003b36:	f000 f887 	bl	8003c48 <__sinit>
 8003b3a:	4b14      	ldr	r3, [pc, #80]	; (8003b8c <_fflush_r+0x6c>)
 8003b3c:	429c      	cmp	r4, r3
 8003b3e:	d11b      	bne.n	8003b78 <_fflush_r+0x58>
 8003b40:	686c      	ldr	r4, [r5, #4]
 8003b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d0ef      	beq.n	8003b2a <_fflush_r+0xa>
 8003b4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003b4c:	07d0      	lsls	r0, r2, #31
 8003b4e:	d404      	bmi.n	8003b5a <_fflush_r+0x3a>
 8003b50:	0599      	lsls	r1, r3, #22
 8003b52:	d402      	bmi.n	8003b5a <_fflush_r+0x3a>
 8003b54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b56:	f000 f92c 	bl	8003db2 <__retarget_lock_acquire_recursive>
 8003b5a:	4628      	mov	r0, r5
 8003b5c:	4621      	mov	r1, r4
 8003b5e:	f7ff ff59 	bl	8003a14 <__sflush_r>
 8003b62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b64:	4605      	mov	r5, r0
 8003b66:	07da      	lsls	r2, r3, #31
 8003b68:	d4e0      	bmi.n	8003b2c <_fflush_r+0xc>
 8003b6a:	89a3      	ldrh	r3, [r4, #12]
 8003b6c:	059b      	lsls	r3, r3, #22
 8003b6e:	d4dd      	bmi.n	8003b2c <_fflush_r+0xc>
 8003b70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b72:	f000 f91f 	bl	8003db4 <__retarget_lock_release_recursive>
 8003b76:	e7d9      	b.n	8003b2c <_fflush_r+0xc>
 8003b78:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <_fflush_r+0x70>)
 8003b7a:	429c      	cmp	r4, r3
 8003b7c:	d101      	bne.n	8003b82 <_fflush_r+0x62>
 8003b7e:	68ac      	ldr	r4, [r5, #8]
 8003b80:	e7df      	b.n	8003b42 <_fflush_r+0x22>
 8003b82:	4b04      	ldr	r3, [pc, #16]	; (8003b94 <_fflush_r+0x74>)
 8003b84:	429c      	cmp	r4, r3
 8003b86:	bf08      	it	eq
 8003b88:	68ec      	ldreq	r4, [r5, #12]
 8003b8a:	e7da      	b.n	8003b42 <_fflush_r+0x22>
 8003b8c:	08004d88 	.word	0x08004d88
 8003b90:	08004da8 	.word	0x08004da8
 8003b94:	08004d68 	.word	0x08004d68

08003b98 <std>:
 8003b98:	2300      	movs	r3, #0
 8003b9a:	b510      	push	{r4, lr}
 8003b9c:	4604      	mov	r4, r0
 8003b9e:	e9c0 3300 	strd	r3, r3, [r0]
 8003ba2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ba6:	6083      	str	r3, [r0, #8]
 8003ba8:	8181      	strh	r1, [r0, #12]
 8003baa:	6643      	str	r3, [r0, #100]	; 0x64
 8003bac:	81c2      	strh	r2, [r0, #14]
 8003bae:	6183      	str	r3, [r0, #24]
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	2208      	movs	r2, #8
 8003bb4:	305c      	adds	r0, #92	; 0x5c
 8003bb6:	f7fe fa25 	bl	8002004 <memset>
 8003bba:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <std+0x38>)
 8003bbc:	6224      	str	r4, [r4, #32]
 8003bbe:	6263      	str	r3, [r4, #36]	; 0x24
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <std+0x3c>)
 8003bc2:	62a3      	str	r3, [r4, #40]	; 0x28
 8003bc4:	4b04      	ldr	r3, [pc, #16]	; (8003bd8 <std+0x40>)
 8003bc6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003bc8:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <std+0x44>)
 8003bca:	6323      	str	r3, [r4, #48]	; 0x30
 8003bcc:	bd10      	pop	{r4, pc}
 8003bce:	bf00      	nop
 8003bd0:	080048a1 	.word	0x080048a1
 8003bd4:	080048c3 	.word	0x080048c3
 8003bd8:	080048fb 	.word	0x080048fb
 8003bdc:	0800491f 	.word	0x0800491f

08003be0 <_cleanup_r>:
 8003be0:	4901      	ldr	r1, [pc, #4]	; (8003be8 <_cleanup_r+0x8>)
 8003be2:	f000 b8c1 	b.w	8003d68 <_fwalk_reent>
 8003be6:	bf00      	nop
 8003be8:	08003b21 	.word	0x08003b21

08003bec <__sfmoreglue>:
 8003bec:	b570      	push	{r4, r5, r6, lr}
 8003bee:	2568      	movs	r5, #104	; 0x68
 8003bf0:	1e4a      	subs	r2, r1, #1
 8003bf2:	4355      	muls	r5, r2
 8003bf4:	460e      	mov	r6, r1
 8003bf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003bfa:	f7fe fa57 	bl	80020ac <_malloc_r>
 8003bfe:	4604      	mov	r4, r0
 8003c00:	b140      	cbz	r0, 8003c14 <__sfmoreglue+0x28>
 8003c02:	2100      	movs	r1, #0
 8003c04:	e9c0 1600 	strd	r1, r6, [r0]
 8003c08:	300c      	adds	r0, #12
 8003c0a:	60a0      	str	r0, [r4, #8]
 8003c0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003c10:	f7fe f9f8 	bl	8002004 <memset>
 8003c14:	4620      	mov	r0, r4
 8003c16:	bd70      	pop	{r4, r5, r6, pc}

08003c18 <__sfp_lock_acquire>:
 8003c18:	4801      	ldr	r0, [pc, #4]	; (8003c20 <__sfp_lock_acquire+0x8>)
 8003c1a:	f000 b8ca 	b.w	8003db2 <__retarget_lock_acquire_recursive>
 8003c1e:	bf00      	nop
 8003c20:	20000214 	.word	0x20000214

08003c24 <__sfp_lock_release>:
 8003c24:	4801      	ldr	r0, [pc, #4]	; (8003c2c <__sfp_lock_release+0x8>)
 8003c26:	f000 b8c5 	b.w	8003db4 <__retarget_lock_release_recursive>
 8003c2a:	bf00      	nop
 8003c2c:	20000214 	.word	0x20000214

08003c30 <__sinit_lock_acquire>:
 8003c30:	4801      	ldr	r0, [pc, #4]	; (8003c38 <__sinit_lock_acquire+0x8>)
 8003c32:	f000 b8be 	b.w	8003db2 <__retarget_lock_acquire_recursive>
 8003c36:	bf00      	nop
 8003c38:	2000020f 	.word	0x2000020f

08003c3c <__sinit_lock_release>:
 8003c3c:	4801      	ldr	r0, [pc, #4]	; (8003c44 <__sinit_lock_release+0x8>)
 8003c3e:	f000 b8b9 	b.w	8003db4 <__retarget_lock_release_recursive>
 8003c42:	bf00      	nop
 8003c44:	2000020f 	.word	0x2000020f

08003c48 <__sinit>:
 8003c48:	b510      	push	{r4, lr}
 8003c4a:	4604      	mov	r4, r0
 8003c4c:	f7ff fff0 	bl	8003c30 <__sinit_lock_acquire>
 8003c50:	69a3      	ldr	r3, [r4, #24]
 8003c52:	b11b      	cbz	r3, 8003c5c <__sinit+0x14>
 8003c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c58:	f7ff bff0 	b.w	8003c3c <__sinit_lock_release>
 8003c5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003c60:	6523      	str	r3, [r4, #80]	; 0x50
 8003c62:	4b13      	ldr	r3, [pc, #76]	; (8003cb0 <__sinit+0x68>)
 8003c64:	4a13      	ldr	r2, [pc, #76]	; (8003cb4 <__sinit+0x6c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	62a2      	str	r2, [r4, #40]	; 0x28
 8003c6a:	42a3      	cmp	r3, r4
 8003c6c:	bf08      	it	eq
 8003c6e:	2301      	moveq	r3, #1
 8003c70:	4620      	mov	r0, r4
 8003c72:	bf08      	it	eq
 8003c74:	61a3      	streq	r3, [r4, #24]
 8003c76:	f000 f81f 	bl	8003cb8 <__sfp>
 8003c7a:	6060      	str	r0, [r4, #4]
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	f000 f81b 	bl	8003cb8 <__sfp>
 8003c82:	60a0      	str	r0, [r4, #8]
 8003c84:	4620      	mov	r0, r4
 8003c86:	f000 f817 	bl	8003cb8 <__sfp>
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2104      	movs	r1, #4
 8003c8e:	60e0      	str	r0, [r4, #12]
 8003c90:	6860      	ldr	r0, [r4, #4]
 8003c92:	f7ff ff81 	bl	8003b98 <std>
 8003c96:	2201      	movs	r2, #1
 8003c98:	2109      	movs	r1, #9
 8003c9a:	68a0      	ldr	r0, [r4, #8]
 8003c9c:	f7ff ff7c 	bl	8003b98 <std>
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	2112      	movs	r1, #18
 8003ca4:	68e0      	ldr	r0, [r4, #12]
 8003ca6:	f7ff ff77 	bl	8003b98 <std>
 8003caa:	2301      	movs	r3, #1
 8003cac:	61a3      	str	r3, [r4, #24]
 8003cae:	e7d1      	b.n	8003c54 <__sinit+0xc>
 8003cb0:	08004c60 	.word	0x08004c60
 8003cb4:	08003be1 	.word	0x08003be1

08003cb8 <__sfp>:
 8003cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cba:	4607      	mov	r7, r0
 8003cbc:	f7ff ffac 	bl	8003c18 <__sfp_lock_acquire>
 8003cc0:	4b1e      	ldr	r3, [pc, #120]	; (8003d3c <__sfp+0x84>)
 8003cc2:	681e      	ldr	r6, [r3, #0]
 8003cc4:	69b3      	ldr	r3, [r6, #24]
 8003cc6:	b913      	cbnz	r3, 8003cce <__sfp+0x16>
 8003cc8:	4630      	mov	r0, r6
 8003cca:	f7ff ffbd 	bl	8003c48 <__sinit>
 8003cce:	3648      	adds	r6, #72	; 0x48
 8003cd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003cd4:	3b01      	subs	r3, #1
 8003cd6:	d503      	bpl.n	8003ce0 <__sfp+0x28>
 8003cd8:	6833      	ldr	r3, [r6, #0]
 8003cda:	b30b      	cbz	r3, 8003d20 <__sfp+0x68>
 8003cdc:	6836      	ldr	r6, [r6, #0]
 8003cde:	e7f7      	b.n	8003cd0 <__sfp+0x18>
 8003ce0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003ce4:	b9d5      	cbnz	r5, 8003d1c <__sfp+0x64>
 8003ce6:	4b16      	ldr	r3, [pc, #88]	; (8003d40 <__sfp+0x88>)
 8003ce8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003cec:	60e3      	str	r3, [r4, #12]
 8003cee:	6665      	str	r5, [r4, #100]	; 0x64
 8003cf0:	f000 f85e 	bl	8003db0 <__retarget_lock_init_recursive>
 8003cf4:	f7ff ff96 	bl	8003c24 <__sfp_lock_release>
 8003cf8:	2208      	movs	r2, #8
 8003cfa:	4629      	mov	r1, r5
 8003cfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003d00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003d04:	6025      	str	r5, [r4, #0]
 8003d06:	61a5      	str	r5, [r4, #24]
 8003d08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003d0c:	f7fe f97a 	bl	8002004 <memset>
 8003d10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003d14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003d18:	4620      	mov	r0, r4
 8003d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d1c:	3468      	adds	r4, #104	; 0x68
 8003d1e:	e7d9      	b.n	8003cd4 <__sfp+0x1c>
 8003d20:	2104      	movs	r1, #4
 8003d22:	4638      	mov	r0, r7
 8003d24:	f7ff ff62 	bl	8003bec <__sfmoreglue>
 8003d28:	4604      	mov	r4, r0
 8003d2a:	6030      	str	r0, [r6, #0]
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	d1d5      	bne.n	8003cdc <__sfp+0x24>
 8003d30:	f7ff ff78 	bl	8003c24 <__sfp_lock_release>
 8003d34:	230c      	movs	r3, #12
 8003d36:	603b      	str	r3, [r7, #0]
 8003d38:	e7ee      	b.n	8003d18 <__sfp+0x60>
 8003d3a:	bf00      	nop
 8003d3c:	08004c60 	.word	0x08004c60
 8003d40:	ffff0001 	.word	0xffff0001

08003d44 <fiprintf>:
 8003d44:	b40e      	push	{r1, r2, r3}
 8003d46:	b503      	push	{r0, r1, lr}
 8003d48:	4601      	mov	r1, r0
 8003d4a:	ab03      	add	r3, sp, #12
 8003d4c:	4805      	ldr	r0, [pc, #20]	; (8003d64 <fiprintf+0x20>)
 8003d4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d52:	6800      	ldr	r0, [r0, #0]
 8003d54:	9301      	str	r3, [sp, #4]
 8003d56:	f000 fc73 	bl	8004640 <_vfiprintf_r>
 8003d5a:	b002      	add	sp, #8
 8003d5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d60:	b003      	add	sp, #12
 8003d62:	4770      	bx	lr
 8003d64:	20000000 	.word	0x20000000

08003d68 <_fwalk_reent>:
 8003d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d6c:	4606      	mov	r6, r0
 8003d6e:	4688      	mov	r8, r1
 8003d70:	2700      	movs	r7, #0
 8003d72:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003d76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d7a:	f1b9 0901 	subs.w	r9, r9, #1
 8003d7e:	d505      	bpl.n	8003d8c <_fwalk_reent+0x24>
 8003d80:	6824      	ldr	r4, [r4, #0]
 8003d82:	2c00      	cmp	r4, #0
 8003d84:	d1f7      	bne.n	8003d76 <_fwalk_reent+0xe>
 8003d86:	4638      	mov	r0, r7
 8003d88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d8c:	89ab      	ldrh	r3, [r5, #12]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d907      	bls.n	8003da2 <_fwalk_reent+0x3a>
 8003d92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d96:	3301      	adds	r3, #1
 8003d98:	d003      	beq.n	8003da2 <_fwalk_reent+0x3a>
 8003d9a:	4629      	mov	r1, r5
 8003d9c:	4630      	mov	r0, r6
 8003d9e:	47c0      	blx	r8
 8003da0:	4307      	orrs	r7, r0
 8003da2:	3568      	adds	r5, #104	; 0x68
 8003da4:	e7e9      	b.n	8003d7a <_fwalk_reent+0x12>
	...

08003da8 <_localeconv_r>:
 8003da8:	4800      	ldr	r0, [pc, #0]	; (8003dac <_localeconv_r+0x4>)
 8003daa:	4770      	bx	lr
 8003dac:	20000154 	.word	0x20000154

08003db0 <__retarget_lock_init_recursive>:
 8003db0:	4770      	bx	lr

08003db2 <__retarget_lock_acquire_recursive>:
 8003db2:	4770      	bx	lr

08003db4 <__retarget_lock_release_recursive>:
 8003db4:	4770      	bx	lr

08003db6 <__swhatbuf_r>:
 8003db6:	b570      	push	{r4, r5, r6, lr}
 8003db8:	460e      	mov	r6, r1
 8003dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dbe:	4614      	mov	r4, r2
 8003dc0:	2900      	cmp	r1, #0
 8003dc2:	461d      	mov	r5, r3
 8003dc4:	b096      	sub	sp, #88	; 0x58
 8003dc6:	da07      	bge.n	8003dd8 <__swhatbuf_r+0x22>
 8003dc8:	2300      	movs	r3, #0
 8003dca:	602b      	str	r3, [r5, #0]
 8003dcc:	89b3      	ldrh	r3, [r6, #12]
 8003dce:	061a      	lsls	r2, r3, #24
 8003dd0:	d410      	bmi.n	8003df4 <__swhatbuf_r+0x3e>
 8003dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dd6:	e00e      	b.n	8003df6 <__swhatbuf_r+0x40>
 8003dd8:	466a      	mov	r2, sp
 8003dda:	f000 fdcf 	bl	800497c <_fstat_r>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	dbf2      	blt.n	8003dc8 <__swhatbuf_r+0x12>
 8003de2:	9a01      	ldr	r2, [sp, #4]
 8003de4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003de8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003dec:	425a      	negs	r2, r3
 8003dee:	415a      	adcs	r2, r3
 8003df0:	602a      	str	r2, [r5, #0]
 8003df2:	e7ee      	b.n	8003dd2 <__swhatbuf_r+0x1c>
 8003df4:	2340      	movs	r3, #64	; 0x40
 8003df6:	2000      	movs	r0, #0
 8003df8:	6023      	str	r3, [r4, #0]
 8003dfa:	b016      	add	sp, #88	; 0x58
 8003dfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08003e00 <__smakebuf_r>:
 8003e00:	898b      	ldrh	r3, [r1, #12]
 8003e02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003e04:	079d      	lsls	r5, r3, #30
 8003e06:	4606      	mov	r6, r0
 8003e08:	460c      	mov	r4, r1
 8003e0a:	d507      	bpl.n	8003e1c <__smakebuf_r+0x1c>
 8003e0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003e10:	6023      	str	r3, [r4, #0]
 8003e12:	6123      	str	r3, [r4, #16]
 8003e14:	2301      	movs	r3, #1
 8003e16:	6163      	str	r3, [r4, #20]
 8003e18:	b002      	add	sp, #8
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}
 8003e1c:	466a      	mov	r2, sp
 8003e1e:	ab01      	add	r3, sp, #4
 8003e20:	f7ff ffc9 	bl	8003db6 <__swhatbuf_r>
 8003e24:	9900      	ldr	r1, [sp, #0]
 8003e26:	4605      	mov	r5, r0
 8003e28:	4630      	mov	r0, r6
 8003e2a:	f7fe f93f 	bl	80020ac <_malloc_r>
 8003e2e:	b948      	cbnz	r0, 8003e44 <__smakebuf_r+0x44>
 8003e30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e34:	059a      	lsls	r2, r3, #22
 8003e36:	d4ef      	bmi.n	8003e18 <__smakebuf_r+0x18>
 8003e38:	f023 0303 	bic.w	r3, r3, #3
 8003e3c:	f043 0302 	orr.w	r3, r3, #2
 8003e40:	81a3      	strh	r3, [r4, #12]
 8003e42:	e7e3      	b.n	8003e0c <__smakebuf_r+0xc>
 8003e44:	4b0d      	ldr	r3, [pc, #52]	; (8003e7c <__smakebuf_r+0x7c>)
 8003e46:	62b3      	str	r3, [r6, #40]	; 0x28
 8003e48:	89a3      	ldrh	r3, [r4, #12]
 8003e4a:	6020      	str	r0, [r4, #0]
 8003e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e50:	81a3      	strh	r3, [r4, #12]
 8003e52:	9b00      	ldr	r3, [sp, #0]
 8003e54:	6120      	str	r0, [r4, #16]
 8003e56:	6163      	str	r3, [r4, #20]
 8003e58:	9b01      	ldr	r3, [sp, #4]
 8003e5a:	b15b      	cbz	r3, 8003e74 <__smakebuf_r+0x74>
 8003e5c:	4630      	mov	r0, r6
 8003e5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e62:	f000 fd9d 	bl	80049a0 <_isatty_r>
 8003e66:	b128      	cbz	r0, 8003e74 <__smakebuf_r+0x74>
 8003e68:	89a3      	ldrh	r3, [r4, #12]
 8003e6a:	f023 0303 	bic.w	r3, r3, #3
 8003e6e:	f043 0301 	orr.w	r3, r3, #1
 8003e72:	81a3      	strh	r3, [r4, #12]
 8003e74:	89a0      	ldrh	r0, [r4, #12]
 8003e76:	4305      	orrs	r5, r0
 8003e78:	81a5      	strh	r5, [r4, #12]
 8003e7a:	e7cd      	b.n	8003e18 <__smakebuf_r+0x18>
 8003e7c:	08003be1 	.word	0x08003be1

08003e80 <memchr>:
 8003e80:	4603      	mov	r3, r0
 8003e82:	b510      	push	{r4, lr}
 8003e84:	b2c9      	uxtb	r1, r1
 8003e86:	4402      	add	r2, r0
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	d101      	bne.n	8003e92 <memchr+0x12>
 8003e8e:	2000      	movs	r0, #0
 8003e90:	e003      	b.n	8003e9a <memchr+0x1a>
 8003e92:	7804      	ldrb	r4, [r0, #0]
 8003e94:	3301      	adds	r3, #1
 8003e96:	428c      	cmp	r4, r1
 8003e98:	d1f6      	bne.n	8003e88 <memchr+0x8>
 8003e9a:	bd10      	pop	{r4, pc}

08003e9c <memcpy>:
 8003e9c:	440a      	add	r2, r1
 8003e9e:	4291      	cmp	r1, r2
 8003ea0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ea4:	d100      	bne.n	8003ea8 <memcpy+0xc>
 8003ea6:	4770      	bx	lr
 8003ea8:	b510      	push	{r4, lr}
 8003eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eae:	4291      	cmp	r1, r2
 8003eb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003eb4:	d1f9      	bne.n	8003eaa <memcpy+0xe>
 8003eb6:	bd10      	pop	{r4, pc}

08003eb8 <__malloc_lock>:
 8003eb8:	4801      	ldr	r0, [pc, #4]	; (8003ec0 <__malloc_lock+0x8>)
 8003eba:	f7ff bf7a 	b.w	8003db2 <__retarget_lock_acquire_recursive>
 8003ebe:	bf00      	nop
 8003ec0:	20000210 	.word	0x20000210

08003ec4 <__malloc_unlock>:
 8003ec4:	4801      	ldr	r0, [pc, #4]	; (8003ecc <__malloc_unlock+0x8>)
 8003ec6:	f7ff bf75 	b.w	8003db4 <__retarget_lock_release_recursive>
 8003eca:	bf00      	nop
 8003ecc:	20000210 	.word	0x20000210

08003ed0 <_Balloc>:
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003ed4:	4604      	mov	r4, r0
 8003ed6:	460d      	mov	r5, r1
 8003ed8:	b976      	cbnz	r6, 8003ef8 <_Balloc+0x28>
 8003eda:	2010      	movs	r0, #16
 8003edc:	f7fe f88a 	bl	8001ff4 <malloc>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	6260      	str	r0, [r4, #36]	; 0x24
 8003ee4:	b920      	cbnz	r0, 8003ef0 <_Balloc+0x20>
 8003ee6:	2166      	movs	r1, #102	; 0x66
 8003ee8:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <_Balloc+0x78>)
 8003eea:	4818      	ldr	r0, [pc, #96]	; (8003f4c <_Balloc+0x7c>)
 8003eec:	f7fe fef6 	bl	8002cdc <__assert_func>
 8003ef0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003ef4:	6006      	str	r6, [r0, #0]
 8003ef6:	60c6      	str	r6, [r0, #12]
 8003ef8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003efa:	68f3      	ldr	r3, [r6, #12]
 8003efc:	b183      	cbz	r3, 8003f20 <_Balloc+0x50>
 8003efe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003f06:	b9b8      	cbnz	r0, 8003f38 <_Balloc+0x68>
 8003f08:	2101      	movs	r1, #1
 8003f0a:	fa01 f605 	lsl.w	r6, r1, r5
 8003f0e:	1d72      	adds	r2, r6, #5
 8003f10:	4620      	mov	r0, r4
 8003f12:	0092      	lsls	r2, r2, #2
 8003f14:	f000 fb5e 	bl	80045d4 <_calloc_r>
 8003f18:	b160      	cbz	r0, 8003f34 <_Balloc+0x64>
 8003f1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003f1e:	e00e      	b.n	8003f3e <_Balloc+0x6e>
 8003f20:	2221      	movs	r2, #33	; 0x21
 8003f22:	2104      	movs	r1, #4
 8003f24:	4620      	mov	r0, r4
 8003f26:	f000 fb55 	bl	80045d4 <_calloc_r>
 8003f2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f2c:	60f0      	str	r0, [r6, #12]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1e4      	bne.n	8003efe <_Balloc+0x2e>
 8003f34:	2000      	movs	r0, #0
 8003f36:	bd70      	pop	{r4, r5, r6, pc}
 8003f38:	6802      	ldr	r2, [r0, #0]
 8003f3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003f44:	e7f7      	b.n	8003f36 <_Balloc+0x66>
 8003f46:	bf00      	nop
 8003f48:	08004ce1 	.word	0x08004ce1
 8003f4c:	08004dc8 	.word	0x08004dc8

08003f50 <_Bfree>:
 8003f50:	b570      	push	{r4, r5, r6, lr}
 8003f52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003f54:	4605      	mov	r5, r0
 8003f56:	460c      	mov	r4, r1
 8003f58:	b976      	cbnz	r6, 8003f78 <_Bfree+0x28>
 8003f5a:	2010      	movs	r0, #16
 8003f5c:	f7fe f84a 	bl	8001ff4 <malloc>
 8003f60:	4602      	mov	r2, r0
 8003f62:	6268      	str	r0, [r5, #36]	; 0x24
 8003f64:	b920      	cbnz	r0, 8003f70 <_Bfree+0x20>
 8003f66:	218a      	movs	r1, #138	; 0x8a
 8003f68:	4b08      	ldr	r3, [pc, #32]	; (8003f8c <_Bfree+0x3c>)
 8003f6a:	4809      	ldr	r0, [pc, #36]	; (8003f90 <_Bfree+0x40>)
 8003f6c:	f7fe feb6 	bl	8002cdc <__assert_func>
 8003f70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003f74:	6006      	str	r6, [r0, #0]
 8003f76:	60c6      	str	r6, [r0, #12]
 8003f78:	b13c      	cbz	r4, 8003f8a <_Bfree+0x3a>
 8003f7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003f7c:	6862      	ldr	r2, [r4, #4]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f84:	6021      	str	r1, [r4, #0]
 8003f86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003f8a:	bd70      	pop	{r4, r5, r6, pc}
 8003f8c:	08004ce1 	.word	0x08004ce1
 8003f90:	08004dc8 	.word	0x08004dc8

08003f94 <__multadd>:
 8003f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f98:	4698      	mov	r8, r3
 8003f9a:	460c      	mov	r4, r1
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	690e      	ldr	r6, [r1, #16]
 8003fa0:	4607      	mov	r7, r0
 8003fa2:	f101 0014 	add.w	r0, r1, #20
 8003fa6:	6805      	ldr	r5, [r0, #0]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	b2a9      	uxth	r1, r5
 8003fac:	fb02 8101 	mla	r1, r2, r1, r8
 8003fb0:	0c2d      	lsrs	r5, r5, #16
 8003fb2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8003fb6:	fb02 c505 	mla	r5, r2, r5, ip
 8003fba:	b289      	uxth	r1, r1
 8003fbc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8003fc0:	429e      	cmp	r6, r3
 8003fc2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8003fc6:	f840 1b04 	str.w	r1, [r0], #4
 8003fca:	dcec      	bgt.n	8003fa6 <__multadd+0x12>
 8003fcc:	f1b8 0f00 	cmp.w	r8, #0
 8003fd0:	d022      	beq.n	8004018 <__multadd+0x84>
 8003fd2:	68a3      	ldr	r3, [r4, #8]
 8003fd4:	42b3      	cmp	r3, r6
 8003fd6:	dc19      	bgt.n	800400c <__multadd+0x78>
 8003fd8:	6861      	ldr	r1, [r4, #4]
 8003fda:	4638      	mov	r0, r7
 8003fdc:	3101      	adds	r1, #1
 8003fde:	f7ff ff77 	bl	8003ed0 <_Balloc>
 8003fe2:	4605      	mov	r5, r0
 8003fe4:	b928      	cbnz	r0, 8003ff2 <__multadd+0x5e>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	21b5      	movs	r1, #181	; 0xb5
 8003fea:	4b0d      	ldr	r3, [pc, #52]	; (8004020 <__multadd+0x8c>)
 8003fec:	480d      	ldr	r0, [pc, #52]	; (8004024 <__multadd+0x90>)
 8003fee:	f7fe fe75 	bl	8002cdc <__assert_func>
 8003ff2:	6922      	ldr	r2, [r4, #16]
 8003ff4:	f104 010c 	add.w	r1, r4, #12
 8003ff8:	3202      	adds	r2, #2
 8003ffa:	0092      	lsls	r2, r2, #2
 8003ffc:	300c      	adds	r0, #12
 8003ffe:	f7ff ff4d 	bl	8003e9c <memcpy>
 8004002:	4621      	mov	r1, r4
 8004004:	4638      	mov	r0, r7
 8004006:	f7ff ffa3 	bl	8003f50 <_Bfree>
 800400a:	462c      	mov	r4, r5
 800400c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004010:	3601      	adds	r6, #1
 8004012:	f8c3 8014 	str.w	r8, [r3, #20]
 8004016:	6126      	str	r6, [r4, #16]
 8004018:	4620      	mov	r0, r4
 800401a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800401e:	bf00      	nop
 8004020:	08004d57 	.word	0x08004d57
 8004024:	08004dc8 	.word	0x08004dc8

08004028 <__hi0bits>:
 8004028:	0c02      	lsrs	r2, r0, #16
 800402a:	0412      	lsls	r2, r2, #16
 800402c:	4603      	mov	r3, r0
 800402e:	b9ca      	cbnz	r2, 8004064 <__hi0bits+0x3c>
 8004030:	0403      	lsls	r3, r0, #16
 8004032:	2010      	movs	r0, #16
 8004034:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004038:	bf04      	itt	eq
 800403a:	021b      	lsleq	r3, r3, #8
 800403c:	3008      	addeq	r0, #8
 800403e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004042:	bf04      	itt	eq
 8004044:	011b      	lsleq	r3, r3, #4
 8004046:	3004      	addeq	r0, #4
 8004048:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800404c:	bf04      	itt	eq
 800404e:	009b      	lsleq	r3, r3, #2
 8004050:	3002      	addeq	r0, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	db05      	blt.n	8004062 <__hi0bits+0x3a>
 8004056:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800405a:	f100 0001 	add.w	r0, r0, #1
 800405e:	bf08      	it	eq
 8004060:	2020      	moveq	r0, #32
 8004062:	4770      	bx	lr
 8004064:	2000      	movs	r0, #0
 8004066:	e7e5      	b.n	8004034 <__hi0bits+0xc>

08004068 <__lo0bits>:
 8004068:	6803      	ldr	r3, [r0, #0]
 800406a:	4602      	mov	r2, r0
 800406c:	f013 0007 	ands.w	r0, r3, #7
 8004070:	d00b      	beq.n	800408a <__lo0bits+0x22>
 8004072:	07d9      	lsls	r1, r3, #31
 8004074:	d422      	bmi.n	80040bc <__lo0bits+0x54>
 8004076:	0798      	lsls	r0, r3, #30
 8004078:	bf49      	itett	mi
 800407a:	085b      	lsrmi	r3, r3, #1
 800407c:	089b      	lsrpl	r3, r3, #2
 800407e:	2001      	movmi	r0, #1
 8004080:	6013      	strmi	r3, [r2, #0]
 8004082:	bf5c      	itt	pl
 8004084:	2002      	movpl	r0, #2
 8004086:	6013      	strpl	r3, [r2, #0]
 8004088:	4770      	bx	lr
 800408a:	b299      	uxth	r1, r3
 800408c:	b909      	cbnz	r1, 8004092 <__lo0bits+0x2a>
 800408e:	2010      	movs	r0, #16
 8004090:	0c1b      	lsrs	r3, r3, #16
 8004092:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004096:	bf04      	itt	eq
 8004098:	0a1b      	lsreq	r3, r3, #8
 800409a:	3008      	addeq	r0, #8
 800409c:	0719      	lsls	r1, r3, #28
 800409e:	bf04      	itt	eq
 80040a0:	091b      	lsreq	r3, r3, #4
 80040a2:	3004      	addeq	r0, #4
 80040a4:	0799      	lsls	r1, r3, #30
 80040a6:	bf04      	itt	eq
 80040a8:	089b      	lsreq	r3, r3, #2
 80040aa:	3002      	addeq	r0, #2
 80040ac:	07d9      	lsls	r1, r3, #31
 80040ae:	d403      	bmi.n	80040b8 <__lo0bits+0x50>
 80040b0:	085b      	lsrs	r3, r3, #1
 80040b2:	f100 0001 	add.w	r0, r0, #1
 80040b6:	d003      	beq.n	80040c0 <__lo0bits+0x58>
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	4770      	bx	lr
 80040bc:	2000      	movs	r0, #0
 80040be:	4770      	bx	lr
 80040c0:	2020      	movs	r0, #32
 80040c2:	4770      	bx	lr

080040c4 <__i2b>:
 80040c4:	b510      	push	{r4, lr}
 80040c6:	460c      	mov	r4, r1
 80040c8:	2101      	movs	r1, #1
 80040ca:	f7ff ff01 	bl	8003ed0 <_Balloc>
 80040ce:	4602      	mov	r2, r0
 80040d0:	b928      	cbnz	r0, 80040de <__i2b+0x1a>
 80040d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80040d6:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <__i2b+0x24>)
 80040d8:	4804      	ldr	r0, [pc, #16]	; (80040ec <__i2b+0x28>)
 80040da:	f7fe fdff 	bl	8002cdc <__assert_func>
 80040de:	2301      	movs	r3, #1
 80040e0:	6144      	str	r4, [r0, #20]
 80040e2:	6103      	str	r3, [r0, #16]
 80040e4:	bd10      	pop	{r4, pc}
 80040e6:	bf00      	nop
 80040e8:	08004d57 	.word	0x08004d57
 80040ec:	08004dc8 	.word	0x08004dc8

080040f0 <__multiply>:
 80040f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040f4:	4614      	mov	r4, r2
 80040f6:	690a      	ldr	r2, [r1, #16]
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	460d      	mov	r5, r1
 80040fc:	429a      	cmp	r2, r3
 80040fe:	bfbe      	ittt	lt
 8004100:	460b      	movlt	r3, r1
 8004102:	4625      	movlt	r5, r4
 8004104:	461c      	movlt	r4, r3
 8004106:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800410a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800410e:	68ab      	ldr	r3, [r5, #8]
 8004110:	6869      	ldr	r1, [r5, #4]
 8004112:	eb0a 0709 	add.w	r7, sl, r9
 8004116:	42bb      	cmp	r3, r7
 8004118:	b085      	sub	sp, #20
 800411a:	bfb8      	it	lt
 800411c:	3101      	addlt	r1, #1
 800411e:	f7ff fed7 	bl	8003ed0 <_Balloc>
 8004122:	b930      	cbnz	r0, 8004132 <__multiply+0x42>
 8004124:	4602      	mov	r2, r0
 8004126:	f240 115d 	movw	r1, #349	; 0x15d
 800412a:	4b41      	ldr	r3, [pc, #260]	; (8004230 <__multiply+0x140>)
 800412c:	4841      	ldr	r0, [pc, #260]	; (8004234 <__multiply+0x144>)
 800412e:	f7fe fdd5 	bl	8002cdc <__assert_func>
 8004132:	f100 0614 	add.w	r6, r0, #20
 8004136:	4633      	mov	r3, r6
 8004138:	2200      	movs	r2, #0
 800413a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800413e:	4543      	cmp	r3, r8
 8004140:	d31e      	bcc.n	8004180 <__multiply+0x90>
 8004142:	f105 0c14 	add.w	ip, r5, #20
 8004146:	f104 0314 	add.w	r3, r4, #20
 800414a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800414e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004152:	9202      	str	r2, [sp, #8]
 8004154:	ebac 0205 	sub.w	r2, ip, r5
 8004158:	3a15      	subs	r2, #21
 800415a:	f022 0203 	bic.w	r2, r2, #3
 800415e:	3204      	adds	r2, #4
 8004160:	f105 0115 	add.w	r1, r5, #21
 8004164:	458c      	cmp	ip, r1
 8004166:	bf38      	it	cc
 8004168:	2204      	movcc	r2, #4
 800416a:	9201      	str	r2, [sp, #4]
 800416c:	9a02      	ldr	r2, [sp, #8]
 800416e:	9303      	str	r3, [sp, #12]
 8004170:	429a      	cmp	r2, r3
 8004172:	d808      	bhi.n	8004186 <__multiply+0x96>
 8004174:	2f00      	cmp	r7, #0
 8004176:	dc55      	bgt.n	8004224 <__multiply+0x134>
 8004178:	6107      	str	r7, [r0, #16]
 800417a:	b005      	add	sp, #20
 800417c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004180:	f843 2b04 	str.w	r2, [r3], #4
 8004184:	e7db      	b.n	800413e <__multiply+0x4e>
 8004186:	f8b3 a000 	ldrh.w	sl, [r3]
 800418a:	f1ba 0f00 	cmp.w	sl, #0
 800418e:	d020      	beq.n	80041d2 <__multiply+0xe2>
 8004190:	46b1      	mov	r9, r6
 8004192:	2200      	movs	r2, #0
 8004194:	f105 0e14 	add.w	lr, r5, #20
 8004198:	f85e 4b04 	ldr.w	r4, [lr], #4
 800419c:	f8d9 b000 	ldr.w	fp, [r9]
 80041a0:	b2a1      	uxth	r1, r4
 80041a2:	fa1f fb8b 	uxth.w	fp, fp
 80041a6:	fb0a b101 	mla	r1, sl, r1, fp
 80041aa:	4411      	add	r1, r2
 80041ac:	f8d9 2000 	ldr.w	r2, [r9]
 80041b0:	0c24      	lsrs	r4, r4, #16
 80041b2:	0c12      	lsrs	r2, r2, #16
 80041b4:	fb0a 2404 	mla	r4, sl, r4, r2
 80041b8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80041bc:	b289      	uxth	r1, r1
 80041be:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80041c2:	45f4      	cmp	ip, lr
 80041c4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80041c8:	f849 1b04 	str.w	r1, [r9], #4
 80041cc:	d8e4      	bhi.n	8004198 <__multiply+0xa8>
 80041ce:	9901      	ldr	r1, [sp, #4]
 80041d0:	5072      	str	r2, [r6, r1]
 80041d2:	9a03      	ldr	r2, [sp, #12]
 80041d4:	3304      	adds	r3, #4
 80041d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80041da:	f1b9 0f00 	cmp.w	r9, #0
 80041de:	d01f      	beq.n	8004220 <__multiply+0x130>
 80041e0:	46b6      	mov	lr, r6
 80041e2:	f04f 0a00 	mov.w	sl, #0
 80041e6:	6834      	ldr	r4, [r6, #0]
 80041e8:	f105 0114 	add.w	r1, r5, #20
 80041ec:	880a      	ldrh	r2, [r1, #0]
 80041ee:	f8be b002 	ldrh.w	fp, [lr, #2]
 80041f2:	b2a4      	uxth	r4, r4
 80041f4:	fb09 b202 	mla	r2, r9, r2, fp
 80041f8:	4492      	add	sl, r2
 80041fa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80041fe:	f84e 4b04 	str.w	r4, [lr], #4
 8004202:	f851 4b04 	ldr.w	r4, [r1], #4
 8004206:	f8be 2000 	ldrh.w	r2, [lr]
 800420a:	0c24      	lsrs	r4, r4, #16
 800420c:	fb09 2404 	mla	r4, r9, r4, r2
 8004210:	458c      	cmp	ip, r1
 8004212:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004216:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800421a:	d8e7      	bhi.n	80041ec <__multiply+0xfc>
 800421c:	9a01      	ldr	r2, [sp, #4]
 800421e:	50b4      	str	r4, [r6, r2]
 8004220:	3604      	adds	r6, #4
 8004222:	e7a3      	b.n	800416c <__multiply+0x7c>
 8004224:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1a5      	bne.n	8004178 <__multiply+0x88>
 800422c:	3f01      	subs	r7, #1
 800422e:	e7a1      	b.n	8004174 <__multiply+0x84>
 8004230:	08004d57 	.word	0x08004d57
 8004234:	08004dc8 	.word	0x08004dc8

08004238 <__pow5mult>:
 8004238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800423c:	4615      	mov	r5, r2
 800423e:	f012 0203 	ands.w	r2, r2, #3
 8004242:	4606      	mov	r6, r0
 8004244:	460f      	mov	r7, r1
 8004246:	d007      	beq.n	8004258 <__pow5mult+0x20>
 8004248:	4c25      	ldr	r4, [pc, #148]	; (80042e0 <__pow5mult+0xa8>)
 800424a:	3a01      	subs	r2, #1
 800424c:	2300      	movs	r3, #0
 800424e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004252:	f7ff fe9f 	bl	8003f94 <__multadd>
 8004256:	4607      	mov	r7, r0
 8004258:	10ad      	asrs	r5, r5, #2
 800425a:	d03d      	beq.n	80042d8 <__pow5mult+0xa0>
 800425c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800425e:	b97c      	cbnz	r4, 8004280 <__pow5mult+0x48>
 8004260:	2010      	movs	r0, #16
 8004262:	f7fd fec7 	bl	8001ff4 <malloc>
 8004266:	4602      	mov	r2, r0
 8004268:	6270      	str	r0, [r6, #36]	; 0x24
 800426a:	b928      	cbnz	r0, 8004278 <__pow5mult+0x40>
 800426c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004270:	4b1c      	ldr	r3, [pc, #112]	; (80042e4 <__pow5mult+0xac>)
 8004272:	481d      	ldr	r0, [pc, #116]	; (80042e8 <__pow5mult+0xb0>)
 8004274:	f7fe fd32 	bl	8002cdc <__assert_func>
 8004278:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800427c:	6004      	str	r4, [r0, #0]
 800427e:	60c4      	str	r4, [r0, #12]
 8004280:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004284:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004288:	b94c      	cbnz	r4, 800429e <__pow5mult+0x66>
 800428a:	f240 2171 	movw	r1, #625	; 0x271
 800428e:	4630      	mov	r0, r6
 8004290:	f7ff ff18 	bl	80040c4 <__i2b>
 8004294:	2300      	movs	r3, #0
 8004296:	4604      	mov	r4, r0
 8004298:	f8c8 0008 	str.w	r0, [r8, #8]
 800429c:	6003      	str	r3, [r0, #0]
 800429e:	f04f 0900 	mov.w	r9, #0
 80042a2:	07eb      	lsls	r3, r5, #31
 80042a4:	d50a      	bpl.n	80042bc <__pow5mult+0x84>
 80042a6:	4639      	mov	r1, r7
 80042a8:	4622      	mov	r2, r4
 80042aa:	4630      	mov	r0, r6
 80042ac:	f7ff ff20 	bl	80040f0 <__multiply>
 80042b0:	4680      	mov	r8, r0
 80042b2:	4639      	mov	r1, r7
 80042b4:	4630      	mov	r0, r6
 80042b6:	f7ff fe4b 	bl	8003f50 <_Bfree>
 80042ba:	4647      	mov	r7, r8
 80042bc:	106d      	asrs	r5, r5, #1
 80042be:	d00b      	beq.n	80042d8 <__pow5mult+0xa0>
 80042c0:	6820      	ldr	r0, [r4, #0]
 80042c2:	b938      	cbnz	r0, 80042d4 <__pow5mult+0x9c>
 80042c4:	4622      	mov	r2, r4
 80042c6:	4621      	mov	r1, r4
 80042c8:	4630      	mov	r0, r6
 80042ca:	f7ff ff11 	bl	80040f0 <__multiply>
 80042ce:	6020      	str	r0, [r4, #0]
 80042d0:	f8c0 9000 	str.w	r9, [r0]
 80042d4:	4604      	mov	r4, r0
 80042d6:	e7e4      	b.n	80042a2 <__pow5mult+0x6a>
 80042d8:	4638      	mov	r0, r7
 80042da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042de:	bf00      	nop
 80042e0:	08004f18 	.word	0x08004f18
 80042e4:	08004ce1 	.word	0x08004ce1
 80042e8:	08004dc8 	.word	0x08004dc8

080042ec <__lshift>:
 80042ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042f0:	460c      	mov	r4, r1
 80042f2:	4607      	mov	r7, r0
 80042f4:	4691      	mov	r9, r2
 80042f6:	6923      	ldr	r3, [r4, #16]
 80042f8:	6849      	ldr	r1, [r1, #4]
 80042fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80042fe:	68a3      	ldr	r3, [r4, #8]
 8004300:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004304:	f108 0601 	add.w	r6, r8, #1
 8004308:	42b3      	cmp	r3, r6
 800430a:	db0b      	blt.n	8004324 <__lshift+0x38>
 800430c:	4638      	mov	r0, r7
 800430e:	f7ff fddf 	bl	8003ed0 <_Balloc>
 8004312:	4605      	mov	r5, r0
 8004314:	b948      	cbnz	r0, 800432a <__lshift+0x3e>
 8004316:	4602      	mov	r2, r0
 8004318:	f240 11d9 	movw	r1, #473	; 0x1d9
 800431c:	4b27      	ldr	r3, [pc, #156]	; (80043bc <__lshift+0xd0>)
 800431e:	4828      	ldr	r0, [pc, #160]	; (80043c0 <__lshift+0xd4>)
 8004320:	f7fe fcdc 	bl	8002cdc <__assert_func>
 8004324:	3101      	adds	r1, #1
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	e7ee      	b.n	8004308 <__lshift+0x1c>
 800432a:	2300      	movs	r3, #0
 800432c:	f100 0114 	add.w	r1, r0, #20
 8004330:	f100 0210 	add.w	r2, r0, #16
 8004334:	4618      	mov	r0, r3
 8004336:	4553      	cmp	r3, sl
 8004338:	db33      	blt.n	80043a2 <__lshift+0xb6>
 800433a:	6920      	ldr	r0, [r4, #16]
 800433c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004340:	f104 0314 	add.w	r3, r4, #20
 8004344:	f019 091f 	ands.w	r9, r9, #31
 8004348:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800434c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004350:	d02b      	beq.n	80043aa <__lshift+0xbe>
 8004352:	468a      	mov	sl, r1
 8004354:	2200      	movs	r2, #0
 8004356:	f1c9 0e20 	rsb	lr, r9, #32
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	fa00 f009 	lsl.w	r0, r0, r9
 8004360:	4302      	orrs	r2, r0
 8004362:	f84a 2b04 	str.w	r2, [sl], #4
 8004366:	f853 2b04 	ldr.w	r2, [r3], #4
 800436a:	459c      	cmp	ip, r3
 800436c:	fa22 f20e 	lsr.w	r2, r2, lr
 8004370:	d8f3      	bhi.n	800435a <__lshift+0x6e>
 8004372:	ebac 0304 	sub.w	r3, ip, r4
 8004376:	3b15      	subs	r3, #21
 8004378:	f023 0303 	bic.w	r3, r3, #3
 800437c:	3304      	adds	r3, #4
 800437e:	f104 0015 	add.w	r0, r4, #21
 8004382:	4584      	cmp	ip, r0
 8004384:	bf38      	it	cc
 8004386:	2304      	movcc	r3, #4
 8004388:	50ca      	str	r2, [r1, r3]
 800438a:	b10a      	cbz	r2, 8004390 <__lshift+0xa4>
 800438c:	f108 0602 	add.w	r6, r8, #2
 8004390:	3e01      	subs	r6, #1
 8004392:	4638      	mov	r0, r7
 8004394:	4621      	mov	r1, r4
 8004396:	612e      	str	r6, [r5, #16]
 8004398:	f7ff fdda 	bl	8003f50 <_Bfree>
 800439c:	4628      	mov	r0, r5
 800439e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80043a6:	3301      	adds	r3, #1
 80043a8:	e7c5      	b.n	8004336 <__lshift+0x4a>
 80043aa:	3904      	subs	r1, #4
 80043ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80043b0:	459c      	cmp	ip, r3
 80043b2:	f841 2f04 	str.w	r2, [r1, #4]!
 80043b6:	d8f9      	bhi.n	80043ac <__lshift+0xc0>
 80043b8:	e7ea      	b.n	8004390 <__lshift+0xa4>
 80043ba:	bf00      	nop
 80043bc:	08004d57 	.word	0x08004d57
 80043c0:	08004dc8 	.word	0x08004dc8

080043c4 <__mcmp>:
 80043c4:	4603      	mov	r3, r0
 80043c6:	690a      	ldr	r2, [r1, #16]
 80043c8:	6900      	ldr	r0, [r0, #16]
 80043ca:	b530      	push	{r4, r5, lr}
 80043cc:	1a80      	subs	r0, r0, r2
 80043ce:	d10d      	bne.n	80043ec <__mcmp+0x28>
 80043d0:	3314      	adds	r3, #20
 80043d2:	3114      	adds	r1, #20
 80043d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80043d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80043dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80043e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80043e4:	4295      	cmp	r5, r2
 80043e6:	d002      	beq.n	80043ee <__mcmp+0x2a>
 80043e8:	d304      	bcc.n	80043f4 <__mcmp+0x30>
 80043ea:	2001      	movs	r0, #1
 80043ec:	bd30      	pop	{r4, r5, pc}
 80043ee:	42a3      	cmp	r3, r4
 80043f0:	d3f4      	bcc.n	80043dc <__mcmp+0x18>
 80043f2:	e7fb      	b.n	80043ec <__mcmp+0x28>
 80043f4:	f04f 30ff 	mov.w	r0, #4294967295
 80043f8:	e7f8      	b.n	80043ec <__mcmp+0x28>
	...

080043fc <__mdiff>:
 80043fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004400:	460c      	mov	r4, r1
 8004402:	4606      	mov	r6, r0
 8004404:	4611      	mov	r1, r2
 8004406:	4620      	mov	r0, r4
 8004408:	4692      	mov	sl, r2
 800440a:	f7ff ffdb 	bl	80043c4 <__mcmp>
 800440e:	1e05      	subs	r5, r0, #0
 8004410:	d111      	bne.n	8004436 <__mdiff+0x3a>
 8004412:	4629      	mov	r1, r5
 8004414:	4630      	mov	r0, r6
 8004416:	f7ff fd5b 	bl	8003ed0 <_Balloc>
 800441a:	4602      	mov	r2, r0
 800441c:	b928      	cbnz	r0, 800442a <__mdiff+0x2e>
 800441e:	f240 2132 	movw	r1, #562	; 0x232
 8004422:	4b3c      	ldr	r3, [pc, #240]	; (8004514 <__mdiff+0x118>)
 8004424:	483c      	ldr	r0, [pc, #240]	; (8004518 <__mdiff+0x11c>)
 8004426:	f7fe fc59 	bl	8002cdc <__assert_func>
 800442a:	2301      	movs	r3, #1
 800442c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004430:	4610      	mov	r0, r2
 8004432:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004436:	bfa4      	itt	ge
 8004438:	4653      	movge	r3, sl
 800443a:	46a2      	movge	sl, r4
 800443c:	4630      	mov	r0, r6
 800443e:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004442:	bfa6      	itte	ge
 8004444:	461c      	movge	r4, r3
 8004446:	2500      	movge	r5, #0
 8004448:	2501      	movlt	r5, #1
 800444a:	f7ff fd41 	bl	8003ed0 <_Balloc>
 800444e:	4602      	mov	r2, r0
 8004450:	b918      	cbnz	r0, 800445a <__mdiff+0x5e>
 8004452:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004456:	4b2f      	ldr	r3, [pc, #188]	; (8004514 <__mdiff+0x118>)
 8004458:	e7e4      	b.n	8004424 <__mdiff+0x28>
 800445a:	f100 0814 	add.w	r8, r0, #20
 800445e:	f8da 7010 	ldr.w	r7, [sl, #16]
 8004462:	60c5      	str	r5, [r0, #12]
 8004464:	f04f 0c00 	mov.w	ip, #0
 8004468:	f10a 0514 	add.w	r5, sl, #20
 800446c:	f10a 0010 	add.w	r0, sl, #16
 8004470:	46c2      	mov	sl, r8
 8004472:	6926      	ldr	r6, [r4, #16]
 8004474:	f104 0914 	add.w	r9, r4, #20
 8004478:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800447c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004480:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8004484:	f859 3b04 	ldr.w	r3, [r9], #4
 8004488:	fa1f f18b 	uxth.w	r1, fp
 800448c:	4461      	add	r1, ip
 800448e:	fa1f fc83 	uxth.w	ip, r3
 8004492:	0c1b      	lsrs	r3, r3, #16
 8004494:	eba1 010c 	sub.w	r1, r1, ip
 8004498:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800449c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80044a0:	b289      	uxth	r1, r1
 80044a2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80044a6:	454e      	cmp	r6, r9
 80044a8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80044ac:	f84a 3b04 	str.w	r3, [sl], #4
 80044b0:	d8e6      	bhi.n	8004480 <__mdiff+0x84>
 80044b2:	1b33      	subs	r3, r6, r4
 80044b4:	3b15      	subs	r3, #21
 80044b6:	f023 0303 	bic.w	r3, r3, #3
 80044ba:	3415      	adds	r4, #21
 80044bc:	3304      	adds	r3, #4
 80044be:	42a6      	cmp	r6, r4
 80044c0:	bf38      	it	cc
 80044c2:	2304      	movcc	r3, #4
 80044c4:	441d      	add	r5, r3
 80044c6:	4443      	add	r3, r8
 80044c8:	461e      	mov	r6, r3
 80044ca:	462c      	mov	r4, r5
 80044cc:	4574      	cmp	r4, lr
 80044ce:	d30e      	bcc.n	80044ee <__mdiff+0xf2>
 80044d0:	f10e 0103 	add.w	r1, lr, #3
 80044d4:	1b49      	subs	r1, r1, r5
 80044d6:	f021 0103 	bic.w	r1, r1, #3
 80044da:	3d03      	subs	r5, #3
 80044dc:	45ae      	cmp	lr, r5
 80044de:	bf38      	it	cc
 80044e0:	2100      	movcc	r1, #0
 80044e2:	4419      	add	r1, r3
 80044e4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80044e8:	b18b      	cbz	r3, 800450e <__mdiff+0x112>
 80044ea:	6117      	str	r7, [r2, #16]
 80044ec:	e7a0      	b.n	8004430 <__mdiff+0x34>
 80044ee:	f854 8b04 	ldr.w	r8, [r4], #4
 80044f2:	fa1f f188 	uxth.w	r1, r8
 80044f6:	4461      	add	r1, ip
 80044f8:	1408      	asrs	r0, r1, #16
 80044fa:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80044fe:	b289      	uxth	r1, r1
 8004500:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004504:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004508:	f846 1b04 	str.w	r1, [r6], #4
 800450c:	e7de      	b.n	80044cc <__mdiff+0xd0>
 800450e:	3f01      	subs	r7, #1
 8004510:	e7e8      	b.n	80044e4 <__mdiff+0xe8>
 8004512:	bf00      	nop
 8004514:	08004d57 	.word	0x08004d57
 8004518:	08004dc8 	.word	0x08004dc8

0800451c <__d2b>:
 800451c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004520:	2101      	movs	r1, #1
 8004522:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004526:	4690      	mov	r8, r2
 8004528:	461d      	mov	r5, r3
 800452a:	f7ff fcd1 	bl	8003ed0 <_Balloc>
 800452e:	4604      	mov	r4, r0
 8004530:	b930      	cbnz	r0, 8004540 <__d2b+0x24>
 8004532:	4602      	mov	r2, r0
 8004534:	f240 310a 	movw	r1, #778	; 0x30a
 8004538:	4b24      	ldr	r3, [pc, #144]	; (80045cc <__d2b+0xb0>)
 800453a:	4825      	ldr	r0, [pc, #148]	; (80045d0 <__d2b+0xb4>)
 800453c:	f7fe fbce 	bl	8002cdc <__assert_func>
 8004540:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004544:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004548:	bb2d      	cbnz	r5, 8004596 <__d2b+0x7a>
 800454a:	9301      	str	r3, [sp, #4]
 800454c:	f1b8 0300 	subs.w	r3, r8, #0
 8004550:	d026      	beq.n	80045a0 <__d2b+0x84>
 8004552:	4668      	mov	r0, sp
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	f7ff fd87 	bl	8004068 <__lo0bits>
 800455a:	9900      	ldr	r1, [sp, #0]
 800455c:	b1f0      	cbz	r0, 800459c <__d2b+0x80>
 800455e:	9a01      	ldr	r2, [sp, #4]
 8004560:	f1c0 0320 	rsb	r3, r0, #32
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	430b      	orrs	r3, r1
 800456a:	40c2      	lsrs	r2, r0
 800456c:	6163      	str	r3, [r4, #20]
 800456e:	9201      	str	r2, [sp, #4]
 8004570:	9b01      	ldr	r3, [sp, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	bf14      	ite	ne
 8004576:	2102      	movne	r1, #2
 8004578:	2101      	moveq	r1, #1
 800457a:	61a3      	str	r3, [r4, #24]
 800457c:	6121      	str	r1, [r4, #16]
 800457e:	b1c5      	cbz	r5, 80045b2 <__d2b+0x96>
 8004580:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004584:	4405      	add	r5, r0
 8004586:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800458a:	603d      	str	r5, [r7, #0]
 800458c:	6030      	str	r0, [r6, #0]
 800458e:	4620      	mov	r0, r4
 8004590:	b002      	add	sp, #8
 8004592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004596:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800459a:	e7d6      	b.n	800454a <__d2b+0x2e>
 800459c:	6161      	str	r1, [r4, #20]
 800459e:	e7e7      	b.n	8004570 <__d2b+0x54>
 80045a0:	a801      	add	r0, sp, #4
 80045a2:	f7ff fd61 	bl	8004068 <__lo0bits>
 80045a6:	2101      	movs	r1, #1
 80045a8:	9b01      	ldr	r3, [sp, #4]
 80045aa:	6121      	str	r1, [r4, #16]
 80045ac:	6163      	str	r3, [r4, #20]
 80045ae:	3020      	adds	r0, #32
 80045b0:	e7e5      	b.n	800457e <__d2b+0x62>
 80045b2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80045b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80045ba:	6038      	str	r0, [r7, #0]
 80045bc:	6918      	ldr	r0, [r3, #16]
 80045be:	f7ff fd33 	bl	8004028 <__hi0bits>
 80045c2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80045c6:	6031      	str	r1, [r6, #0]
 80045c8:	e7e1      	b.n	800458e <__d2b+0x72>
 80045ca:	bf00      	nop
 80045cc:	08004d57 	.word	0x08004d57
 80045d0:	08004dc8 	.word	0x08004dc8

080045d4 <_calloc_r>:
 80045d4:	b538      	push	{r3, r4, r5, lr}
 80045d6:	fb02 f501 	mul.w	r5, r2, r1
 80045da:	4629      	mov	r1, r5
 80045dc:	f7fd fd66 	bl	80020ac <_malloc_r>
 80045e0:	4604      	mov	r4, r0
 80045e2:	b118      	cbz	r0, 80045ec <_calloc_r+0x18>
 80045e4:	462a      	mov	r2, r5
 80045e6:	2100      	movs	r1, #0
 80045e8:	f7fd fd0c 	bl	8002004 <memset>
 80045ec:	4620      	mov	r0, r4
 80045ee:	bd38      	pop	{r3, r4, r5, pc}

080045f0 <__sfputc_r>:
 80045f0:	6893      	ldr	r3, [r2, #8]
 80045f2:	b410      	push	{r4}
 80045f4:	3b01      	subs	r3, #1
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	6093      	str	r3, [r2, #8]
 80045fa:	da07      	bge.n	800460c <__sfputc_r+0x1c>
 80045fc:	6994      	ldr	r4, [r2, #24]
 80045fe:	42a3      	cmp	r3, r4
 8004600:	db01      	blt.n	8004606 <__sfputc_r+0x16>
 8004602:	290a      	cmp	r1, #10
 8004604:	d102      	bne.n	800460c <__sfputc_r+0x1c>
 8004606:	bc10      	pop	{r4}
 8004608:	f7fe baa8 	b.w	8002b5c <__swbuf_r>
 800460c:	6813      	ldr	r3, [r2, #0]
 800460e:	1c58      	adds	r0, r3, #1
 8004610:	6010      	str	r0, [r2, #0]
 8004612:	7019      	strb	r1, [r3, #0]
 8004614:	4608      	mov	r0, r1
 8004616:	bc10      	pop	{r4}
 8004618:	4770      	bx	lr

0800461a <__sfputs_r>:
 800461a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461c:	4606      	mov	r6, r0
 800461e:	460f      	mov	r7, r1
 8004620:	4614      	mov	r4, r2
 8004622:	18d5      	adds	r5, r2, r3
 8004624:	42ac      	cmp	r4, r5
 8004626:	d101      	bne.n	800462c <__sfputs_r+0x12>
 8004628:	2000      	movs	r0, #0
 800462a:	e007      	b.n	800463c <__sfputs_r+0x22>
 800462c:	463a      	mov	r2, r7
 800462e:	4630      	mov	r0, r6
 8004630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004634:	f7ff ffdc 	bl	80045f0 <__sfputc_r>
 8004638:	1c43      	adds	r3, r0, #1
 800463a:	d1f3      	bne.n	8004624 <__sfputs_r+0xa>
 800463c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004640 <_vfiprintf_r>:
 8004640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004644:	460d      	mov	r5, r1
 8004646:	4614      	mov	r4, r2
 8004648:	4698      	mov	r8, r3
 800464a:	4606      	mov	r6, r0
 800464c:	b09d      	sub	sp, #116	; 0x74
 800464e:	b118      	cbz	r0, 8004658 <_vfiprintf_r+0x18>
 8004650:	6983      	ldr	r3, [r0, #24]
 8004652:	b90b      	cbnz	r3, 8004658 <_vfiprintf_r+0x18>
 8004654:	f7ff faf8 	bl	8003c48 <__sinit>
 8004658:	4b89      	ldr	r3, [pc, #548]	; (8004880 <_vfiprintf_r+0x240>)
 800465a:	429d      	cmp	r5, r3
 800465c:	d11b      	bne.n	8004696 <_vfiprintf_r+0x56>
 800465e:	6875      	ldr	r5, [r6, #4]
 8004660:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004662:	07d9      	lsls	r1, r3, #31
 8004664:	d405      	bmi.n	8004672 <_vfiprintf_r+0x32>
 8004666:	89ab      	ldrh	r3, [r5, #12]
 8004668:	059a      	lsls	r2, r3, #22
 800466a:	d402      	bmi.n	8004672 <_vfiprintf_r+0x32>
 800466c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800466e:	f7ff fba0 	bl	8003db2 <__retarget_lock_acquire_recursive>
 8004672:	89ab      	ldrh	r3, [r5, #12]
 8004674:	071b      	lsls	r3, r3, #28
 8004676:	d501      	bpl.n	800467c <_vfiprintf_r+0x3c>
 8004678:	692b      	ldr	r3, [r5, #16]
 800467a:	b9eb      	cbnz	r3, 80046b8 <_vfiprintf_r+0x78>
 800467c:	4629      	mov	r1, r5
 800467e:	4630      	mov	r0, r6
 8004680:	f7fe fabe 	bl	8002c00 <__swsetup_r>
 8004684:	b1c0      	cbz	r0, 80046b8 <_vfiprintf_r+0x78>
 8004686:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004688:	07dc      	lsls	r4, r3, #31
 800468a:	d50e      	bpl.n	80046aa <_vfiprintf_r+0x6a>
 800468c:	f04f 30ff 	mov.w	r0, #4294967295
 8004690:	b01d      	add	sp, #116	; 0x74
 8004692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004696:	4b7b      	ldr	r3, [pc, #492]	; (8004884 <_vfiprintf_r+0x244>)
 8004698:	429d      	cmp	r5, r3
 800469a:	d101      	bne.n	80046a0 <_vfiprintf_r+0x60>
 800469c:	68b5      	ldr	r5, [r6, #8]
 800469e:	e7df      	b.n	8004660 <_vfiprintf_r+0x20>
 80046a0:	4b79      	ldr	r3, [pc, #484]	; (8004888 <_vfiprintf_r+0x248>)
 80046a2:	429d      	cmp	r5, r3
 80046a4:	bf08      	it	eq
 80046a6:	68f5      	ldreq	r5, [r6, #12]
 80046a8:	e7da      	b.n	8004660 <_vfiprintf_r+0x20>
 80046aa:	89ab      	ldrh	r3, [r5, #12]
 80046ac:	0598      	lsls	r0, r3, #22
 80046ae:	d4ed      	bmi.n	800468c <_vfiprintf_r+0x4c>
 80046b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80046b2:	f7ff fb7f 	bl	8003db4 <__retarget_lock_release_recursive>
 80046b6:	e7e9      	b.n	800468c <_vfiprintf_r+0x4c>
 80046b8:	2300      	movs	r3, #0
 80046ba:	9309      	str	r3, [sp, #36]	; 0x24
 80046bc:	2320      	movs	r3, #32
 80046be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046c2:	2330      	movs	r3, #48	; 0x30
 80046c4:	f04f 0901 	mov.w	r9, #1
 80046c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80046cc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800488c <_vfiprintf_r+0x24c>
 80046d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046d4:	4623      	mov	r3, r4
 80046d6:	469a      	mov	sl, r3
 80046d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046dc:	b10a      	cbz	r2, 80046e2 <_vfiprintf_r+0xa2>
 80046de:	2a25      	cmp	r2, #37	; 0x25
 80046e0:	d1f9      	bne.n	80046d6 <_vfiprintf_r+0x96>
 80046e2:	ebba 0b04 	subs.w	fp, sl, r4
 80046e6:	d00b      	beq.n	8004700 <_vfiprintf_r+0xc0>
 80046e8:	465b      	mov	r3, fp
 80046ea:	4622      	mov	r2, r4
 80046ec:	4629      	mov	r1, r5
 80046ee:	4630      	mov	r0, r6
 80046f0:	f7ff ff93 	bl	800461a <__sfputs_r>
 80046f4:	3001      	adds	r0, #1
 80046f6:	f000 80aa 	beq.w	800484e <_vfiprintf_r+0x20e>
 80046fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80046fc:	445a      	add	r2, fp
 80046fe:	9209      	str	r2, [sp, #36]	; 0x24
 8004700:	f89a 3000 	ldrb.w	r3, [sl]
 8004704:	2b00      	cmp	r3, #0
 8004706:	f000 80a2 	beq.w	800484e <_vfiprintf_r+0x20e>
 800470a:	2300      	movs	r3, #0
 800470c:	f04f 32ff 	mov.w	r2, #4294967295
 8004710:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004714:	f10a 0a01 	add.w	sl, sl, #1
 8004718:	9304      	str	r3, [sp, #16]
 800471a:	9307      	str	r3, [sp, #28]
 800471c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004720:	931a      	str	r3, [sp, #104]	; 0x68
 8004722:	4654      	mov	r4, sl
 8004724:	2205      	movs	r2, #5
 8004726:	f814 1b01 	ldrb.w	r1, [r4], #1
 800472a:	4858      	ldr	r0, [pc, #352]	; (800488c <_vfiprintf_r+0x24c>)
 800472c:	f7ff fba8 	bl	8003e80 <memchr>
 8004730:	9a04      	ldr	r2, [sp, #16]
 8004732:	b9d8      	cbnz	r0, 800476c <_vfiprintf_r+0x12c>
 8004734:	06d1      	lsls	r1, r2, #27
 8004736:	bf44      	itt	mi
 8004738:	2320      	movmi	r3, #32
 800473a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800473e:	0713      	lsls	r3, r2, #28
 8004740:	bf44      	itt	mi
 8004742:	232b      	movmi	r3, #43	; 0x2b
 8004744:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004748:	f89a 3000 	ldrb.w	r3, [sl]
 800474c:	2b2a      	cmp	r3, #42	; 0x2a
 800474e:	d015      	beq.n	800477c <_vfiprintf_r+0x13c>
 8004750:	4654      	mov	r4, sl
 8004752:	2000      	movs	r0, #0
 8004754:	f04f 0c0a 	mov.w	ip, #10
 8004758:	9a07      	ldr	r2, [sp, #28]
 800475a:	4621      	mov	r1, r4
 800475c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004760:	3b30      	subs	r3, #48	; 0x30
 8004762:	2b09      	cmp	r3, #9
 8004764:	d94e      	bls.n	8004804 <_vfiprintf_r+0x1c4>
 8004766:	b1b0      	cbz	r0, 8004796 <_vfiprintf_r+0x156>
 8004768:	9207      	str	r2, [sp, #28]
 800476a:	e014      	b.n	8004796 <_vfiprintf_r+0x156>
 800476c:	eba0 0308 	sub.w	r3, r0, r8
 8004770:	fa09 f303 	lsl.w	r3, r9, r3
 8004774:	4313      	orrs	r3, r2
 8004776:	46a2      	mov	sl, r4
 8004778:	9304      	str	r3, [sp, #16]
 800477a:	e7d2      	b.n	8004722 <_vfiprintf_r+0xe2>
 800477c:	9b03      	ldr	r3, [sp, #12]
 800477e:	1d19      	adds	r1, r3, #4
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	9103      	str	r1, [sp, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	bfbb      	ittet	lt
 8004788:	425b      	neglt	r3, r3
 800478a:	f042 0202 	orrlt.w	r2, r2, #2
 800478e:	9307      	strge	r3, [sp, #28]
 8004790:	9307      	strlt	r3, [sp, #28]
 8004792:	bfb8      	it	lt
 8004794:	9204      	strlt	r2, [sp, #16]
 8004796:	7823      	ldrb	r3, [r4, #0]
 8004798:	2b2e      	cmp	r3, #46	; 0x2e
 800479a:	d10c      	bne.n	80047b6 <_vfiprintf_r+0x176>
 800479c:	7863      	ldrb	r3, [r4, #1]
 800479e:	2b2a      	cmp	r3, #42	; 0x2a
 80047a0:	d135      	bne.n	800480e <_vfiprintf_r+0x1ce>
 80047a2:	9b03      	ldr	r3, [sp, #12]
 80047a4:	3402      	adds	r4, #2
 80047a6:	1d1a      	adds	r2, r3, #4
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	9203      	str	r2, [sp, #12]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	bfb8      	it	lt
 80047b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80047b4:	9305      	str	r3, [sp, #20]
 80047b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800489c <_vfiprintf_r+0x25c>
 80047ba:	2203      	movs	r2, #3
 80047bc:	4650      	mov	r0, sl
 80047be:	7821      	ldrb	r1, [r4, #0]
 80047c0:	f7ff fb5e 	bl	8003e80 <memchr>
 80047c4:	b140      	cbz	r0, 80047d8 <_vfiprintf_r+0x198>
 80047c6:	2340      	movs	r3, #64	; 0x40
 80047c8:	eba0 000a 	sub.w	r0, r0, sl
 80047cc:	fa03 f000 	lsl.w	r0, r3, r0
 80047d0:	9b04      	ldr	r3, [sp, #16]
 80047d2:	3401      	adds	r4, #1
 80047d4:	4303      	orrs	r3, r0
 80047d6:	9304      	str	r3, [sp, #16]
 80047d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047dc:	2206      	movs	r2, #6
 80047de:	482c      	ldr	r0, [pc, #176]	; (8004890 <_vfiprintf_r+0x250>)
 80047e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047e4:	f7ff fb4c 	bl	8003e80 <memchr>
 80047e8:	2800      	cmp	r0, #0
 80047ea:	d03f      	beq.n	800486c <_vfiprintf_r+0x22c>
 80047ec:	4b29      	ldr	r3, [pc, #164]	; (8004894 <_vfiprintf_r+0x254>)
 80047ee:	bb1b      	cbnz	r3, 8004838 <_vfiprintf_r+0x1f8>
 80047f0:	9b03      	ldr	r3, [sp, #12]
 80047f2:	3307      	adds	r3, #7
 80047f4:	f023 0307 	bic.w	r3, r3, #7
 80047f8:	3308      	adds	r3, #8
 80047fa:	9303      	str	r3, [sp, #12]
 80047fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047fe:	443b      	add	r3, r7
 8004800:	9309      	str	r3, [sp, #36]	; 0x24
 8004802:	e767      	b.n	80046d4 <_vfiprintf_r+0x94>
 8004804:	460c      	mov	r4, r1
 8004806:	2001      	movs	r0, #1
 8004808:	fb0c 3202 	mla	r2, ip, r2, r3
 800480c:	e7a5      	b.n	800475a <_vfiprintf_r+0x11a>
 800480e:	2300      	movs	r3, #0
 8004810:	f04f 0c0a 	mov.w	ip, #10
 8004814:	4619      	mov	r1, r3
 8004816:	3401      	adds	r4, #1
 8004818:	9305      	str	r3, [sp, #20]
 800481a:	4620      	mov	r0, r4
 800481c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004820:	3a30      	subs	r2, #48	; 0x30
 8004822:	2a09      	cmp	r2, #9
 8004824:	d903      	bls.n	800482e <_vfiprintf_r+0x1ee>
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0c5      	beq.n	80047b6 <_vfiprintf_r+0x176>
 800482a:	9105      	str	r1, [sp, #20]
 800482c:	e7c3      	b.n	80047b6 <_vfiprintf_r+0x176>
 800482e:	4604      	mov	r4, r0
 8004830:	2301      	movs	r3, #1
 8004832:	fb0c 2101 	mla	r1, ip, r1, r2
 8004836:	e7f0      	b.n	800481a <_vfiprintf_r+0x1da>
 8004838:	ab03      	add	r3, sp, #12
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	462a      	mov	r2, r5
 800483e:	4630      	mov	r0, r6
 8004840:	4b15      	ldr	r3, [pc, #84]	; (8004898 <_vfiprintf_r+0x258>)
 8004842:	a904      	add	r1, sp, #16
 8004844:	f7fd fd2a 	bl	800229c <_printf_float>
 8004848:	4607      	mov	r7, r0
 800484a:	1c78      	adds	r0, r7, #1
 800484c:	d1d6      	bne.n	80047fc <_vfiprintf_r+0x1bc>
 800484e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004850:	07d9      	lsls	r1, r3, #31
 8004852:	d405      	bmi.n	8004860 <_vfiprintf_r+0x220>
 8004854:	89ab      	ldrh	r3, [r5, #12]
 8004856:	059a      	lsls	r2, r3, #22
 8004858:	d402      	bmi.n	8004860 <_vfiprintf_r+0x220>
 800485a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800485c:	f7ff faaa 	bl	8003db4 <__retarget_lock_release_recursive>
 8004860:	89ab      	ldrh	r3, [r5, #12]
 8004862:	065b      	lsls	r3, r3, #25
 8004864:	f53f af12 	bmi.w	800468c <_vfiprintf_r+0x4c>
 8004868:	9809      	ldr	r0, [sp, #36]	; 0x24
 800486a:	e711      	b.n	8004690 <_vfiprintf_r+0x50>
 800486c:	ab03      	add	r3, sp, #12
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	462a      	mov	r2, r5
 8004872:	4630      	mov	r0, r6
 8004874:	4b08      	ldr	r3, [pc, #32]	; (8004898 <_vfiprintf_r+0x258>)
 8004876:	a904      	add	r1, sp, #16
 8004878:	f7fd ffac 	bl	80027d4 <_printf_i>
 800487c:	e7e4      	b.n	8004848 <_vfiprintf_r+0x208>
 800487e:	bf00      	nop
 8004880:	08004d88 	.word	0x08004d88
 8004884:	08004da8 	.word	0x08004da8
 8004888:	08004d68 	.word	0x08004d68
 800488c:	08004f24 	.word	0x08004f24
 8004890:	08004f2e 	.word	0x08004f2e
 8004894:	0800229d 	.word	0x0800229d
 8004898:	0800461b 	.word	0x0800461b
 800489c:	08004f2a 	.word	0x08004f2a

080048a0 <__sread>:
 80048a0:	b510      	push	{r4, lr}
 80048a2:	460c      	mov	r4, r1
 80048a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048a8:	f000 f8ae 	bl	8004a08 <_read_r>
 80048ac:	2800      	cmp	r0, #0
 80048ae:	bfab      	itete	ge
 80048b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80048b2:	89a3      	ldrhlt	r3, [r4, #12]
 80048b4:	181b      	addge	r3, r3, r0
 80048b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80048ba:	bfac      	ite	ge
 80048bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80048be:	81a3      	strhlt	r3, [r4, #12]
 80048c0:	bd10      	pop	{r4, pc}

080048c2 <__swrite>:
 80048c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048c6:	461f      	mov	r7, r3
 80048c8:	898b      	ldrh	r3, [r1, #12]
 80048ca:	4605      	mov	r5, r0
 80048cc:	05db      	lsls	r3, r3, #23
 80048ce:	460c      	mov	r4, r1
 80048d0:	4616      	mov	r6, r2
 80048d2:	d505      	bpl.n	80048e0 <__swrite+0x1e>
 80048d4:	2302      	movs	r3, #2
 80048d6:	2200      	movs	r2, #0
 80048d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048dc:	f000 f870 	bl	80049c0 <_lseek_r>
 80048e0:	89a3      	ldrh	r3, [r4, #12]
 80048e2:	4632      	mov	r2, r6
 80048e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048e8:	81a3      	strh	r3, [r4, #12]
 80048ea:	4628      	mov	r0, r5
 80048ec:	463b      	mov	r3, r7
 80048ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048f6:	f000 b817 	b.w	8004928 <_write_r>

080048fa <__sseek>:
 80048fa:	b510      	push	{r4, lr}
 80048fc:	460c      	mov	r4, r1
 80048fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004902:	f000 f85d 	bl	80049c0 <_lseek_r>
 8004906:	1c43      	adds	r3, r0, #1
 8004908:	89a3      	ldrh	r3, [r4, #12]
 800490a:	bf15      	itete	ne
 800490c:	6560      	strne	r0, [r4, #84]	; 0x54
 800490e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004912:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004916:	81a3      	strheq	r3, [r4, #12]
 8004918:	bf18      	it	ne
 800491a:	81a3      	strhne	r3, [r4, #12]
 800491c:	bd10      	pop	{r4, pc}

0800491e <__sclose>:
 800491e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004922:	f000 b81b 	b.w	800495c <_close_r>
	...

08004928 <_write_r>:
 8004928:	b538      	push	{r3, r4, r5, lr}
 800492a:	4604      	mov	r4, r0
 800492c:	4608      	mov	r0, r1
 800492e:	4611      	mov	r1, r2
 8004930:	2200      	movs	r2, #0
 8004932:	4d05      	ldr	r5, [pc, #20]	; (8004948 <_write_r+0x20>)
 8004934:	602a      	str	r2, [r5, #0]
 8004936:	461a      	mov	r2, r3
 8004938:	f7fc fd35 	bl	80013a6 <_write>
 800493c:	1c43      	adds	r3, r0, #1
 800493e:	d102      	bne.n	8004946 <_write_r+0x1e>
 8004940:	682b      	ldr	r3, [r5, #0]
 8004942:	b103      	cbz	r3, 8004946 <_write_r+0x1e>
 8004944:	6023      	str	r3, [r4, #0]
 8004946:	bd38      	pop	{r3, r4, r5, pc}
 8004948:	20000218 	.word	0x20000218

0800494c <abort>:
 800494c:	2006      	movs	r0, #6
 800494e:	b508      	push	{r3, lr}
 8004950:	f000 f894 	bl	8004a7c <raise>
 8004954:	2001      	movs	r0, #1
 8004956:	f000 f901 	bl	8004b5c <_exit>
	...

0800495c <_close_r>:
 800495c:	b538      	push	{r3, r4, r5, lr}
 800495e:	2300      	movs	r3, #0
 8004960:	4d05      	ldr	r5, [pc, #20]	; (8004978 <_close_r+0x1c>)
 8004962:	4604      	mov	r4, r0
 8004964:	4608      	mov	r0, r1
 8004966:	602b      	str	r3, [r5, #0]
 8004968:	f000 f8b2 	bl	8004ad0 <_close>
 800496c:	1c43      	adds	r3, r0, #1
 800496e:	d102      	bne.n	8004976 <_close_r+0x1a>
 8004970:	682b      	ldr	r3, [r5, #0]
 8004972:	b103      	cbz	r3, 8004976 <_close_r+0x1a>
 8004974:	6023      	str	r3, [r4, #0]
 8004976:	bd38      	pop	{r3, r4, r5, pc}
 8004978:	20000218 	.word	0x20000218

0800497c <_fstat_r>:
 800497c:	b538      	push	{r3, r4, r5, lr}
 800497e:	2300      	movs	r3, #0
 8004980:	4d06      	ldr	r5, [pc, #24]	; (800499c <_fstat_r+0x20>)
 8004982:	4604      	mov	r4, r0
 8004984:	4608      	mov	r0, r1
 8004986:	4611      	mov	r1, r2
 8004988:	602b      	str	r3, [r5, #0]
 800498a:	f000 f8a9 	bl	8004ae0 <_fstat>
 800498e:	1c43      	adds	r3, r0, #1
 8004990:	d102      	bne.n	8004998 <_fstat_r+0x1c>
 8004992:	682b      	ldr	r3, [r5, #0]
 8004994:	b103      	cbz	r3, 8004998 <_fstat_r+0x1c>
 8004996:	6023      	str	r3, [r4, #0]
 8004998:	bd38      	pop	{r3, r4, r5, pc}
 800499a:	bf00      	nop
 800499c:	20000218 	.word	0x20000218

080049a0 <_isatty_r>:
 80049a0:	b538      	push	{r3, r4, r5, lr}
 80049a2:	2300      	movs	r3, #0
 80049a4:	4d05      	ldr	r5, [pc, #20]	; (80049bc <_isatty_r+0x1c>)
 80049a6:	4604      	mov	r4, r0
 80049a8:	4608      	mov	r0, r1
 80049aa:	602b      	str	r3, [r5, #0]
 80049ac:	f000 f8a8 	bl	8004b00 <_isatty>
 80049b0:	1c43      	adds	r3, r0, #1
 80049b2:	d102      	bne.n	80049ba <_isatty_r+0x1a>
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	b103      	cbz	r3, 80049ba <_isatty_r+0x1a>
 80049b8:	6023      	str	r3, [r4, #0]
 80049ba:	bd38      	pop	{r3, r4, r5, pc}
 80049bc:	20000218 	.word	0x20000218

080049c0 <_lseek_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	4604      	mov	r4, r0
 80049c4:	4608      	mov	r0, r1
 80049c6:	4611      	mov	r1, r2
 80049c8:	2200      	movs	r2, #0
 80049ca:	4d05      	ldr	r5, [pc, #20]	; (80049e0 <_lseek_r+0x20>)
 80049cc:	602a      	str	r2, [r5, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	f000 f8a6 	bl	8004b20 <_lseek>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d102      	bne.n	80049de <_lseek_r+0x1e>
 80049d8:	682b      	ldr	r3, [r5, #0]
 80049da:	b103      	cbz	r3, 80049de <_lseek_r+0x1e>
 80049dc:	6023      	str	r3, [r4, #0]
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	20000218 	.word	0x20000218

080049e4 <__ascii_mbtowc>:
 80049e4:	b082      	sub	sp, #8
 80049e6:	b901      	cbnz	r1, 80049ea <__ascii_mbtowc+0x6>
 80049e8:	a901      	add	r1, sp, #4
 80049ea:	b142      	cbz	r2, 80049fe <__ascii_mbtowc+0x1a>
 80049ec:	b14b      	cbz	r3, 8004a02 <__ascii_mbtowc+0x1e>
 80049ee:	7813      	ldrb	r3, [r2, #0]
 80049f0:	600b      	str	r3, [r1, #0]
 80049f2:	7812      	ldrb	r2, [r2, #0]
 80049f4:	1e10      	subs	r0, r2, #0
 80049f6:	bf18      	it	ne
 80049f8:	2001      	movne	r0, #1
 80049fa:	b002      	add	sp, #8
 80049fc:	4770      	bx	lr
 80049fe:	4610      	mov	r0, r2
 8004a00:	e7fb      	b.n	80049fa <__ascii_mbtowc+0x16>
 8004a02:	f06f 0001 	mvn.w	r0, #1
 8004a06:	e7f8      	b.n	80049fa <__ascii_mbtowc+0x16>

08004a08 <_read_r>:
 8004a08:	b538      	push	{r3, r4, r5, lr}
 8004a0a:	4604      	mov	r4, r0
 8004a0c:	4608      	mov	r0, r1
 8004a0e:	4611      	mov	r1, r2
 8004a10:	2200      	movs	r2, #0
 8004a12:	4d05      	ldr	r5, [pc, #20]	; (8004a28 <_read_r+0x20>)
 8004a14:	602a      	str	r2, [r5, #0]
 8004a16:	461a      	mov	r2, r3
 8004a18:	f000 f88a 	bl	8004b30 <_read>
 8004a1c:	1c43      	adds	r3, r0, #1
 8004a1e:	d102      	bne.n	8004a26 <_read_r+0x1e>
 8004a20:	682b      	ldr	r3, [r5, #0]
 8004a22:	b103      	cbz	r3, 8004a26 <_read_r+0x1e>
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	bd38      	pop	{r3, r4, r5, pc}
 8004a28:	20000218 	.word	0x20000218

08004a2c <_raise_r>:
 8004a2c:	291f      	cmp	r1, #31
 8004a2e:	b538      	push	{r3, r4, r5, lr}
 8004a30:	4604      	mov	r4, r0
 8004a32:	460d      	mov	r5, r1
 8004a34:	d904      	bls.n	8004a40 <_raise_r+0x14>
 8004a36:	2316      	movs	r3, #22
 8004a38:	6003      	str	r3, [r0, #0]
 8004a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a3e:	bd38      	pop	{r3, r4, r5, pc}
 8004a40:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004a42:	b112      	cbz	r2, 8004a4a <_raise_r+0x1e>
 8004a44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004a48:	b94b      	cbnz	r3, 8004a5e <_raise_r+0x32>
 8004a4a:	4620      	mov	r0, r4
 8004a4c:	f000 f830 	bl	8004ab0 <_getpid_r>
 8004a50:	462a      	mov	r2, r5
 8004a52:	4601      	mov	r1, r0
 8004a54:	4620      	mov	r0, r4
 8004a56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a5a:	f000 b817 	b.w	8004a8c <_kill_r>
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d00a      	beq.n	8004a78 <_raise_r+0x4c>
 8004a62:	1c59      	adds	r1, r3, #1
 8004a64:	d103      	bne.n	8004a6e <_raise_r+0x42>
 8004a66:	2316      	movs	r3, #22
 8004a68:	6003      	str	r3, [r0, #0]
 8004a6a:	2001      	movs	r0, #1
 8004a6c:	e7e7      	b.n	8004a3e <_raise_r+0x12>
 8004a6e:	2400      	movs	r4, #0
 8004a70:	4628      	mov	r0, r5
 8004a72:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004a76:	4798      	blx	r3
 8004a78:	2000      	movs	r0, #0
 8004a7a:	e7e0      	b.n	8004a3e <_raise_r+0x12>

08004a7c <raise>:
 8004a7c:	4b02      	ldr	r3, [pc, #8]	; (8004a88 <raise+0xc>)
 8004a7e:	4601      	mov	r1, r0
 8004a80:	6818      	ldr	r0, [r3, #0]
 8004a82:	f7ff bfd3 	b.w	8004a2c <_raise_r>
 8004a86:	bf00      	nop
 8004a88:	20000000 	.word	0x20000000

08004a8c <_kill_r>:
 8004a8c:	b538      	push	{r3, r4, r5, lr}
 8004a8e:	2300      	movs	r3, #0
 8004a90:	4d06      	ldr	r5, [pc, #24]	; (8004aac <_kill_r+0x20>)
 8004a92:	4604      	mov	r4, r0
 8004a94:	4608      	mov	r0, r1
 8004a96:	4611      	mov	r1, r2
 8004a98:	602b      	str	r3, [r5, #0]
 8004a9a:	f000 f839 	bl	8004b10 <_kill>
 8004a9e:	1c43      	adds	r3, r0, #1
 8004aa0:	d102      	bne.n	8004aa8 <_kill_r+0x1c>
 8004aa2:	682b      	ldr	r3, [r5, #0]
 8004aa4:	b103      	cbz	r3, 8004aa8 <_kill_r+0x1c>
 8004aa6:	6023      	str	r3, [r4, #0]
 8004aa8:	bd38      	pop	{r3, r4, r5, pc}
 8004aaa:	bf00      	nop
 8004aac:	20000218 	.word	0x20000218

08004ab0 <_getpid_r>:
 8004ab0:	f000 b81e 	b.w	8004af0 <_getpid>

08004ab4 <__ascii_wctomb>:
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	4608      	mov	r0, r1
 8004ab8:	b141      	cbz	r1, 8004acc <__ascii_wctomb+0x18>
 8004aba:	2aff      	cmp	r2, #255	; 0xff
 8004abc:	d904      	bls.n	8004ac8 <__ascii_wctomb+0x14>
 8004abe:	228a      	movs	r2, #138	; 0x8a
 8004ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	4770      	bx	lr
 8004ac8:	2001      	movs	r0, #1
 8004aca:	700a      	strb	r2, [r1, #0]
 8004acc:	4770      	bx	lr
	...

08004ad0 <_close>:
 8004ad0:	2258      	movs	r2, #88	; 0x58
 8004ad2:	4b02      	ldr	r3, [pc, #8]	; (8004adc <_close+0xc>)
 8004ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	4770      	bx	lr
 8004adc:	20000218 	.word	0x20000218

08004ae0 <_fstat>:
 8004ae0:	2258      	movs	r2, #88	; 0x58
 8004ae2:	4b02      	ldr	r3, [pc, #8]	; (8004aec <_fstat+0xc>)
 8004ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	4770      	bx	lr
 8004aec:	20000218 	.word	0x20000218

08004af0 <_getpid>:
 8004af0:	2258      	movs	r2, #88	; 0x58
 8004af2:	4b02      	ldr	r3, [pc, #8]	; (8004afc <_getpid+0xc>)
 8004af4:	f04f 30ff 	mov.w	r0, #4294967295
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	4770      	bx	lr
 8004afc:	20000218 	.word	0x20000218

08004b00 <_isatty>:
 8004b00:	2258      	movs	r2, #88	; 0x58
 8004b02:	4b02      	ldr	r3, [pc, #8]	; (8004b0c <_isatty+0xc>)
 8004b04:	2000      	movs	r0, #0
 8004b06:	601a      	str	r2, [r3, #0]
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	20000218 	.word	0x20000218

08004b10 <_kill>:
 8004b10:	2258      	movs	r2, #88	; 0x58
 8004b12:	4b02      	ldr	r3, [pc, #8]	; (8004b1c <_kill+0xc>)
 8004b14:	f04f 30ff 	mov.w	r0, #4294967295
 8004b18:	601a      	str	r2, [r3, #0]
 8004b1a:	4770      	bx	lr
 8004b1c:	20000218 	.word	0x20000218

08004b20 <_lseek>:
 8004b20:	2258      	movs	r2, #88	; 0x58
 8004b22:	4b02      	ldr	r3, [pc, #8]	; (8004b2c <_lseek+0xc>)
 8004b24:	f04f 30ff 	mov.w	r0, #4294967295
 8004b28:	601a      	str	r2, [r3, #0]
 8004b2a:	4770      	bx	lr
 8004b2c:	20000218 	.word	0x20000218

08004b30 <_read>:
 8004b30:	2258      	movs	r2, #88	; 0x58
 8004b32:	4b02      	ldr	r3, [pc, #8]	; (8004b3c <_read+0xc>)
 8004b34:	f04f 30ff 	mov.w	r0, #4294967295
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	4770      	bx	lr
 8004b3c:	20000218 	.word	0x20000218

08004b40 <_sbrk>:
 8004b40:	4b04      	ldr	r3, [pc, #16]	; (8004b54 <_sbrk+0x14>)
 8004b42:	4602      	mov	r2, r0
 8004b44:	6819      	ldr	r1, [r3, #0]
 8004b46:	b909      	cbnz	r1, 8004b4c <_sbrk+0xc>
 8004b48:	4903      	ldr	r1, [pc, #12]	; (8004b58 <_sbrk+0x18>)
 8004b4a:	6019      	str	r1, [r3, #0]
 8004b4c:	6818      	ldr	r0, [r3, #0]
 8004b4e:	4402      	add	r2, r0
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	4770      	bx	lr
 8004b54:	20000208 	.word	0x20000208
 8004b58:	20000220 	.word	0x20000220

08004b5c <_exit>:
 8004b5c:	e7fe      	b.n	8004b5c <_exit>
	...

08004b60 <_init>:
 8004b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b62:	bf00      	nop
 8004b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b66:	bc08      	pop	{r3}
 8004b68:	469e      	mov	lr, r3
 8004b6a:	4770      	bx	lr

08004b6c <_fini>:
 8004b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b6e:	bf00      	nop
 8004b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b72:	bc08      	pop	{r3}
 8004b74:	469e      	mov	lr, r3
 8004b76:	4770      	bx	lr
