#ifndef ACPM_FRAMEWORK

struct pmucal_seq aud_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKAUD_HSI0_NOC", 0x12000000, 0x1800, (0x1f << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_AUDIF", 0x12000000, 0x1804, (0x1ff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CPU_ACLK", 0x12000000, 0x180c, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG", 0x12000000, 0x1814, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_NOC", 0x12000000, 0x1820, (0x7 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_NOCP", 0x12000000, 0x1824, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CPU_ACP", 0x12000000, 0x1810, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_MCLK", 0x12000000, 0x181c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CNT", 0x12000000, 0x1808, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_DSIF", 0x12000000, 0x1818, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_PCMC", 0x12000000, 0x1828, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF", 0x12000000, 0x182c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE", 0x12000000, 0x1830, (0x1f << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF0", 0x12000000, 0x1834, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF1", 0x12000000, 0x1838, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF2", 0x12000000, 0x183c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF3", 0x12000000, 0x1840, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF4", 0x12000000, 0x1844, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF5", 0x12000000, 0x1848, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF6", 0x12000000, 0x184c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_AUD_CPU", 0x22b20000, 0x1830, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_AUD_NOC", 0x22b20000, 0x1834, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_AUD_CPU", 0x22b20000, 0x1034, (0x7 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_AUD_NOC", 0x22b20000, 0x1038, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_AUDIF", 0x12000000, 0x1000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_CPU", 0x12000000, 0x1004, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_DSIF", 0x12000000, 0x1008, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_NOC", 0x12000000, 0x100c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_PCMC", 0x12000000, 0x1010, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_SCLK", 0x12000000, 0x1014, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF", 0x12000000, 0x1018, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE", 0x12000000, 0x101c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF0", 0x12000000, 0x1020, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF1", 0x12000000, 0x1024, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF2", 0x12000000, 0x1028, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF3", 0x12000000, 0x102c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF4", 0x12000000, 0x1030, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF5", 0x12000000, 0x1034, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF6", 0x12000000, 0x1038, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_HCHGEN_CLK_AUD_CPU", 0x12000000, 0x103c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x12000000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON1_PLL_AUD", 0x12000000, 0x0104, (0xffffffff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON6_PLL_AUD", 0x12000000, 0x0118, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON6_PLL_AUD", 0x12000000, 0x0118, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_AUD", 0x12000000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_LOCKTIME_PLL_AUD", 0x12000000, 0x0000, (0xfffff << 0), (0x4b0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_AUD", 0x12000000, 0x010c, (0xffffffff << 0), (0x807d0800 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_AUD", 0x12000000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON7_PLL_AUD", 0x12000000, 0x011c, (0x1 << 15), (0x1 << 15), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x12000000, 0x0100, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x12000000, 0x0100, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_NOC_USER", 0x12000000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x12000000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER", 0x12000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER", 0x12000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLK_AUD_RCO_USER", 0x12000000, 0x0650, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CP_PCMC_CLK_USER", 0x12000000, 0x0660, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER", 0x12000000, 0x0640, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x12000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12010000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x12860000, 0x1940, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATUS", 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_OUT", 0x12860000, 0x1960, (0x1 << 6), (0x1 << 6), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x12000000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x12000000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x12000000, 0x0110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON5_PLL_AUD", 0x12000000, 0x0114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON6_PLL_AUD", 0x12000000, 0x0118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON7_PLL_AUD", 0x12000000, 0x011c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON8_PLL_AUD", 0x12000000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKAUD_HSI0_NOC", 0x12000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_AUDIF", 0x12000000, 0x1804, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CNT", 0x12000000, 0x1808, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_ACLK", 0x12000000, 0x180c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_ACP", 0x12000000, 0x1810, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG", 0x12000000, 0x1814, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_DSIF", 0x12000000, 0x1818, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_MCLK", 0x12000000, 0x181c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_NOC", 0x12000000, 0x1820, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_NOCP", 0x12000000, 0x1824, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_PCMC", 0x12000000, 0x1828, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF", 0x12000000, 0x182c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE", 0x12000000, 0x1830, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF0", 0x12000000, 0x1834, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF1", 0x12000000, 0x1838, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF2", 0x12000000, 0x183c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF3", 0x12000000, 0x1840, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF4", 0x12000000, 0x1844, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF5", 0x12000000, 0x1848, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF6", 0x12000000, 0x184c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_AUDIF", 0x12000000, 0x1000, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_CPU", 0x12000000, 0x1004, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_DSIF", 0x12000000, 0x1008, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_NOC", 0x12000000, 0x100c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_PCMC", 0x12000000, 0x1010, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_SCLK", 0x12000000, 0x1014, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF", 0x12000000, 0x1018, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE", 0x12000000, 0x101c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF0", 0x12000000, 0x1020, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF1", 0x12000000, 0x1024, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF2", 0x12000000, 0x1028, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF3", 0x12000000, 0x102c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF4", 0x12000000, 0x1030, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF5", 0x12000000, 0x1034, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF6", 0x12000000, 0x1038, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_HCHGEN_CLK_AUD_CPU", 0x12000000, 0x103c, 0xffffffff, 0, 0x12860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER", 0x12000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER", 0x12000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x12000000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_NOC_USER", 0x12000000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER", 0x12000000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLK_AUD_RCO_USER", 0x12000000, 0x0650, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CP_PCMC_CLK_USER", 0x12000000, 0x0660, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x12000000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON3_PLL_AUD", 0x12000000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_AUD", 0x12000000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x12000000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x12000000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_HCHGEN_CLKMUX", 0x12000000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CNT", 0x12000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CCLK_ASB", 0x12000000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CCLK_ACP", 0x12000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU0", 0x12000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU1", 0x12000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU2", 0x12000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_L2", 0x12000000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON0", 0x12000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON1", 0x12000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON2", 0x12000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH", 0x12000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH", 0x12000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH", 0x12000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH", 0x12000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x12000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x12000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD0_QCH_DMIC", 0x12000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD1_QCH_DMIC", 0x12000000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD2_QCH_DMIC", 0x12000000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK_DSIF", 0x12000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_AUD_QCH", 0x12000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ACLK", 0x12000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ACLK_ACP", 0x12000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ACLK_ASB", 0x12000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_C2A0", 0x12000000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_C2A1", 0x12000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_XCLK0", 0x12000000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_AUD_QCH", 0x12000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_ACLK", 0x12000000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_PCLK", 0x12000000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD0_QCH_PCLK", 0x12000000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD1_QCH_PCLK", 0x12000000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD2_QCH_PCLK", 0x12000000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_AUD_QCH", 0x12000000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH", 0x12000000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD0_QCH", 0x12000000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD1_QCH", 0x12000000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD2_QCH", 0x12000000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD3_QCH", 0x12000000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_AUD_QCH", 0x12000000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_ACLK", 0x12000000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_PCLK", 0x12000000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH", 0x12000000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH", 0x12000000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_AUD_QCH_S0", 0x12000000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0", 0x12000000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_AUD_QCH", 0x12000000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_AUD_QCH", 0x12000000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_AUD_QCH", 0x12000000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_D_AUDCHUBVTS_QCH", 0x12000000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_AUD_QCH", 0x12000000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_AUD_QCH", 0x12000000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH", 0x12000000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_AUD_QCH", 0x12000000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_CCLK", 0x12000000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_PCMC_CLK", 0x12000000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_BCLK", 0x12000000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_CCLK", 0x12000000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK0", 0x12000000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK1", 0x12000000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK2", 0x12000000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK3", 0x12000000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK4", 0x12000000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK5", 0x12000000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK6", 0x12000000, 0x3134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_1", 0x12000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD0_4", 0x12000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD1_5", 0x12000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD2_6", 0x12000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_0", 0x12000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_3", 0x12000000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_SYSMMU_S0_AUD_2", 0x12000000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x12000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CNT", 0x12000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CCLK_ASB", 0x12000000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CCLK_ACP", 0x12000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU0", 0x12000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU1", 0x12000000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU2", 0x12000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_L2", 0x12000000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_NEON0", 0x12000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_NEON1", 0x12000000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_NEON2", 0x12000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH", 0x12000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH", 0x12000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH", 0x12000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU_DBG_QCH", 0x12000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU", 0x12000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x12000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD0_QCH_DMIC", 0x12000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD1_QCH_DMIC", 0x12000000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD2_QCH_DMIC", 0x12000000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK_DSIF", 0x12000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DFTMUX_AUD_QCH", 0x12000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_ACLK", 0x12000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_ACLK_ACP", 0x12000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_ACLK_ASB", 0x12000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_C2A0", 0x12000000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_C2A1", 0x12000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_XCLK0", 0x12000000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_AUD_QCH", 0x12000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMAILBOX_AUD_QCH_ACLK", 0x12000000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMAILBOX_AUD_QCH_PCLK", 0x12000000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD0_QCH_PCLK", 0x12000000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD1_QCH_PCLK", 0x12000000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD2_QCH_PCLK", 0x12000000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_AUD_QCH", 0x12000000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_PERI_AUD_QCH", 0x12000000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD0_QCH", 0x12000000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD1_QCH", 0x12000000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD2_QCH", 0x12000000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD3_QCH", 0x12000000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_AUD_QCH", 0x12000000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_ACLK", 0x12000000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_PCLK", 0x12000000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_AUD_QCH", 0x12000000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH", 0x12000000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_AUD_QCH_S0", 0x12000000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_AUD_QCH_S0", 0x12000000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_AUD_QCH", 0x12000000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_AUD_QCH", 0x12000000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_WDT_AUD_QCH", 0x12000000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BAAW_D_AUDCHUBVTS_QCH", 0x12000000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_AUD_QCH", 0x12000000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_AUD_QCH", 0x12000000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_PERI_AUD_QCH", 0x12000000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_AUD_QCH", 0x12000000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMAILBOX_AUD_QCH_CCLK", 0x12000000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_PCMC_CLK", 0x12000000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_BCLK", 0x12000000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_CCLK", 0x12000000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK0", 0x12000000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK1", 0x12000000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK2", 0x12000000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK3", 0x12000000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK4", 0x12000000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK5", 0x12000000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK6", 0x12000000, 0x7134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12010000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "AUD_STATUS", 0x12860000, 0x1944, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF6", 0x12000000, 0x1038, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x12000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x12000000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x12860000, 0x1940, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATUS", 0x12860000, 0x1944, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_BRP_NOCP", 0x1b800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_BRP_NOC_USER", 0x1b800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CONTROLLER_OPTION0_CMU_CTRL", 0x1b800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1b820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CONFIGURATION", 0x12860000, 0x1980, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BRP_STATUS", 0x12860000, 0x1984, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_BRP_NOCP", 0x1b800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_BRP_NOC_USER", 0x1b800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BYRP_QCH", 0x1b800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BYRP_QCH_VOTF1", 0x1b800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_BRP_RGBP_QCH", 0x1b800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_BRP_QCH", 0x1b800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD0_BRP_RGBP_QCH", 0x1b800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD1_BRP_RGBP_QCH", 0x1b800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH", 0x1b800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_BRP_QCH_S0", 0x1b800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_BRP_QCH_S0", 0x1b800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_BYRP_QCH", 0x1b800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_BRP_QCH", 0x1b800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_BRP_QCH", 0x1b800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_BRP_QCH", 0x1b800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_BRP_QCH", 0x1b800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_BRP_QCH", 0x1b800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BRP_CONTROLLER_OPTION0_CMU_CTRL", 0x1b800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BYRP_QCH", 0x1b800000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BYRP_QCH_VOTF1", 0x1b800000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_BRP_RGBP_QCH", 0x1b800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D_BRP_QCH", 0x1b800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD0_BRP_RGBP_QCH", 0x1b800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD1_BRP_RGBP_QCH", 0x1b800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_BRP_QCH", 0x1b800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_BRP_QCH_S0", 0x1b800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_BRP_QCH_S0", 0x1b800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_BYRP_QCH", 0x1b800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_BRP_QCH", 0x1b800000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_BRP_QCH", 0x1b800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_BRP_QCH", 0x1b800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_BRP_QCH", 0x1b800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_BRP_QCH", 0x1b800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1b820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "BRP_STATUS", 0x12860000, 0x1984, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CONTROLLER_OPTION0_CMU_CTRL", 0x1b800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CONFIGURATION", 0x12860000, 0x1980, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BRP_STATUS", 0x12860000, 0x1984, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl2a_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x25820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_1", 0x25820000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_2", 0x25820000, 0x0110, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_NOCL2A_NOCP", 0x25800000, 0x1800, (0x7 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_AOCCSIS_NOC", 0x25800000, 0x1000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_BRP_NOC", 0x25800000, 0x1004, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_CSTAT_NOC", 0x25800000, 0x1008, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_DLFE_NOC", 0x25800000, 0x100c, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_DLNE_NOC", 0x25800000, 0x1010, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_MCFP_NOC", 0x25800000, 0x1014, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_MCSC_NOC", 0x25800000, 0x1018, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_MCSC_SHRP", 0x25800000, 0x101c, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_RGBP_NOC", 0x25800000, 0x1020, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKNOCL2A_YUVP_NOC", 0x25800000, 0x1024, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER", 0x25800000, 0x0640, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NOCL2A_CAM0_USER", 0x25800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NOCL2A_CAM1_USER", 0x25800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NOCL2A_CAM2_USER", 0x25800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL2A_CONTROLLER_OPTION0_CMU_CTRL", 0x25800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl2a_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL2A_CONFIGURATION", 0x12860000, 0x1a40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NOCL2A_STATUS", 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl2a_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_NOCL2A_NOCP", 0x25800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_AOCCSIS_NOC", 0x25800000, 0x1000, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_BRP_NOC", 0x25800000, 0x1004, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_CSTAT_NOC", 0x25800000, 0x1008, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_DLFE_NOC", 0x25800000, 0x100c, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_DLNE_NOC", 0x25800000, 0x1010, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_MCFP_NOC", 0x25800000, 0x1014, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_MCSC_NOC", 0x25800000, 0x1018, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_MCSC_SHRP", 0x25800000, 0x101c, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_RGBP_NOC", 0x25800000, 0x1020, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKNOCL2A_YUVP_NOC", 0x25800000, 0x1024, 0xffffffff, 0, 0x12860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NOCL2A_CAM0_USER", 0x25800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NOCL2A_CAM1_USER", 0x25800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NOCL2A_CAM2_USER", 0x25800000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NOCL2A_CAM3_USER", 0x25800000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER", 0x25800000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_D0_MCFP_QCH", 0x25800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_D3_MCFP_QCH", 0x25800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_D4_MCFP_QCH", 0x25800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH", 0x25800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_QCH", 0x25800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_CSIS_QCH", 0x25800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_RGBP_QCH", 0x25800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_YUVP_QCH", 0x25800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_CSIS_QCH", 0x25800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_MCFP_QCH", 0x25800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_RGBP_QCH", 0x25800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_YUVP_QCH", 0x25800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D2_CSIS_QCH", 0x25800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D2_MCFP_QCH", 0x25800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_BRP_QCH", 0x25800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CSTAT_QCH", 0x25800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_DLNE_QCH", 0x25800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH", 0x25800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH", 0x25800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_2X1_P0_NOCL2A_QCH", 0x25800000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_2X1_P1_NOCL2A_QCH", 0x25800000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_8X1_P0_NOCL2A_QCH", 0x25800000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH", 0x25800000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH", 0x25800000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH", 0x25800000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_DLNE_QCH", 0x25800000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH", 0x25800000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH", 0x25800000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH", 0x25800000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH", 0x25800000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_NOCL2A_QCH", 0x25800000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_NOCL2A_QCH", 0x25800000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_NOCL2A_QCH", 0x25800000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH", 0x25800000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH", 0x25800000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_S0_NOCL2A_QCH", 0x25800000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_S1_NOCL2A_QCH", 0x25800000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_BRP_QCH", 0x25800000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_CSIS_QCH", 0x25800000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_CSTAT_QCH", 0x25800000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_DLFE_QCH", 0x25800000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_DLNE_QCH", 0x25800000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_MCFP_QCH", 0x25800000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_MCSC_QCH", 0x25800000, 0x3138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_RGBP_QCH", 0x25800000, 0x3140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_YUVP_QCH", 0x25800000, 0x3148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_NOCL2A_QCH", 0x25800000, 0x3150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_NOCL2A_QCH", 0x25800000, 0x3154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_P_NOCL2A_QCH", 0x25800000, 0x3158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "NOCL2A_CONTROLLER_OPTION0_CMU_CTRL", 0x25800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_MI_D0_MCFP_QCH", 0x25800000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_MI_D3_MCFP_QCH", 0x25800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_MI_D4_MCFP_QCH", 0x25800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH", 0x25800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_G_NOCL2A_NOCL0_QCH", 0x25800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D0_CSIS_QCH", 0x25800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D0_RGBP_QCH", 0x25800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D0_YUVP_QCH", 0x25800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D1_CSIS_QCH", 0x25800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D1_MCFP_QCH", 0x25800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D1_RGBP_QCH", 0x25800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D1_YUVP_QCH", 0x25800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D2_CSIS_QCH", 0x25800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D2_MCFP_QCH", 0x25800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D_BRP_QCH", 0x25800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D_CSTAT_QCH", 0x25800000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_D_DLNE_QCH", 0x25800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH", 0x25800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH", 0x25800000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_2X1_P0_NOCL2A_QCH", 0x25800000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_2X1_P1_NOCL2A_QCH", 0x25800000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_8X1_P0_NOCL2A_QCH", 0x25800000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_G_PPMU_BRP_QCH", 0x25800000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_G_PPMU_CSIS_QCH", 0x25800000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_G_PPMU_CSTAT_QCH", 0x25800000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_G_PPMU_DLNE_QCH", 0x25800000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_G_PPMU_MCFP_QCH", 0x25800000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_G_PPMU_RGBP_QCH", 0x25800000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_G_PPMU_YUVP_QCH", 0x25800000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH", 0x25800000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_NOCL2A_QCH", 0x25800000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_NOCL2A_QCH", 0x25800000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_NOCL2A_QCH", 0x25800000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH", 0x25800000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH", 0x25800000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_S0_NOCL2A_QCH", 0x25800000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_S1_NOCL2A_QCH", 0x25800000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_BRP_QCH", 0x25800000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_CSIS_QCH", 0x25800000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_CSTAT_QCH", 0x25800000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_DLFE_QCH", 0x25800000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_DLNE_QCH", 0x25800000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_MCFP_QCH", 0x25800000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_MCSC_QCH", 0x25800000, 0x7138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_RGBP_QCH", 0x25800000, 0x7140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_YUVP_QCH", 0x25800000, 0x7148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_NOCL2A_QCH", 0x25800000, 0x7150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_TREX_D_NOCL2A_QCH", 0x25800000, 0x7154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_TREX_P_NOCL2A_QCH", 0x25800000, 0x7158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x25820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_1", 0x25820000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_2", 0x25820000, 0x0110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl2a_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "NOCL2A_STATUS", 0x12860000, 0x1a44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl2a_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL2A_CONTROLLER_OPTION0_CMU_CTRL", 0x25800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL2A_CONFIGURATION", 0x12860000, 0x1a40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NOCL2A_STATUS", 0x12860000, 0x1a44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_cmu_init[] = {
};

struct pmucal_seq aoccsis_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIPI_DCPHY_M0S4S4S4S4S2_CONFIGURATION", 0x12860000, 0x0604, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONFIGURATION", 0x12860000, 0x1c80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_STATUS", 0x12860000, 0x1c84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_save[] = {
};

struct pmucal_seq aoccsis_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "AOCCSIS_STATUS", 0x12860000, 0x1c84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONFIGURATION", 0x12860000, 0x1c80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_STATUS", 0x12860000, 0x1c84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIPI_DCPHY_M0S4S4S4S4S2_CONFIGURATION", 0x12860000, 0x0604, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_CSTAT_NOCP", 0x1a800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER", 0x1a800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONTROLLER_OPTION0_CMU_CTRL", 0x1a800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1a820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN1", 0x1a820000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONFIGURATION", 0x12860000, 0x1cc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSTAT_STATUS", 0x12860000, 0x1cc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_CSTAT_NOCP", 0x1a800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER", 0x1a800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_QCH", 0x1a800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_QCH", 0x1a800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_QCH", 0x1a800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_QCH", 0x1a800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CSTAT_QCH", 0x1a800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_CSTAT_QCH", 0x1a800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_CSTAT_QCH_VOTF_R0", 0x1a800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_CSTAT_QCH_VOTF_W0", 0x1a800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_CSTAT_QCH_VOTF_W1", 0x1a800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH", 0x1a800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_CSTAT_QCH_S0", 0x1a800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_CSTAT_QCH_S0", 0x1a800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_CSTAT0_QCH", 0x1a800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_CSTAT1_QCH", 0x1a800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CSTAT_QCH", 0x1a800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CSTAT_QCH", 0x1a800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_CSTAT_QCH", 0x1a800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_CSTAT_QCH", 0x1a800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CSTAT_QCH", 0x1a800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CSTAT_CONTROLLER_OPTION0_CMU_CTRL", 0x1a800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_CSIS_CSTAT_QCH", 0x1a800000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_CSIS_CSTAT_QCH", 0x1a800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_CSIS_CSTAT_QCH", 0x1a800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_CSIS_CSTAT_QCH", 0x1a800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D_CSTAT_QCH", 0x1a800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_CSTAT_QCH", 0x1a800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_CSTAT_QCH_VOTF_R0", 0x1a800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_CSTAT_QCH_VOTF_W0", 0x1a800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_CSTAT_QCH_VOTF_W1", 0x1a800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_CSTAT_QCH", 0x1a800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_CSTAT_QCH_S0", 0x1a800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_CSTAT_QCH_S0", 0x1a800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_CSTAT0_QCH", 0x1a800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_CSTAT1_QCH", 0x1a800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_CSTAT_QCH", 0x1a800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_CSTAT_QCH", 0x1a800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_CSTAT_QCH", 0x1a800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_CSTAT_QCH", 0x1a800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_CSTAT_QCH", 0x1a800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1a820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN1", 0x1a820000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CSTAT_STATUS", 0x12860000, 0x1cc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONTROLLER_OPTION0_CMU_CTRL", 0x1a800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONFIGURATION", 0x12860000, 0x1cc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSTAT_STATUS", 0x12860000, 0x1cc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER", 0x1a100000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER", 0x1a100000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER", 0x1a100000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x1a100000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1a120000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_1", 0x1a120000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKAOCCISIS_DCPHY", 0x1a000000, 0x1800, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AOCCSIS_NOCP", 0x1a000000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER", 0x1a000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x1a000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x1a000000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x1a000000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x1a000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1a020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x12860000, 0x1d00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATUS", 0x12860000, 0x1d04, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER", 0x1a100000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER", 0x1a100000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER", 0x1a100000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_CSIS_TOP", 0x1a100000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_DMA", 0x1a100000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_PDP", 0x1a100000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_PDP_VOTF", 0x1a100000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_VOTF0", 0x1a100000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_VOTF1", 0x1a100000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_QCH", 0x1a100000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_QCH", 0x1a100000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_QCH", 0x1a100000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_QCH", 0x1a100000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_CSIS_QCH", 0x1a100000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_CSIS_QCH", 0x1a100000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_CSIS_QCH", 0x1a100000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_CSIS_QCH", 0x1a100000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH", 0x1a100000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_CSIS_QCH_S0", 0x1a100000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0", 0x1a100000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0", 0x1a100000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0", 0x1a100000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D0_QCH", 0x1a100000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D1_QCH", 0x1a100000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CSIS_QCH", 0x1a100000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CSIS_QCH", 0x1a100000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH", 0x1a100000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH", 0x1a100000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_CSIS_QCH", 0x1a100000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_CSIS_QCH", 0x1a100000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_CSIS_QCH", 0x1a100000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA0_QCH", 0x1a100000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA1_QCH", 0x1a100000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA2_QCH", 0x1a100000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA3_QCH", 0x1a100000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA4_QCH", 0x1a100000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_PDP_D0_QCH", 0x1a100000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_PDP_D1_QCH", 0x1a100000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_PDP_D2_QCH", 0x1a100000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_CSIS_QCH", 0x1a100000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CSIS_QCH", 0x1a100000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH", 0x1a100000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_OIS_MCU_TOP_QCH", 0x1a100000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH", 0x1a100000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH", 0x1a100000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x1a100000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_CSIS_TOP", 0x1a100000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_DMA", 0x1a100000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_PDP", 0x1a100000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_PDP_VOTF", 0x1a100000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_VOTF0", 0x1a100000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_VOTF1", 0x1a100000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_CSIS_CSTAT_QCH", 0x1a100000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_CSIS_CSTAT_QCH", 0x1a100000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_CSIS_CSTAT_QCH", 0x1a100000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_CSIS_CSTAT_QCH", 0x1a100000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_CSIS_QCH", 0x1a100000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_CSIS_QCH", 0x1a100000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D2_CSIS_QCH", 0x1a100000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_CSIS_QCH", 0x1a100000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_QCH", 0x1a100000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_CSIS_QCH_S0", 0x1a100000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_CSIS_QCH_S0", 0x1a100000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_CSIS_QCH_S0", 0x1a100000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_CSIS_QCH_S0", 0x1a100000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D0_QCH", 0x1a100000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D1_QCH", 0x1a100000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_CSIS_QCH", 0x1a100000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_CSIS_QCH", 0x1a100000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_QCH", 0x1a100000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_QCH", 0x1a100000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_CSIS_QCH", 0x1a100000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_CSIS_QCH", 0x1a100000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_CSIS_QCH", 0x1a100000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA0_QCH", 0x1a100000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA1_QCH", 0x1a100000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA2_QCH", 0x1a100000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA3_QCH", 0x1a100000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA4_QCH", 0x1a100000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_PDP_D0_QCH", 0x1a100000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_PDP_D1_QCH", 0x1a100000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_PDP_D2_QCH", 0x1a100000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_CSIS_QCH", 0x1a100000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_CSIS_QCH", 0x1a100000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_QCH", 0x1a100000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_OIS_MCU_TOP_QCH", 0x1a100000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH", 0x1a100000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_QCH", 0x1a100000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1a120000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_1", 0x1a120000, 0x0400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKAOCCISIS_DCPHY", 0x1a000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1c84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AOCCSIS_NOCP", 0x1a000000, 0x1804, 0xffffffff, 0, 0x12860000, 0x1c84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER", 0x1a000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x1a000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x1a000000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x1a000000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD", 0x1a000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH", 0x1a000000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_AOCCSIS_QCH", 0x1a000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_AOCCSIS_QCH", 0x1a000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH", 0x1a000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0", 0x1a000000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1", 0x1a000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2", 0x1a000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3", 0x1a000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4", 0x1a000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5", 0x1a000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6", 0x1a000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH", 0x1a000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_AOCCSIS_QCH", 0x1a000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x1a000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_UFD", 0x1a000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_QCH", 0x1a000000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_AOCCSIS_QCH", 0x1a000000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_AOCCSIS_QCH", 0x1a000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_QCH", 0x1a000000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS0", 0x1a000000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS1", 0x1a000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS2", 0x1a000000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS3", 0x1a000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS4", 0x1a000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS5", 0x1a000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS6", 0x1a000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_QCH", 0x1a000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_AOCCSIS_QCH", 0x1a000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1a020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CSIS_STATUS", 0x12860000, 0x1d04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x1a100000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x1a000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x12860000, 0x1d00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATUS", 0x12860000, 0x1d04, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUB_NOCP", 0x19000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM", 0x19000000, 0x1804, (0x1f << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER", 0x19000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONTROLLER_OPTION0_CMU_CTRL", 0x19000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x19020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONFIGURATION", 0x12860000, 0x1d40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_STATUS", 0x12860000, 0x1d44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUB_NOCP", 0x19000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1d44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM", 0x19000000, 0x1804, 0xffffffff, 0, 0x12860000, 0x1d44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER", 0x19000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_DECON", 0x19000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DPUB_QCH", 0x19000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUB_QCH", 0x19000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUB_QCH", 0x19000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DPUB_QCH", 0x19000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUB_QCH", 0x19000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM0", 0x19000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM1", 0x19000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM2", 0x19000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM0", 0x19000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM1", 0x19000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM2", 0x19000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUB_CONTROLLER_OPTION0_CMU_CTRL", 0x19000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_DECON", 0x19000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DPUB_QCH", 0x19000000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DPUB_QCH", 0x19000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DPUB_QCH", 0x19000000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DPUB_QCH", 0x19000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DPUB_QCH", 0x19000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_ALV_DSIM0", 0x19000000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_ALV_DSIM1", 0x19000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_ALV_DSIM2", 0x19000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_OSC_DSIM0", 0x19000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_OSC_DSIM1", 0x19000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_OSC_DSIM2", 0x19000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x19020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUB_STATUS", 0x12860000, 0x1d44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONTROLLER_OPTION0_CMU_CTRL", 0x19000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONFIGURATION", 0x12860000, 0x1d40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_STATUS", 0x12860000, 0x1d44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUF0_NOCP", 0x19800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER", 0x19800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONTROLLER_OPTION0_CMU_CTRL", 0x19800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x19820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONFIGURATION", 0x12860000, 0x1d80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_STATUS", 0x12860000, 0x1d84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUF0_NOCP", 0x19800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1d84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER", 0x19800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_DPUF", 0x19800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_SRAMC", 0x19800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_VOTF", 0x19800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH", 0x19800000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH", 0x19800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_DPUF0_QCH", 0x19800000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_DPUF0_QCH", 0x19800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_DPUF0_QCH", 0x19800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH", 0x19800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_DPUF_QCH_S0", 0x19800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0", 0x19800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0", 0x19800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0", 0x19800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0", 0x19800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DPUF0_QCH", 0x19800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUF0_QCH", 0x19800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUF0_QCH", 0x19800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_DPUF0_QCH", 0x19800000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_DPUF1_QCH", 0x19800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_DPUF0_QCH", 0x19800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_DPUF1_QCH", 0x19800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DPUF0_QCH", 0x19800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH", 0x19800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUF0_QCH", 0x19800000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUF0_CONTROLLER_OPTION0_CMU_CTRL", 0x19800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF0_QCH_DPUF", 0x19800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF0_QCH_SRAMC", 0x19800000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF0_QCH_VOTF", 0x19800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH", 0x19800000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH", 0x19800000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_DPUF0_QCH", 0x19800000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_DPUF0_QCH", 0x19800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_DPUF0_QCH", 0x19800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_QCH", 0x19800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_DPUF_QCH_S0", 0x19800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_DPUF_QCH_S0", 0x19800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_DPUF_QCH_S0", 0x19800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_DPUF_QCH_S0", 0x19800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU3_DPUF_QCH_S0", 0x19800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DPUF0_QCH", 0x19800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DPUF0_QCH", 0x19800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DPUF0_QCH", 0x19800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_DPUF0_QCH", 0x19800000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_DPUF1_QCH", 0x19800000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_DPUF0_QCH", 0x19800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_DPUF1_QCH", 0x19800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DPUF0_QCH", 0x19800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH", 0x19800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DPUF0_QCH", 0x19800000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x19820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUF0_STATUS", 0x12860000, 0x1d84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONTROLLER_OPTION0_CMU_CTRL", 0x19800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONFIGURATION", 0x12860000, 0x1d80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_STATUS", 0x12860000, 0x1d84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUF1_NOCP", 0x19a00000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER", 0x19a00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONTROLLER_OPTION0_CMU_CTRL", 0x19a00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x19a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONFIGURATION", 0x12860000, 0x26c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_STATUS", 0x12860000, 0x26c4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUF1_NOCP", 0x19a00000, 0x1800, 0xffffffff, 0, 0x12860000, 0x26c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER", 0x19a00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_DPUF", 0x19a00000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_SRAMC", 0x19a00000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_VOTF", 0x19a00000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH", 0x19a00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH", 0x19a00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DPUF1_QCH", 0x19a00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUF1_QCH", 0x19a00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUF1_QCH", 0x19a00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH", 0x19a00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUF1_QCH", 0x19a00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUF1_CONTROLLER_OPTION0_CMU_CTRL", 0x19a00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF1_QCH_DPUF", 0x19a00000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF1_QCH_SRAMC", 0x19a00000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF1_QCH_VOTF", 0x19a00000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH", 0x19a00000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH", 0x19a00000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DPUF1_QCH", 0x19a00000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DPUF1_QCH", 0x19a00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DPUF1_QCH", 0x19a00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH", 0x19a00000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DPUF1_QCH", 0x19a00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x19a20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUF1_STATUS", 0x12860000, 0x26c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONTROLLER_OPTION0_CMU_CTRL", 0x19a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONFIGURATION", 0x12860000, 0x26c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_STATUS", 0x12860000, 0x26c4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_G3DCORE_ADD_CH_CLK", 0x22030000, 0x1800, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x12 << 0), 0x220d0000, 0x0004, (0x3 << 7), (0x0 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x8a << 0), 0x220d0000, 0x0004, (0x3 << 7), (0x1 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x220d0000, 0x0008, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x12860000, 0x1e44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3DCORE_HCHGEN_CLKMUX_CORE", 0x22030000, 0x0844, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_save[] = {
};

struct pmucal_seq g3dcore_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3DCORE_STATUS", 0x12860000, 0x1e44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x220d0000, 0x0008, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x12860000, 0x1e44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STRONG_CONTROLLER_OPTION0_CMU_CTRL", 0x16860000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STRONG_CONFIGURATION", 0x12860000, 0x1e80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STRONG_STATUS", 0x12860000, 0x1e84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_STRONG_QCH", 0x16860000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_STRONG_OSCCLK_QCH", 0x16860000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH", 0x16860000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STRONG_CONTROLLER_OPTION0_CMU_CTRL", 0x16860000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "STRONG_STATUS", 0x12860000, 0x1e84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DBG_NFO_STRONG_PCH", 0x16860000, 0x700c, (0xffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STRONG_CONFIGURATION", 0x12860000, 0x1e80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STRONG_STATUS", 0x12860000, 0x1e84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21500000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21500000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21500000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21500000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21500000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21500000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA", 0x21500000, 0x0840, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU_XMAA", 0x21500000, 0x0834, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21520000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21520000, 0x0404, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21520000, 0x0408, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21520000, 0x040c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21520000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU0_OUT", 0x12860000, 0x1ee0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_CONFIGURATION", 0x21540000, 0x0008, (0xffffffff << 0), (0x3cffff84 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_CONFIGURATION", 0x21540000, 0x000c, (0xffffffff << 0), (0x507fcfff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x21540000, 0x0130, (0xff << 8), (0x0 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_2", 0x21540000, 0x0108, (0xff << 8), (0x97 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x21540000, 0x0278, (0xff << 8), (0xff << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x21540000, 0x0200, (0xff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x21540000, 0x0204, (0xff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x21540000, 0x0208, (0xff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x21540000, 0x020c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONFIGURATION", 0x12860000, 0x1ec0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_STATUS", 0x12860000, 0x1ec4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU0_OUT", 0x12860000, 0x1ee0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21500000, 0x1804, 0xffffffff, 0, 0x12860000, 0x1ec4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21500000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21500000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21500000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21500000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21500000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21500000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21500000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21500000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21500000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21500000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH", 0x21500000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH", 0x21500000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21500000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21500000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21500000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21500000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21500000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21500000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21500000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21500000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH", 0x21500000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH", 0x21500000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21500000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21500000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21500000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21500000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21500000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21500000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21500000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21500000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH", 0x21500000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH", 0x21500000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21500000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21500000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21500000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21500000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21500000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21500000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21500000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21500000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH", 0x21500000, 0x3134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH", 0x21500000, 0x313c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21500000, 0x3144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21500000, 0x314c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21500000, 0x3154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21500000, 0x315c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_GNPU_QCH", 0x21500000, 0x3160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x21500000, 0x3164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_GNPU_QCH", 0x21500000, 0x3168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x21500000, 0x316c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_GNPU_QCH", 0x21500000, 0x3170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21500000, 0x3174, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21500000, 0x3178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21500000, 0x317c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x21500000, 0x3184, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x21500000, 0x3188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x21500000, 0x318c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21500000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21500000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21500000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA", 0x21500000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_XMAA", 0x21500000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21500000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21500000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21500000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21500000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21500000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21500000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21500000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21500000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH", 0x21500000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH", 0x21500000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21500000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21500000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21500000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21500000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21500000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21500000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21500000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21500000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH", 0x21500000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH", 0x21500000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21500000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21500000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21500000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21500000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21500000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21500000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21500000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21500000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH", 0x21500000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH", 0x21500000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21500000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21500000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21500000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21500000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21500000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21500000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21500000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21500000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH", 0x21500000, 0x7134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH", 0x21500000, 0x713c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21500000, 0x7144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21500000, 0x714c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21500000, 0x7154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21500000, 0x715c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_GNPU_QCH", 0x21500000, 0x7160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_GNPU_QCH", 0x21500000, 0x7164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_GNPU_QCH", 0x21500000, 0x7168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_PCLK", 0x21500000, 0x716c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PMU_GNPU_QCH", 0x21500000, 0x7170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21500000, 0x7174, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21500000, 0x7178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21500000, 0x717c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_GNPU_QCH", 0x21500000, 0x7184, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_CLK", 0x21500000, 0x7188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUCORE_QCH_CORE", 0x21500000, 0x718c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21520000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21520000, 0x0400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21520000, 0x0404, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21520000, 0x0408, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21520000, 0x040c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21520000, 0x0410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_CONFIGURATION", 0x21540000, 0x0008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_CONFIGURATION", 0x21540000, 0x000c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_12", 0x21540000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_2", 0x21540000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SYSTEM_CTRL", 0x21540000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_30", 0x21540000, 0x0278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_0", 0x21540000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_1", 0x21540000, 0x0204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_2", 0x21540000, 0x0208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_3", 0x21540000, 0x020c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "GNPU0_STATUS", 0x12860000, 0x1ec4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21500000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x21540000, 0x0000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "GNPU0_OUT", 0x12860000, 0x1ee0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONFIGURATION", 0x12860000, 0x1ec0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_STATUS", 0x12860000, 0x1ec4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21600000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21600000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21600000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21600000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21600000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA", 0x21600000, 0x0840, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU_XMAA", 0x21600000, 0x0834, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21620000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21620000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21620000, 0x0404, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21620000, 0x0408, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21620000, 0x040c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21620000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU1_OUT", 0x12860000, 0x1f20, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_CONFIGURATION", 0x21640000, 0x0008, (0xffffffff << 0), (0x3cffff84 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_CONFIGURATION", 0x21640000, 0x000c, (0xffffffff << 0), (0x507fcfff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x21640000, 0x0130, (0xff << 8), (0x0 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_2", 0x21640000, 0x0108, (0xff << 8), (0x97 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x21640000, 0x0278, (0xff << 8), (0xff << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x21640000, 0x0200, (0xff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x21640000, 0x0204, (0xff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x21640000, 0x0208, (0xff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x21640000, 0x020c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU1_CONFIGURATION", 0x12860000, 0x1f00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU1_STATUS", 0x12860000, 0x1f04, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU1_OUT", 0x12860000, 0x1f20, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21600000, 0x1804, 0xffffffff, 0, 0x12860000, 0x1f04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21600000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21600000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH", 0x21600000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH", 0x21600000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH", 0x21600000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH", 0x21600000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH", 0x21600000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH", 0x21600000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH", 0x21600000, 0x3134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH", 0x21600000, 0x313c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21600000, 0x3144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21600000, 0x314c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21600000, 0x3154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21600000, 0x315c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_GNPU_QCH", 0x21600000, 0x3160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x21600000, 0x3164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_GNPU_QCH", 0x21600000, 0x3168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x21600000, 0x316c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_GNPU_QCH", 0x21600000, 0x3170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21600000, 0x3174, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21600000, 0x3178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21600000, 0x317c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x21600000, 0x3184, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x21600000, 0x3188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x21600000, 0x318c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21600000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21600000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA", 0x21600000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_XMAA", 0x21600000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH", 0x21600000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH", 0x21600000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH", 0x21600000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH", 0x21600000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH", 0x21600000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH", 0x21600000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH", 0x21600000, 0x7134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH", 0x21600000, 0x713c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21600000, 0x7144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21600000, 0x714c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21600000, 0x7154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21600000, 0x715c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_GNPU_QCH", 0x21600000, 0x7160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_GNPU_QCH", 0x21600000, 0x7164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_GNPU_QCH", 0x21600000, 0x7168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_PCLK", 0x21600000, 0x716c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PMU_GNPU_QCH", 0x21600000, 0x7170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21600000, 0x7174, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21600000, 0x7178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21600000, 0x717c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_GNPU_QCH", 0x21600000, 0x7184, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_CLK", 0x21600000, 0x7188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUCORE_QCH_CORE", 0x21600000, 0x718c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21620000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21620000, 0x0400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21620000, 0x0404, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21620000, 0x0408, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21620000, 0x040c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21620000, 0x0410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_CONFIGURATION", 0x21640000, 0x0008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_CONFIGURATION", 0x21640000, 0x000c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_12", 0x21640000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_2", 0x21640000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SYSTEM_CTRL", 0x21640000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_30", 0x21640000, 0x0278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_0", 0x21640000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_1", 0x21640000, 0x0204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_2", 0x21640000, 0x0208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_3", 0x21640000, 0x020c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "GNPU1_STATUS", 0x12860000, 0x1f04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x21640000, 0x0000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "GNPU1_OUT", 0x12860000, 0x1f20, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU1_CONFIGURATION", 0x12860000, 0x1f00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU1_STATUS", 0x12860000, 0x1f04, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_HSI0_NOC", 0x17800000, 0x1000, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_HSI0_RTCCLK", 0x17800000, 0x1004, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_HSI0_USB32DRD", 0x17800000, 0x1008, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_HSI0_EUSB", 0x17800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER", 0x17800000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER", 0x17800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER", 0x17800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER", 0x17800000, 0x0640, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONTROLLER_OPTION0_CMU_CTRL", 0x17800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONFIGURATION", 0x12860000, 0x2000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI0_STATUS", 0x12860000, 0x2004, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_HSI0_EUSB", 0x17800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2004, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAUD_HSI0_NOC", 0x17800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER", 0x17800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER", 0x17800000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER", 0x17800000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER", 0x17800000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_GTC_CLK", 0x17800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_OSC_CLK", 0x17800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_PCLK", 0x17800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_EUSBPHY", 0x17800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_HSI0_QCH", 0x17800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_HSI0_QCH", 0x17800000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_HSI0_QCH", 0x17800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_HSI0_BUS1_QCH", 0x17800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_HSI0_QCH", 0x17800000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_PMMU0_HSI0_QCH", 0x17800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_ACEL_SI_D_HSI0_QCH", 0x17800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH", 0x17800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_HSI0_QCH", 0x17800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_HSI0_QCH", 0x17800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_HSI0_QCH", 0x17800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_CTRL", 0x17800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_EUSBCTL", 0x17800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_LINK", 0x17800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_SUBCTRL", 0x17800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_TCA", 0x17800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_HSI0_QCH", 0x17800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_USB32DRD_QCH_S_SUSPEND", 0x17800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_USB32DRD_QCH_S_REF", 0x17800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HSI0_CONTROLLER_OPTION0_CMU_CTRL", 0x17800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DP_LINK_QCH_GTC_CLK", 0x17800000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DP_LINK_QCH_OSC_CLK", 0x17800000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DP_LINK_QCH_PCLK", 0x17800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_EUSBPHY", 0x17800000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_HSI0_QCH", 0x17800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_HSI0_QCH", 0x17800000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_HSI0_QCH", 0x17800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_HSI0_BUS1_QCH", 0x17800000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_HSI0_QCH", 0x17800000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_PMMU0_HSI0_QCH", 0x17800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_ACEL_SI_D_HSI0_QCH", 0x17800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_QCH", 0x17800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_HSI0_QCH", 0x17800000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_HSI0_QCH", 0x17800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_HSI0_QCH", 0x17800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_CTRL", 0x17800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_EUSBCTL", 0x17800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_LINK", 0x17800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_SUBCTRL", 0x17800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_TCA", 0x17800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_HSI0_QCH", 0x17800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_SUSPEND", 0x17800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_REF", 0x17800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "HSI0_STATUS", 0x12860000, 0x2004, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONTROLLER_OPTION0_CMU_CTRL", 0x17800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONFIGURATION", 0x12860000, 0x2000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI0_STATUS", 0x12860000, 0x2004, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER", 0x18000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER", 0x18000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONTROLLER_OPTION0_CMU_CTRL", 0x18000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONFIGURATION", 0x12860000, 0x2040, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI1_STATUS", 0x12860000, 0x2044, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER", 0x18000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER", 0x18000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_HSI1_QCH", 0x18000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_HSI1_QCH", 0x18000000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_HSI1_QCH", 0x18000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_HSI1_QCH", 0x18000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_HSI1_QCH", 0x18000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x18000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x18000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_HSI1_QCH", 0x18000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH", 0x18000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_HSI1_QCH", 0x18000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_HSI1_QCH_S0", 0x18000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0", 0x18000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_HSI1_QCH", 0x18000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x18000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x18000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_APB", 0x18000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_AXI", 0x18000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_DBI", 0x18000000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_0_QCH", 0x18000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_1_QCH", 0x18000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_2_QCH", 0x18000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_HSI1_QCH", 0x18000000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HSI1_CONTROLLER_OPTION0_CMU_CTRL", 0x18000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_HSI1_QCH", 0x18000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_HSI1_QCH", 0x18000000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_HSI1_QCH", 0x18000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GPIO_HSI1_QCH", 0x18000000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_HSI1_QCH", 0x18000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x18000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x18000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_HSI1_QCH", 0x18000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_QCH", 0x18000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_HSI1_QCH", 0x18000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_HSI1_QCH_S0", 0x18000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_HSI1_QCH_S0", 0x18000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_HSI1_QCH", 0x18000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x18000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x18000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_APB", 0x18000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_AXI", 0x18000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_DBI", 0x18000000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_IA__DEBUG_0_QCH", 0x18000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_IA__DEBUG_1_QCH", 0x18000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_IA__DEBUG_2_QCH", 0x18000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_HSI1_QCH", 0x18000000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "HSI1_STATUS", 0x12860000, 0x2044, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONTROLLER_OPTION0_CMU_CTRL", 0x18000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONFIGURATION", 0x12860000, 0x2040, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI1_STATUS", 0x12860000, 0x2044, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_LME_NOCP", 0x28800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_LME_NOC_USER", 0x28800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONTROLLER_OPTION0_CMU_CTRL", 0x28800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x28820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONFIGURATION", 0x12860000, 0x2080, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_STATUS", 0x12860000, 0x2084, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_LME_NOCP", 0x28800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2084, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_LME_NOC_USER", 0x28800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_M_QCH", 0x28800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_M_QCH_C2_M", 0x28800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_M_QCH_C2_S", 0x28800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_O_QCH", 0x28800000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_O_QCH_C2_M", 0x28800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_O_QCH_C2_S", 0x28800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_LME_QCH", 0x28800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_LME_QCH", 0x28800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH", 0x28800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH", 0x28800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_LME_QCH", 0x28800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LME_QCH_0", 0x28800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_LME_QCH", 0x28800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH", 0x28800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_LME_QCH_S0", 0x28800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0", 0x28800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0", 0x28800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0", 0x28800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_LME0_QCH", 0x28800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_LME1_QCH", 0x28800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_LME2_QCH", 0x28800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_LME_QCH", 0x28800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_LME_QCH", 0x28800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_LME_QCH", 0x28800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_LME_QCH", 0x28800000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_LME_QCH", 0x28800000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_LME_QCH", 0x28800000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_LME_QCH", 0x28800000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LME_CONTROLLER_OPTION0_CMU_CTRL", 0x28800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_M_QCH", 0x28800000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_M_QCH_C2_M", 0x28800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_M_QCH_C2_S", 0x28800000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_O_QCH", 0x28800000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_O_QCH_C2_M", 0x28800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_O_QCH_C2_S", 0x28800000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_LME_QCH", 0x28800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_LME_QCH", 0x28800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_LME_MFC_QCH", 0x28800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_LME_MFC_QCH", 0x28800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D2_LME_QCH", 0x28800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LME_QCH_0", 0x28800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_LME_QCH", 0x28800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_LME_QCH", 0x28800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_LME_QCH_S0", 0x28800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_LME_QCH_S0", 0x28800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_LME_QCH_S0", 0x28800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_LME_QCH_S0", 0x28800000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_LME0_QCH", 0x28800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_LME1_QCH", 0x28800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_LME2_QCH", 0x28800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_LME_QCH", 0x28800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_LME_QCH", 0x28800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_LME_QCH", 0x28800000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_LME_QCH", 0x28800000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_LME_QCH", 0x28800000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_LME_QCH", 0x28800000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_LME_QCH", 0x28800000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x28820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "LME_STATUS", 0x12860000, 0x2084, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONTROLLER_OPTION0_CMU_CTRL", 0x28800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONFIGURATION", 0x12860000, 0x2080, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_STATUS", 0x12860000, 0x2084, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_M2M_NOCP", 0x27800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x27800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x27800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER", 0x27800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x27800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x27820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONFIGURATION", 0x12860000, 0x20c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_STATUS", 0x12860000, 0x20c4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_M2M_NOCP", 0x27800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x20c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x27800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER", 0x27800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x27800000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG0_QCH", 0x27800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG1_QCH", 0x27800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH", 0x27800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH", 0x27800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FRC_MC_QCH", 0x27800000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JSQZ_QCH", 0x27800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH", 0x27800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH", 0x27800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_M2M_QCH", 0x27800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH", 0x27800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH", 0x27800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH", 0x27800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH", 0x27800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_QCH", 0x27800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_QCH_VOTF", 0x27800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH", 0x27800000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_M2M_QCH_S0", 0x27800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0", 0x27800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_M2M_QCH", 0x27800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_M2M_QCH", 0x27800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_M2M_QCH", 0x27800000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_M2M_QCH", 0x27800000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_FRC_MC_QCH", 0x27800000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JPEG0_QCH", 0x27800000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JPEG1_QCH", 0x27800000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JSQZ_QCH", 0x27800000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_M2M_QCH", 0x27800000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_VOTF_QCH", 0x27800000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_M2M_QCH", 0x27800000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_M2M_QCH", 0x27800000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x27800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_JPEG0_QCH", 0x27800000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_JPEG1_QCH", 0x27800000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_QCH", 0x27800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_QCH", 0x27800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_FRC_MC_QCH", 0x27800000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_JSQZ_QCH", 0x27800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_QCH", 0x27800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_QCH", 0x27800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_M2M_QCH", 0x27800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_QCH", 0x27800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_QCH", 0x27800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_QCH", 0x27800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_QCH", 0x27800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_M2M_QCH", 0x27800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_M2M_QCH_VOTF", 0x27800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_M2M_QCH", 0x27800000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_M2M_QCH_S0", 0x27800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_M2M_QCH_S0", 0x27800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_M2M_QCH", 0x27800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_M2M_QCH", 0x27800000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_M2M_QCH", 0x27800000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_M2M_QCH", 0x27800000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_FRC_MC_QCH", 0x27800000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_JPEG0_QCH", 0x27800000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_JPEG1_QCH", 0x27800000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_JSQZ_QCH", 0x27800000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_M2M_QCH", 0x27800000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_VOTF_QCH", 0x27800000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_M2M_QCH", 0x27800000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_M2M_QCH", 0x27800000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x27820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "M2M_STATUS", 0x12860000, 0x20c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x27800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONFIGURATION", 0x12860000, 0x20c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_STATUS", 0x12860000, 0x20c4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MCSC_NOCP", 0x1c800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER", 0x1c800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MCSC_SHRP_USER", 0x1c800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONTROLLER_OPTION0_CMU_CTRL", 0x1c800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1c820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONFIGURATION", 0x12860000, 0x2140, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_STATUS", 0x12860000, 0x2144, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MCSC_NOCP", 0x1c800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2144, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER", 0x1c800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MCSC_SHRP_USER", 0x1c800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_IOTF_MCSC_QCH", 0x1c800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_QCH", 0x1c800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_QCH", 0x1c800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_QCH", 0x1c800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_QCH", 0x1c800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_QCH", 0x1c800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_QCH", 0x1c800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_QCH", 0x1c800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_QCH", 0x1c800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH", 0x1c800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH_C2R", 0x1c800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH_C2W", 0x1c800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MCSC_QCH", 0x1c800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MCSC_QCH", 0x1c800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MCSC_QCH", 0x1c800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MCSC_QCH", 0x1c800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MCSC_QCH", 0x1c800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH", 0x1c800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_IOTF_MCSC_QCH", 0x1c800000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_MCSC_YUVP_QCH", 0x1c800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SHRP_QCH", 0x1c800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_SHRP_QCH", 0x1c800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MCSC_CONTROLLER_OPTION0_CMU_CTRL", 0x1c800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_IOTF_MCSC_QCH", 0x1c800000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD0_MCSC_MCFP_QCH", 0x1c800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD1_MCSC_MCFP_QCH", 0x1c800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD2_MCSC_MCFP_QCH", 0x1c800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD3_MCSC_MCFP_QCH", 0x1c800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD4_MCSC_MCFP_QCH", 0x1c800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD5_MCSC_MCFP_QCH", 0x1c800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD6_MCSC_MCFP_QCH", 0x1c800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD7_MCSC_MCFP_QCH", 0x1c800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MCSC_QCH", 0x1c800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MCSC_QCH_C2R", 0x1c800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MCSC_QCH_C2W", 0x1c800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MCSC_QCH", 0x1c800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MCSC_QCH", 0x1c800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MCSC_QCH", 0x1c800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MCSC_QCH", 0x1c800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MCSC_QCH", 0x1c800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_QCH", 0x1c800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_IOTF_MCSC_QCH", 0x1c800000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_MCSC_YUVP_QCH", 0x1c800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SHRP_QCH", 0x1c800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_SHRP_QCH", 0x1c800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1c820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MCSC_STATUS", 0x12860000, 0x2144, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONTROLLER_OPTION0_CMU_CTRL", 0x1c800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONFIGURATION", 0x12860000, 0x2140, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_STATUS", 0x12860000, 0x2144, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MCFP_NOCP", 0x1f800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER", 0x1f800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CONTROLLER_OPTION0_CMU_CTRL", 0x1f800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1f820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN1", 0x1f820000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CONFIGURATION", 0x12860000, 0x2700, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCFP_STATUS", 0x12860000, 0x2704, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MCFP_NOCP", 0x1f800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2704, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER", 0x1f800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_MCFP_QCH", 0x1f800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D3_MCFP_QCH", 0x1f800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D4_MCFP_QCH", 0x1f800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_DLFE_MCFP_QCH", 0x1f800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_DLNE_MCFP_QCH", 0x1f800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_RGBP_MCFP_QCH", 0x1f800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_YUVP_MCFP_QCH", 0x1f800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_QCH", 0x1f800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_QCH", 0x1f800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_MCFP_YUVP_QCH", 0x1f800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_QCH", 0x1f800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_QCH", 0x1f800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_QCH", 0x1f800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_QCH", 0x1f800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_QCH", 0x1f800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_QCH", 0x1f800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_QCH", 0x1f800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_QCH", 0x1f800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DLFE_MCFP_QCH", 0x1f800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MCFP_QCH", 0x1f800000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_MCFP_QCH", 0x1f800000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCFP_QCH", 0x1f800000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MCFP_QCH", 0x1f800000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH", 0x1f800000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MCFP_QCH_S0", 0x1f800000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MCFP_QCH_S0", 0x1f800000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MCFP_QCH_S0", 0x1f800000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_MCFP_QCH_S0", 0x1f800000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU3_MCFP_QCH_S0", 0x1f800000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU4_MCFP_QCH_S0", 0x1f800000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D0_MCFP_QCH", 0x1f800000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D1_MCFP_QCH", 0x1f800000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MCFP_QCH", 0x1f800000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MCFP_QCH", 0x1f800000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MCFP_QCH", 0x1f800000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MCFP_QCH", 0x1f800000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MCFP_QCH", 0x1f800000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D3_MCFP_QCH", 0x1f800000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D4_MCFP_QCH", 0x1f800000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MCFP_QCH", 0x1f800000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MCFP_QCH", 0x1f800000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MCFP_CONTROLLER_OPTION0_CMU_CTRL", 0x1f800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_MCFP_QCH", 0x1f800000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D3_MCFP_QCH", 0x1f800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D4_MCFP_QCH", 0x1f800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_DLFE_MCFP_QCH", 0x1f800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_DLNE_MCFP_QCH", 0x1f800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_RGBP_MCFP_QCH", 0x1f800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_YUVP_MCFP_QCH", 0x1f800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_MCFP_DLFE_QCH", 0x1f800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_MCFP_DLFE_QCH", 0x1f800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_MCFP_YUVP_QCH", 0x1f800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD0_MCSC_MCFP_QCH", 0x1f800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD1_MCSC_MCFP_QCH", 0x1f800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD2_MCSC_MCFP_QCH", 0x1f800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD3_MCSC_MCFP_QCH", 0x1f800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD4_MCSC_MCFP_QCH", 0x1f800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD5_MCSC_MCFP_QCH", 0x1f800000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD6_MCSC_MCFP_QCH", 0x1f800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD7_MCSC_MCFP_QCH", 0x1f800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DLFE_MCFP_QCH", 0x1f800000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_MCFP_QCH", 0x1f800000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D2_MCFP_QCH", 0x1f800000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MCFP_QCH", 0x1f800000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_MCFP_QCH", 0x1f800000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MCFP_QCH", 0x1f800000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MCFP_QCH_S0", 0x1f800000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MCFP_QCH_S0", 0x1f800000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MCFP_QCH_S0", 0x1f800000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_MCFP_QCH_S0", 0x1f800000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU3_MCFP_QCH_S0", 0x1f800000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU4_MCFP_QCH_S0", 0x1f800000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D0_MCFP_QCH", 0x1f800000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D1_MCFP_QCH", 0x1f800000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MCFP_QCH", 0x1f800000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MCFP_QCH", 0x1f800000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MCFP_QCH", 0x1f800000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MCFP_QCH", 0x1f800000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_MCFP_QCH", 0x1f800000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D3_MCFP_QCH", 0x1f800000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D4_MCFP_QCH", 0x1f800000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MCFP_QCH", 0x1f800000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MCFP_QCH", 0x1f800000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1f820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN1", 0x1f820000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MCFP_STATUS", 0x12860000, 0x2704, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CONTROLLER_OPTION0_CMU_CTRL", 0x1f800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CONFIGURATION", 0x12860000, 0x2700, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCFP_STATUS", 0x12860000, 0x2704, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MFC_NOCP", 0x1e000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFC_MFC_USER", 0x1e000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFC_WFD_USER", 0x1e000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x1e000000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1e020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x12860000, 0x2180, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x12860000, 0x2184, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MFC_NOCP", 0x1e000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2184, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_MFC_USER", 0x1e000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_WFD_USER", 0x1e000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH", 0x1e000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH", 0x1e000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH", 0x1e000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH", 0x1e000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH", 0x1e000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH", 0x1e000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH", 0x1e000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH", 0x1e000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH", 0x1e000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH", 0x1e000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_SI_IT_MFC_QCH", 0x1e000000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_MFC_QCH", 0x1e000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_MFC_QCH", 0x1e000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MFC_QCH", 0x1e000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x1e000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH_VOTF", 0x1e000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH", 0x1e000000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MFC_QCH", 0x1e000000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH", 0x1e000000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MFC_QCH_S0", 0x1e000000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0", 0x1e000000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0", 0x1e000000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MFC_QCH", 0x1e000000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_MI_IT_MFC_QCH", 0x1e000000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_MFC_QCH", 0x1e000000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH", 0x1e000000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH", 0x1e000000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WFD_QCH", 0x1e000000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MFC_QCH", 0x1e000000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MFC_QCH", 0x1e000000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MFC_QCH", 0x1e000000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MFC_QCH", 0x1e000000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MFC_QCH", 0x1e000000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MFC_QCH", 0x1e000000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MFC_QCH", 0x1e000000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFC_QCH", 0x1e000000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x1e000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_LME_MFC_QCH", 0x1e000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_QCH", 0x1e000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_LME_MFC_QCH", 0x1e000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_QCH", 0x1e000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_QCH", 0x1e000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_QCH", 0x1e000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_QCH", 0x1e000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_QCH", 0x1e000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_QCH", 0x1e000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_QCH", 0x1e000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ATB_SI_IT_MFC_QCH", 0x1e000000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_MFC_QCH", 0x1e000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_MFC_QCH", 0x1e000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_MFC_QCH", 0x1e000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFC_QCH", 0x1e000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFC_QCH_VOTF", 0x1e000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH", 0x1e000000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_MFC_QCH", 0x1e000000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MFC_QCH", 0x1e000000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MFC_QCH_S0", 0x1e000000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MFC_QCH_S0", 0x1e000000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MFC_QCH_S0", 0x1e000000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MFC_QCH", 0x1e000000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ATB_MI_IT_MFC_QCH", 0x1e000000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_MFC_QCH", 0x1e000000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH", 0x1e000000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH", 0x1e000000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_WFD_QCH", 0x1e000000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MFC_QCH", 0x1e000000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MFC_QCH", 0x1e000000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_MFC_QCH", 0x1e000000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MFC_QCH", 0x1e000000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MFC_QCH", 0x1e000000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_MFC_QCH", 0x1e000000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MFC_QCH", 0x1e000000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MFC_QCH", 0x1e000000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1e020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFC_STATUS", 0x12860000, 0x2184, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x1e000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x12860000, 0x2180, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x12860000, 0x2184, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MFD_NOCP", 0x1f000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFD_MFD_USER", 0x1f000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFD_FG_USER", 0x1f000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONTROLLER_OPTION0_CMU_CTRL", 0x1f000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1f020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONFIGURATION", 0x12860000, 0x21c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_STATUS", 0x12860000, 0x21c4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MFD_NOCP", 0x1f000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x21c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFD_FG_USER", 0x1f000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFD_MFD_USER", 0x1f000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_MFD_QCH", 0x1f000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFD_QCH_FG", 0x1f000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G1_PPMU_MFD_QCH", 0x1f000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_IG_PPMU_MFD_QCH", 0x1f000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_MFD_QCH_S0", 0x1f000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_PMMU0_MFD_QCH_S0", 0x1f000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH", 0x1f000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH", 0x1f000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH", 0x1f000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH", 0x1f000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH", 0x1f000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH", 0x1f000000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH", 0x1f000000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH", 0x1f000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_MFD_QCH", 0x1f000000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MFD_QCH", 0x1f000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFD_QCH", 0x1f000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1f000000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH", 0x1f000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH", 0x1f000000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH", 0x1f000000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH", 0x1f000000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH", 0x1f000000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH", 0x1f000000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH", 0x1f000000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH", 0x1f000000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1f000000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G0_PPMU_MFD_QCH", 0x1f000000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_IG_PPMU_MFD_QCH", 0x1f000000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH", 0x1f000000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MFD_QCH_S0", 0x1f000000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0", 0x1f000000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0", 0x1f000000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MFD_QCH", 0x1f000000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MFD_QCH", 0x1f000000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MFD_QCH", 0x1f000000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MFD_QCH", 0x1f000000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MFD_QCH", 0x1f000000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MFD_QCH", 0x1f000000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MFD_QCH", 0x1f000000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D3_MFD_QCH", 0x1f000000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MFD_QCH", 0x1f000000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFD_QCH", 0x1f000000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFD_CONTROLLER_OPTION0_CMU_CTRL", 0x1f000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D2_MFD_QCH", 0x1f000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFD_QCH_FG", 0x1f000000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G1_PPMU_MFD_QCH", 0x1f000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_IG_PPMU_MFD_QCH", 0x1f000000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_MFD_QCH_S0", 0x1f000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_PMMU0_MFD_QCH_S0", 0x1f000000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_QCH", 0x1f000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_QCH", 0x1f000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_QCH", 0x1f000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_QCH", 0x1f000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_QCH", 0x1f000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_QCH", 0x1f000000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_QCH", 0x1f000000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_QCH", 0x1f000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_MFD_QCH", 0x1f000000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_MFD_QCH", 0x1f000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFD_QCH", 0x1f000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1f000000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH", 0x1f000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH", 0x1f000000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH", 0x1f000000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH", 0x1f000000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH", 0x1f000000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH", 0x1f000000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH", 0x1f000000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH", 0x1f000000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1f000000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G0_PPMU_MFD_QCH", 0x1f000000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_IG_PPMU_MFD_QCH", 0x1f000000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MFD_QCH", 0x1f000000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MFD_QCH_S0", 0x1f000000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MFD_QCH_S0", 0x1f000000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MFD_QCH_S0", 0x1f000000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MFD_QCH", 0x1f000000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MFD_QCH", 0x1f000000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MFD_QCH", 0x1f000000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_MFD_QCH", 0x1f000000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MFD_QCH", 0x1f000000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MFD_QCH", 0x1f000000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_MFD_QCH", 0x1f000000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D3_MFD_QCH", 0x1f000000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MFD_QCH", 0x1f000000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MFD_QCH", 0x1f000000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1f020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFD_STATUS", 0x12860000, 0x21c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONTROLLER_OPTION0_CMU_CTRL", 0x1f000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONFIGURATION", 0x12860000, 0x21c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_STATUS", 0x12860000, 0x21c4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DNC_NOCP", 0x21000000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x21000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x21000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_DNC_NOC", 0x21000000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_DNC_NOC", 0x21000000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_ERR_RSP_EN", 0x23820000, 0x0118, (0x1 << 6), (0x0 << 6), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x12860000, 0x2500, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATUS", 0x12860000, 0x2504, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DNC_NOCP", 0x21000000, 0x1804, 0xffffffff, 0, 0x12860000, 0x2504, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x21000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ADM_DAP_DNC_QCH", 0x21000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_DNC_QCH", 0x21000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21000000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH", 0x21000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH", 0x21000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH", 0x21000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH", 0x21000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH", 0x21000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH", 0x21000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH", 0x21000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH", 0x21000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH", 0x21000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH", 0x21000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH", 0x21000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH", 0x21000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH", 0x21000000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH", 0x21000000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH", 0x21000000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH", 0x21000000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH", 0x21000000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH", 0x21000000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH", 0x21000000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DNC_QCH", 0x21000000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DNC_QCH", 0x21000000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_DNC_QCH_PCLK", 0x21000000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH", 0x21000000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DNC_QCH", 0x21000000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH", 0x21000000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH", 0x21000000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH", 0x21000000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH", 0x21000000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH", 0x21000000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH", 0x21000000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH", 0x21000000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DNC_QCH", 0x21000000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_DNC_QCH_CLK", 0x21000000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x21000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_DNC_NOC", 0x21000000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_DNC_NOC", 0x21000000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ADM_DAP_DNC_QCH", 0x21000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_DNC_QCH", 0x21000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21000000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21000000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21000000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21000000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_QCH", 0x21000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH", 0x21000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH", 0x21000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH", 0x21000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH", 0x21000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH", 0x21000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH", 0x21000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH", 0x21000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH", 0x21000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH", 0x21000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH", 0x21000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH", 0x21000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH", 0x21000000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH", 0x21000000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH", 0x21000000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH", 0x21000000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH", 0x21000000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH", 0x21000000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH", 0x21000000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DNC_QCH", 0x21000000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DNC_QCH", 0x21000000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_DNC_QCH_PCLK", 0x21000000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_QCH", 0x21000000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DNC_QCH", 0x21000000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_QCH", 0x21000000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_QCH", 0x21000000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_QCH", 0x21000000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_QCH", 0x21000000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_QCH", 0x21000000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_QCH", 0x21000000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_QCH", 0x21000000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DNC_QCH", 0x21000000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_DNC_QCH_CLK", 0x21000000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DNC_STATUS", 0x12860000, 0x2504, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_IP_DNC_QCH", 0x21000000, 0x3008, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x21000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_ERR_RSP_EN", 0x23820000, 0x0118, (0x1 << 6), (0x1 << 6), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x12860000, 0x2500, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATUS", 0x12860000, 0x2504, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DSP_NOCP", 0x21400000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DSP_NOC_USER", 0x21400000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONTROLLER_OPTION0_CMU_CTRL", 0x21400000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_DNC_NOC", 0x21000000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_DNC_NOC", 0x21000000, 0x0830, (0xffffffff << 0), (0x31 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_DSP_DRCG_EN", 0x21420000, 0x0420, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DSP_OUT", 0x12860000, 0x2560, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_CONFIGURATION", 0x21430000, 0x0008, (0xffffffff << 0), (0x3cffff84 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_CONFIGURATION", 0x21430000, 0x000c, (0xffffffff << 0), (0x507fcfff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x21430000, 0x0130, (0xff << 8), (0x0 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_2", 0x21430000, 0x0108, (0xff << 8), (0x97 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x21430000, 0x0200, (0xff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x21430000, 0x0204, (0xff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x21430000, 0x0208, (0xff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x21430000, 0x020c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x21430000, 0x0278, (0xff << 8), (0xff << 8), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x12860000, 0x2540, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATUS", 0x12860000, 0x2544, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DSP_OUT", 0x12860000, 0x2560, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DSP_NOCP", 0x21400000, 0x1804, 0xffffffff, 0, 0x12860000, 0x2544, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DSP_NOC_USER", 0x21400000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_DSP_QCH", 0x21400000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21400000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21400000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH", 0x21400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH", 0x21400000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH", 0x21400000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH", 0x21400000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH", 0x21400000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH", 0x21400000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH", 0x21400000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DSP_QCH", 0x21400000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DSP_QCH", 0x21400000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DSP_QCH", 0x21400000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_DSP_QCH", 0x21400000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH", 0x21400000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH", 0x21400000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH", 0x21400000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DSP_QCH", 0x21400000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSP_CONTROLLER_OPTION0_CMU_CTRL", 0x21400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_DSP_NOC", 0x21400000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_DSP_NOC", 0x21400000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK", 0x21400000, 0x4000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK", 0x21400000, 0x4004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK", 0x21400000, 0x4008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK", 0x21400000, 0x400c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK", 0x21400000, 0x4010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK", 0x21400000, 0x4014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK", 0x21400000, 0x4018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK", 0x21400000, 0x401c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK", 0x21400000, 0x4020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK", 0x21400000, 0x4024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK", 0x21400000, 0x4028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK", 0x21400000, 0x402c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK", 0x21400000, 0x4030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK", 0x21400000, 0x4034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK", 0x21400000, 0x4038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK", 0x21400000, 0x403c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK", 0x21400000, 0x4040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK", 0x21400000, 0x4044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK", 0x21400000, 0x4048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK", 0x21400000, 0x404c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK", 0x21400000, 0x4050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK", 0x21400000, 0x4054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK", 0x21400000, 0x4058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK", 0x21400000, 0x405c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK", 0x21400000, 0x4060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MUX_CLKCMU_DSP_NOC_USER", 0x21400000, 0x4600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DSP_CLKOUT0", 0x21400000, 0x4810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DIV_CLK_DSP_NOC", 0x21400000, 0x5800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DIV_CLK_DSP_NOCP", 0x21400000, 0x5804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MEMPG_CON_IP_DSP_0", 0x21400000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_DSP_QCH", 0x21400000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21400000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH", 0x21400000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21400000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH", 0x21400000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH", 0x21400000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH", 0x21400000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21400000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH", 0x21400000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH", 0x21400000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH", 0x21400000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21400000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH", 0x21400000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH", 0x21400000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH", 0x21400000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH", 0x21400000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH", 0x21400000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH", 0x21400000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH", 0x21400000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DSP_NOCD_QCH", 0x21400000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCD_QCH", 0x21400000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DSP_QCH", 0x21400000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DSP_QCH", 0x21400000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DSP_QCH", 0x21400000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PMU_DSP_QCH", 0x21400000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DSP_NOCP_QCH", 0x21400000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCP_QCH", 0x21400000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_QCH", 0x21400000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_PCH", 0x21400000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DSP_QCH", 0x21400000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21420000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_DSP_DRCG_EN", 0x21420000, 0x0420, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_CONFIGURATION", 0x21430000, 0x0008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_CONFIGURATION", 0x21430000, 0x000c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_12", 0x21430000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_2", 0x21430000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_30", 0x21430000, 0x0278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_0", 0x21430000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_1", 0x21430000, 0x0204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_2", 0x21430000, 0x0208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_3", 0x21430000, 0x020c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SYSTEM_CTRL", 0x21430000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DSP_STATUS", 0x12860000, 0x2544, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONTROLLER_OPTION0_CMU_CTRL", 0x21400000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x21430000, 0x0000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DSP_OUT", 0x12860000, 0x2560, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x12860000, 0x2540, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATUS", 0x12860000, 0x2544, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_VTS_DMIC", 0x13000000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_VTS_NOC", 0x13000000, 0x1004, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_AUD_DMIC", 0x13000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_DMIC_IF", 0x13000000, 0x1808, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2", 0x13000000, 0x180c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_NOC", 0x13000000, 0x1810, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF", 0x13000000, 0x1814, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x13000000, 0x1818, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX", 0x13000000, 0x181c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE", 0x13000000, 0x1820, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER", 0x13000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER", 0x13000000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER", 0x13000000, 0x0610, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x13000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13010000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x12860000, 0x2580, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_AUD_DMIC", 0x13000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_CPU", 0x13000000, 0x1804, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_DMIC_IF", 0x13000000, 0x1808, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2", 0x13000000, 0x180c, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_NOC", 0x13000000, 0x1810, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF", 0x13000000, 0x1814, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x13000000, 0x1818, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX", 0x13000000, 0x181c, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE", 0x13000000, 0x1820, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_VTS_DMIC", 0x13000000, 0x1000, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_VTS_NOC", 0x13000000, 0x1004, 0xffffffff, 0, 0x12860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER", 0x13000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER", 0x13000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER", 0x13000000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF0_QCH_DMIC", 0x13000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF1_QCH_DMIC", 0x13000000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF2_QCH_DMIC", 0x13000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_PDM_DELAY_REMOVER_QCH", 0x13000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0", 0x13000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1", 0x13000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2", 0x13000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_VTS_QCH", 0x13000000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_VTS_QCH", 0x13000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF0_QCH_PCLK", 0x13000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF1_QCH_PCLK", 0x13000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF2_QCH_PCLK", 0x13000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_VTS_QCH", 0x13000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_CODE_QCH", 0x13000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_DATA0_QCH", 0x13000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_DATA1_QCH", 0x13000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_PCM_QCH", 0x13000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH", 0x13000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH", 0x13000000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x13000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_VTS_QCH", 0x13000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_UNPU_VTS_QCH", 0x13000000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK", 0x13000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK", 0x13000000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_ACLK", 0x13000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_PCLK", 0x13000000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_VTS_QCH", 0x13000000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TIMER_QCH", 0x13000000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_VTS_QCH", 0x13000000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_BCLK", 0x13000000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_CCLK", 0x13000000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK", 0x13000000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK", 0x13000000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT", 0x13000000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN", 0x13000000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK", 0x13000000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x13000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF0_QCH_DMIC", 0x13000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF1_QCH_DMIC", 0x13000000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF2_QCH_DMIC", 0x13000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PDM_DELAY_REMOVER_QCH", 0x13000000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD0", 0x13000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD1", 0x13000000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD2", 0x13000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BAAW_VTS_QCH", 0x13000000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_VTS_QCH", 0x13000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF0_QCH_PCLK", 0x13000000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF1_QCH_PCLK", 0x13000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF2_QCH_PCLK", 0x13000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GPIO_VTS_QCH", 0x13000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_CODE_QCH", 0x13000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_DATA0_QCH", 0x13000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_DATA1_QCH", 0x13000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_PCM_QCH", 0x13000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH", 0x13000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH", 0x13000000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_ABOX_VTS_QCH", 0x13000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AP_VTS_QCH", 0x13000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_UNPU_VTS_QCH", 0x13000000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_ACLK", 0x13000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_PCLK", 0x13000000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_ACLK", 0x13000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_PCLK", 0x13000000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_VTS_QCH", 0x13000000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_TIMER_QCH", 0x13000000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_WDT_VTS_QCH", 0x13000000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_BCLK", 0x13000000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_CCLK", 0x13000000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK", 0x13000000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_CCLK", 0x13000000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT", 0x13000000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YAMIN_MCU_VTS_QCH_CLKIN", 0x13000000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YAMIN_MCU_VTS_QCH_DBGCLK", 0x13000000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13010000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VTS_STATUS", 0x12860000, 0x2584, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x13000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x12860000, 0x2580, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x12860000, 0x2584, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_YUVP_NOCP", 0x1c000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x1c000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x1c000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1c020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x12860000, 0x25c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATUS", 0x12860000, 0x25c4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_YUVP_NOCP", 0x1c000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x25c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x1c000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_MCFP_YUVP_QCH", 0x1c000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_YUVP_MCFP_QCH", 0x1c000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH", 0x1c000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_MCSC_YUVP_QCH", 0x1c000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_YUVP_QCH", 0x1c000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_YUVP_QCH", 0x1c000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_YUVP_QCH", 0x1c000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH", 0x1c000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0", 0x1c000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0", 0x1c000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_YUVP_QCH_S0", 0x1c000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_YUVP_QCH", 0x1c000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVP_QCH", 0x1c000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVP_QCH_VOTF0", 0x1c000000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_YUVP_QCH", 0x1c000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_YUVP_QCH", 0x1c000000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_YUVP_QCH", 0x1c000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_YUVP_QCH", 0x1c000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_YUVP_QCH", 0x1c000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_YUVP_QCH", 0x1c000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x1c000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_MCFP_YUVP_QCH", 0x1c000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_YUVP_MCFP_QCH", 0x1c000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_QCH", 0x1c000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_MCSC_YUVP_QCH", 0x1c000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_YUVP_QCH", 0x1c000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_YUVP_QCH", 0x1c000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_YUVP_QCH", 0x1c000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_QCH", 0x1c000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_YUVP_QCH_S0", 0x1c000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_YUVP_QCH_S0", 0x1c000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_YUVP_QCH_S0", 0x1c000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_YUVP_QCH", 0x1c000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YUVP_QCH", 0x1c000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YUVP_QCH_VOTF0", 0x1c000000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_YUVP_QCH", 0x1c000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_YUVP_QCH", 0x1c000000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_YUVP_QCH", 0x1c000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_YUVP_QCH", 0x1c000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_YUVP_QCH", 0x1c000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_YUVP_QCH", 0x1c000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1c020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "YUVP_STATUS", 0x12860000, 0x25c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x1c000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x12860000, 0x25c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATUS", 0x12860000, 0x25c4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_SDMA_NOCP", 0x21200000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER", 0x21200000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x21200000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_SDMA_NOC", 0x21200000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_SDMA_NOC", 0x21200000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21220000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_OTHERS_DRCG_EN", 0x21220000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_MERGER_EXPIRE_VALUE", 0x21220000, 0x0450, (0xffffffff << 0), (0x13ff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SDMA_OUT", 0x12860000, 0x2620, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_CONFIGURATION", 0x21230000, 0x0008, (0xffffffff << 0), (0x3cffff84 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_CONFIGURATION", 0x21230000, 0x000c, (0xffffffff << 0), (0x507fcfff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x21230000, 0x0128, (0x7fff << 8), (0x1103 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x21230000, 0x012c, (0x7fff << 8), (0x1103 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x21230000, 0x0130, (0x7fff << 8), (0x1102 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x21230000, 0x0134, (0x7fff << 8), (0x1103 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x21230000, 0x0138, (0x7fff << 8), (0x1203 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x21230000, 0x023c, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x21230000, 0x0240, (0x7fff << 8), (0x1200 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x21230000, 0x0244, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x21230000, 0x0248, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x21230000, 0x024c, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_2", 0x21230000, 0x0108, (0xff << 8), (0x97 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x21230000, 0x0200, (0xff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x21230000, 0x0204, (0xff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x21230000, 0x0208, (0xff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x21230000, 0x020c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x12860000, 0x2600, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATUS", 0x12860000, 0x2604, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SDMA_OUT", 0x12860000, 0x2620, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_SDMA_NOCP", 0x21200000, 0x1804, 0xffffffff, 0, 0x12860000, 0x2604, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER", 0x21200000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SDMA_QCH", 0x21200000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21200000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21200000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21200000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21200000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21200000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21200000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21200000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21200000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21200000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21200000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21200000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21200000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21200000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21200000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21200000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21200000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21200000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21200000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21200000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21200000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21200000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21200000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21200000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21200000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21200000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21200000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21200000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21200000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21200000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21200000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21200000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21200000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH", 0x21200000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH", 0x21200000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH", 0x21200000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH", 0x21200000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH", 0x21200000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH", 0x21200000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH", 0x21200000, 0x3138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH", 0x21200000, 0x313c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_SDMA_QCH", 0x21200000, 0x3140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH", 0x21200000, 0x3144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0", 0x21200000, 0x3150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0", 0x21200000, 0x3158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0", 0x21200000, 0x3160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0", 0x21200000, 0x3168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_SDMA_QCH_S0", 0x21200000, 0x3170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0", 0x21200000, 0x3178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_SDMA_QCH_S0", 0x21200000, 0x3180, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_SDMA_QCH", 0x21200000, 0x3184, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_SDMA_QCH", 0x21200000, 0x3188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_SDMA_QCH", 0x21200000, 0x318c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_SDMA_QCH", 0x21200000, 0x3190, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_SDMA_QCH", 0x21200000, 0x3194, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_SDMA_QCH", 0x21200000, 0x3198, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_IPDNC_QCH", 0x21200000, 0x319c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA0_QCH", 0x21200000, 0x31a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA1_QCH", 0x21200000, 0x31a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA2_QCH", 0x21200000, 0x31a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA3_QCH", 0x21200000, 0x31ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH", 0x21200000, 0x31b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH", 0x21200000, 0x31b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH", 0x21200000, 0x31b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SDMA_QCH", 0x21200000, 0x31c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_SDMA_QCH", 0x21200000, 0x31c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x21200000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_SDMA_NOC", 0x21200000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_SDMA_NOC", 0x21200000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SDMA_QCH", 0x21200000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21200000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21200000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21200000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21200000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21200000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21200000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21200000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21200000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21200000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21200000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21200000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21200000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21200000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21200000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21200000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21200000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21200000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21200000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21200000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21200000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21200000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21200000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21200000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21200000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21200000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21200000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21200000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21200000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21200000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21200000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21200000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21200000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH", 0x21200000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH", 0x21200000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH", 0x21200000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH", 0x21200000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH", 0x21200000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH", 0x21200000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SDMA_NOCD_QCH", 0x21200000, 0x7138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH", 0x21200000, 0x713c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_SDMA_QCH", 0x21200000, 0x7140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_QCH", 0x21200000, 0x7144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_SDMA_QCH_S0", 0x21200000, 0x7150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_SDMA_QCH_S0", 0x21200000, 0x7158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_SDMA_QCH_S0", 0x21200000, 0x7160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU3_SDMA_QCH_S0", 0x21200000, 0x7168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_SDMA_QCH_S0", 0x21200000, 0x7170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_PMMU0_SDMA_QCH_S0", 0x21200000, 0x7178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_SDMA_QCH_S0", 0x21200000, 0x7180, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_SDMA_QCH", 0x21200000, 0x7184, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_SDMA_QCH", 0x21200000, 0x7188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_SDMA_QCH", 0x21200000, 0x718c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_SDMA_QCH", 0x21200000, 0x7190, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_SDMA_QCH", 0x21200000, 0x7194, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PMU_SDMA_QCH", 0x21200000, 0x7198, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_IPDNC_QCH", 0x21200000, 0x719c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA0_QCH", 0x21200000, 0x71a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA1_QCH", 0x21200000, 0x71a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA2_QCH", 0x21200000, 0x71a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA3_QCH", 0x21200000, 0x71ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SDMA_NOCP_QCH", 0x21200000, 0x71b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH", 0x21200000, 0x71b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_QCH", 0x21200000, 0x71b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_SDMA_QCH", 0x21200000, 0x71c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_TREX_D_SDMA_QCH", 0x21200000, 0x71c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21220000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_OTHERS_DRCG_EN", 0x21220000, 0x0410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_MERGER_EXPIRE_VALUE", 0x21220000, 0x0450, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_CONFIGURATION", 0x21230000, 0x0008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_CONFIGURATION", 0x21230000, 0x000c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_10", 0x21230000, 0x0128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_11", 0x21230000, 0x012c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_12", 0x21230000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_13", 0x21230000, 0x0134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_14", 0x21230000, 0x0138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_15", 0x21230000, 0x023c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_16", 0x21230000, 0x0240, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_17", 0x21230000, 0x0244, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_18", 0x21230000, 0x0248, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_2", 0x21230000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_19", 0x21230000, 0x024c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SYSTEM_CTRL", 0x21230000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_0", 0x21230000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_1", 0x21230000, 0x0204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_2", 0x21230000, 0x0208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_3", 0x21230000, 0x020c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SDMA_STATUS", 0x12860000, 0x2604, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x21200000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x21230000, 0x0000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SDMA_OUT", 0x12860000, 0x2620, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x12860000, 0x2600, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATUS", 0x12860000, 0x2604, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UFD_I2C", 0x14800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UFD_NOC", 0x14800000, 0x1804, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_UFD_I2C", 0x14800000, 0x1000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER", 0x14800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONTROLLER_OPTION0_CMU_CTRL", 0x14800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14950000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONFIGURATION", 0x12860000, 0x2680, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UFD_STATUS", 0x12860000, 0x2684, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UFD_I2C", 0x14800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2684, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UFD_NOC", 0x14800000, 0x1804, 0xffffffff, 0, 0x12860000, 0x2684, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER", 0x14800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_UFD_I2C", 0x14800000, 0x1000, 0xffffffff, 0, 0x12860000, 0x2684, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD0_QCH_PCLK", 0x14800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD0_QCH_SCLK", 0x14800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD1_QCH_PCLK", 0x14800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD1_QCH_SCLK", 0x14800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_D_UFDUNPU_QCH", 0x14800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_UFD_QCH", 0x14800000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_UFD_QCH", 0x14800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_UFD0_QCH", 0x14800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_UFD1_QCH", 0x14800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_UFD_UNPU_QCH", 0x14800000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_UFD_QCH", 0x14800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_UFD_QCH", 0x14800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH", 0x14800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH", 0x14800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH", 0x14800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_UFD_QCH", 0x14800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH", 0x14800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH", 0x14800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH", 0x14800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_UFD_QCH", 0x14800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LD_UFD_UNPU_QCH", 0x14800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH", 0x14800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SRAM_MIU_UFD_QCH", 0x14800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0", 0x14800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_UFD_QCH_S0", 0x14800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UFD_QCH", 0x14800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UFD_SECURE_QCH", 0x14800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D_UFD_QCH", 0x14800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_UFD_QCH", 0x14800000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "UFD_CONTROLLER_OPTION0_CMU_CTRL", 0x14800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD0_QCH_PCLK", 0x14800000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD0_QCH_SCLK", 0x14800000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD1_QCH_PCLK", 0x14800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD1_QCH_SCLK", 0x14800000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BAAW_D_UFDUNPU_QCH", 0x14800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_UFD_QCH", 0x14800000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_UFD_QCH", 0x14800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I2C_UFD0_QCH", 0x14800000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I2C_UFD1_QCH", 0x14800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_UFD_UNPU_QCH", 0x14800000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PDMA_UFD_QCH", 0x14800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_UFD_QCH", 0x14800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH", 0x14800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH", 0x14800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH", 0x14800000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_UFD_QCH", 0x14800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_QCH", 0x14800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_UFD_QCH", 0x14800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_QCH", 0x14800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_D_UFD_QCH", 0x14800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LD_UFD_UNPU_QCH", 0x14800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_QCH", 0x14800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SRAM_MIU_UFD_QCH", 0x14800000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_UFD_QCH_S0", 0x14800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_UFD_QCH_S0", 0x14800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_UFD_QCH", 0x14800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_UFD_SECURE_QCH", 0x14800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D_UFD_QCH", 0x14800000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_UFD_QCH", 0x14800000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14950000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "UFD_STATUS", 0x12860000, 0x2684, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONTROLLER_OPTION0_CMU_CTRL", 0x14800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONFIGURATION", 0x12860000, 0x2680, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UFD_STATUS", 0x12860000, 0x2684, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_RGBP_NOCP", 0x1b000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x1b000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x1b000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1b020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x12860000, 0x2400, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATUS", 0x12860000, 0x2404, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_RGBP_NOCP", 0x1b000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x1b000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_BRP_RGBP_QCH", 0x1b000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_RGBP_DLNE_QCH", 0x1b000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_RGBP_MCFP_QCH", 0x1b000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD0_BRP_RGBP_QCH", 0x1b000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD1_BRP_RGBP_QCH", 0x1b000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_RGBP_QCH", 0x1b000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_RGBP_QCH", 0x1b000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_L_SIU_RGBP_QCH", 0x1b000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH", 0x1b000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH_VOTF0", 0x1b000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH_VOTF1", 0x1b000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH", 0x1b000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0", 0x1b000000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0", 0x1b000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_RGBP_QCH_S0", 0x1b000000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_RGBP_QCH", 0x1b000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_RGBP_QCH", 0x1b000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_RGBP_QCH", 0x1b000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_RGBP_QCH", 0x1b000000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_RGBP_QCH", 0x1b000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_RGBP_QCH", 0x1b000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_RGBP_QCH", 0x1b000000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x1b000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_BRP_RGBP_QCH", 0x1b000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_RGBP_DLNE_QCH", 0x1b000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_RGBP_MCFP_QCH", 0x1b000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD0_BRP_RGBP_QCH", 0x1b000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD1_BRP_RGBP_QCH", 0x1b000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_RGBP_QCH", 0x1b000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_RGBP_QCH", 0x1b000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_L_SIU_RGBP_QCH", 0x1b000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RGBP_QCH", 0x1b000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RGBP_QCH_VOTF0", 0x1b000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RGBP_QCH_VOTF1", 0x1b000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_QCH", 0x1b000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_RGBP_QCH_S0", 0x1b000000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_RGBP_QCH_S0", 0x1b000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_RGBP_QCH_S0", 0x1b000000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_RGBP_QCH", 0x1b000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_RGBP_QCH", 0x1b000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_RGBP_QCH", 0x1b000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_RGBP_QCH", 0x1b000000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_RGBP_QCH", 0x1b000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_RGBP_QCH", 0x1b000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_RGBP_QCH", 0x1b000000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1b020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "RGBP_STATUS", 0x12860000, 0x2404, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x1b000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x12860000, 0x2400, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATUS", 0x12860000, 0x2404, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_ICPU_NOCP", 0x1e800000, 0x1800, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_ICPU_PCLKDBG", 0x1e800000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER", 0x1e800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER", 0x1e800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x1e800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1e820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x12860000, 0x2440, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATUS", 0x12860000, 0x2444, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ICPU_NOCP", 0x1e800000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2444, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ICPU_PCLKDBG", 0x1e800000, 0x1804, 0xffffffff, 0, 0x12860000, 0x2444, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER", 0x1e800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER", 0x1e800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_CPU0", 0x1e800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_CPU_SI", 0x1e800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_L2", 0x1e800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_NEON", 0x1e800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH", 0x1e800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH", 0x1e800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH", 0x1e800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_PERI", 0x1e800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_PERI_MI", 0x1e800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_ICPU_QCH", 0x1e800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_ICPU_QCH", 0x1e800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_ICPU_QCH", 0x1e800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_ICPU_QCH", 0x1e800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_ICPU_QCH", 0x1e800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_ICPU_QCH", 0x1e800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_ICPU_QCH", 0x1e800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_ICPU_QCH", 0x1e800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH", 0x1e800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_ICPU_QCH", 0x1e800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_ICPU_QCH_S0", 0x1e800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0", 0x1e800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_ICPU_QCH", 0x1e800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_ICPU_QCH", 0x1e800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x1e800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_CPU0", 0x1e800000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_CPU_SI", 0x1e800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_L2", 0x1e800000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_NEON", 0x1e800000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CORE_QCH", 0x1e800000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CPUPO_QCH", 0x1e800000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH", 0x1e800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_PERI", 0x1e800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_PERI_MI", 0x1e800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_ICPU_QCH", 0x1e800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_ICPU_QCH", 0x1e800000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_ICPU_QCH", 0x1e800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_ICPU_QCH", 0x1e800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_ICPU_QCH", 0x1e800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_ICPU_QCH", 0x1e800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_ICPU_QCH", 0x1e800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_ICPU_QCH", 0x1e800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_QCH", 0x1e800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_ICPU_QCH", 0x1e800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_ICPU_QCH_S0", 0x1e800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_ICPU_QCH_S0", 0x1e800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_ICPU_QCH", 0x1e800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_ICPU_QCH", 0x1e800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_DAP", 0x1e800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1e820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ICPU_STATUS", 0x12860000, 0x2444, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_ICPU_QCH_CPU0", 0x1e800000, 0x3004, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_ICPU_QCH_L2", 0x1e800000, 0x300c, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_ICPU_QCH_NEON", 0x1e800000, 0x3010, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x1e800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x12860000, 0x2440, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATUS", 0x12860000, 0x2444, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DLFE_NOCP", 0x27000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER", 0x27000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONTROLLER_OPTION0_CMU_CTRL", 0x27000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x27020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONFIGURATION", 0x12860000, 0x2780, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLFE_STATUS", 0x12860000, 0x2784, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DLFE_NOCP", 0x27000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2784, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER", 0x27000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DLFE_QCH", 0x27000000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_QCH", 0x27000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_QCH", 0x27000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_DLFE_MCFP_QCH", 0x27000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DLFE_MCFP_QCH", 0x27000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_DLFE_QCH", 0x27000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DLFE_QCH", 0x27000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DLFE_QCH", 0x27000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DLFE_QCH", 0x27000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DLFE_QCH", 0x27000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DLFE_CONTROLLER_OPTION0_CMU_CTRL", 0x27000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DLFE_QCH", 0x27000000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_MCFP_DLFE_QCH", 0x27000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_MCFP_DLFE_QCH", 0x27000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_DLFE_MCFP_QCH", 0x27000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DLFE_MCFP_QCH", 0x27000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_DLFE_QCH", 0x27000000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DLFE_QCH", 0x27000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DLFE_QCH", 0x27000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DLFE_QCH", 0x27000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DLFE_QCH", 0x27000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x27020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DLFE_STATUS", 0x12860000, 0x2784, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONTROLLER_OPTION0_CMU_CTRL", 0x27000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONFIGURATION", 0x12860000, 0x2780, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLFE_STATUS", 0x12860000, 0x2784, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlne_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DLNE_NOCP", 0x28000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DLNE_NOC_USER", 0x28000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLNE_CONTROLLER_OPTION0_CMU_CTRL", 0x28000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x28020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlne_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLNE_CONFIGURATION", 0x12860000, 0x2740, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLNE_STATUS", 0x12860000, 0x2744, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlne_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DLNE_NOCP", 0x28000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x2744, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DLNE_NOC_USER", 0x28000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DLNE_QCH", 0x28000000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_RGBP_DLNE_QCH", 0x28000000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_DLNE_MCFP_QCH", 0x28000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_DLNE_QCH", 0x28000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_DLNE_QCH", 0x28000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_DLNE_QCH_S0", 0x28000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_DLNE_QCH_S0", 0x28000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D_DLNE_QCH", 0x28000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DLNE_QCH", 0x28000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DLNE_QCH", 0x28000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_DLNE_QCH", 0x28000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DLNE_QCH", 0x28000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DLNE_QCH", 0x28000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DLNE_CONTROLLER_OPTION0_CMU_CTRL", 0x28000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DLNE_QCH", 0x28000000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_RGBP_DLNE_QCH", 0x28000000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_DLNE_MCFP_QCH", 0x28000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D_DLNE_QCH", 0x28000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_DLNE_QCH", 0x28000000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_DLNE_QCH_S0", 0x28000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_DLNE_QCH_S0", 0x28000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D_DLNE_QCH", 0x28000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DLNE_QCH", 0x28000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DLNE_QCH", 0x28000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_DLNE_QCH", 0x28000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DLNE_QCH", 0x28000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DLNE_QCH", 0x28000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x28020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlne_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DLNE_STATUS", 0x12860000, 0x2744, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlne_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLNE_CONTROLLER_OPTION0_CMU_CTRL", 0x28000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLNE_CONFIGURATION", 0x12860000, 0x2740, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLNE_STATUS", 0x12860000, 0x2744, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21700000, 0x1804, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21700000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21700000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21700000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21720000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21720000, 0x0404, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21720000, 0x0408, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21720000, 0x040c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21720000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21720000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU0_OUT", 0x12860000, 0x27e0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_CONFIGURATION", 0x21740000, 0x0008, (0xffffffff << 0), (0x3cffff84 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_CONFIGURATION", 0x21740000, 0x000c, (0xffffffff << 0), (0x507fcfff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x21740000, 0x0130, (0xff << 8), (0x0 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_2", 0x21740000, 0x0108, (0xff << 8), (0x97 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x21740000, 0x0278, (0xff << 8), (0xff << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x21740000, 0x0200, (0xff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x21740000, 0x0204, (0xff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x21740000, 0x0208, (0xff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x21740000, 0x020c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU0_CONFIGURATION", 0x12860000, 0x27c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU0_STATUS", 0x12860000, 0x27c4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU0_OUT", 0x12860000, 0x27e0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21700000, 0x1804, 0xffffffff, 0, 0x12860000, 0x27c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21700000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH", 0x21700000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH_CORE", 0x21700000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21700000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21700000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21700000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21700000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21700000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21700000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21700000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21700000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21700000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21700000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21700000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21700000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21700000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21700000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21700000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21700000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21700000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21700000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21700000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21700000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21700000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21700000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21700000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21700000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21700000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21700000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21700000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21700000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21700000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21700000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21700000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21700000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21700000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_SNPU_QCH", 0x21700000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_SNPU_QCH", 0x21700000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_SNPU_QCH", 0x21700000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_SNPU_QCH", 0x21700000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21700000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21700000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21700000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SNPU_QCH", 0x21700000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21700000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21700000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21700000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH", 0x21700000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH_CORE", 0x21700000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21700000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21700000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21700000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21700000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21700000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21700000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21700000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21700000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21700000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21700000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21700000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21700000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21700000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21700000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21700000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21700000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21700000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21700000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21700000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21700000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21700000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21700000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21700000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21700000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21700000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21700000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21700000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21700000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21700000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21700000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21700000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21700000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21700000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_SNPU_QCH", 0x21700000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_SNPU_QCH", 0x21700000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_SNPU_QCH", 0x21700000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PMU_SNPU_QCH", 0x21700000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21700000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21700000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21700000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_SNPU_QCH", 0x21700000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21700000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21720000, 0x0400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21720000, 0x0404, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21720000, 0x0408, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21720000, 0x040c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21720000, 0x0410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21720000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_CONFIGURATION", 0x21740000, 0x0008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_CONFIGURATION", 0x21740000, 0x000c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_12", 0x21740000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_2", 0x21740000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SYSTEM_CTRL", 0x21740000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_30", 0x21740000, 0x0278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_0", 0x21740000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_1", 0x21740000, 0x0204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_2", 0x21740000, 0x0208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_3", 0x21740000, 0x020c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SNPU0_STATUS", 0x12860000, 0x27c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x21740000, 0x0000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SNPU0_OUT", 0x12860000, 0x27e0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU0_CONFIGURATION", 0x12860000, 0x27c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU0_STATUS", 0x12860000, 0x27c4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21800000, 0x1804, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21800000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21800000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21800000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21820000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21820000, 0x0404, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21820000, 0x0408, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21820000, 0x040c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21820000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU1_OUT", 0x12860000, 0x2820, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_CONFIGURATION", 0x21840000, 0x0008, (0xffffffff << 0), (0x3cffff84 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_CONFIGURATION", 0x21840000, 0x000c, (0xffffffff << 0), (0x507fcfff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x21840000, 0x0130, (0xff << 8), (0x0 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_2", 0x21840000, 0x0108, (0xff << 8), (0x97 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x21840000, 0x0278, (0xff << 8), (0xff << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x21840000, 0x0200, (0xff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x21840000, 0x0204, (0xff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x21840000, 0x0208, (0xff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x21840000, 0x020c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU1_CONFIGURATION", 0x12860000, 0x2800, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU1_STATUS", 0x12860000, 0x2804, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU1_OUT", 0x12860000, 0x2820, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21800000, 0x1804, 0xffffffff, 0, 0x12860000, 0x2804, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH", 0x21800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH_CORE", 0x21800000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21800000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21800000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21800000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21800000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21800000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21800000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21800000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_SNPU_QCH", 0x21800000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_SNPU_QCH", 0x21800000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_SNPU_QCH", 0x21800000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_SNPU_QCH", 0x21800000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21800000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21800000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21800000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SNPU_QCH", 0x21800000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21800000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21800000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21800000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH", 0x21800000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH_CORE", 0x21800000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21800000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21800000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21800000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21800000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21800000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21800000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21800000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21800000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_SNPU_QCH", 0x21800000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_SNPU_QCH", 0x21800000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_SNPU_QCH", 0x21800000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PMU_SNPU_QCH", 0x21800000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21800000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21800000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21800000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_SNPU_QCH", 0x21800000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21800000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_DNC", 0x21820000, 0x0400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDREQ", 0x21820000, 0x0404, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRREQ", 0x21820000, 0x0408, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_RDRSP", 0x21820000, 0x040c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LD_WRRSP", 0x21820000, 0x0410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_CONFIGURATION", 0x21840000, 0x0008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_CONFIGURATION", 0x21840000, 0x000c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_12", 0x21840000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_2", 0x21840000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SYSTEM_CTRL", 0x21840000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_30", 0x21840000, 0x0278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_0", 0x21840000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_1", 0x21840000, 0x0204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_2", 0x21840000, 0x0208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_3", 0x21840000, 0x020c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SNPU1_STATUS", 0x12860000, 0x2804, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x21840000, 0x0000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SNPU1_OUT", 0x12860000, 0x2820, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU1_CONFIGURATION", 0x12860000, 0x2800, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU1_STATUS", 0x12860000, 0x2804, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_NPUMEM_NOCP", 0x21900000, 0x1804, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER", 0x21900000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONTROLLER_OPTION0_CMU_CTRL", 0x21900000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_NPUMEM_NOC", 0x21900000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_NPUMEM_NOC", 0x21900000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21920000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "NPUMEM_OUT", 0x12860000, 0x1fa0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_CONFIGURATION", 0x21940000, 0x0008, (0xffffffff << 0), (0xfff84 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_CONFIGURATION", 0x21940000, 0x000c, (0xffffffff << 0), (0x507fcfff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x21940000, 0x0128, (0x7fff << 8), (0x1103 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x21940000, 0x012c, (0x7fff << 8), (0x1103 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x21940000, 0x0130, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_2", 0x21940000, 0x0108, (0xff << 8), (0x97 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x21940000, 0x0134, (0x7fff << 8), (0x1103 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x21940000, 0x0138, (0x7fff << 8), (0x1103 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x21940000, 0x023c, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x21940000, 0x0240, (0x7fff << 8), (0x1200 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x21940000, 0x0244, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x21940000, 0x0248, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x21940000, 0x024c, (0x7fff << 8), (0x1100 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x21940000, 0x0278, (0xff << 8), (0xff << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x21940000, 0x0200, (0xff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x21940000, 0x0204, (0xff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x21940000, 0x0208, (0xff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x21940000, 0x020c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONFIGURATION", 0x12860000, 0x1f80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NPUMEM_STATUS", 0x12860000, 0x1f84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "NPUMEM_OUT", 0x12860000, 0x1fa0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_NPUMEM_NOCP", 0x21900000, 0x1804, 0xffffffff, 0, 0x12860000, 0x1f84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER", 0x21900000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUMEM_QCH", 0x21900000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUMEM_QCH_2", 0x21900000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21900000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH", 0x21900000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH", 0x21900000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21900000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH", 0x21900000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH", 0x21900000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x21900000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH", 0x21900000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH", 0x21900000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21900000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH", 0x21900000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH", 0x21900000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH", 0x21900000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH", 0x21900000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21900000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH", 0x21900000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH", 0x21900000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH", 0x21900000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH", 0x21900000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21900000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH", 0x21900000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH", 0x21900000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH", 0x21900000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH", 0x21900000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21900000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH", 0x21900000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH", 0x21900000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH", 0x21900000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH", 0x21900000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21900000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH", 0x21900000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH", 0x21900000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH", 0x21900000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH", 0x21900000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21900000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH", 0x21900000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH", 0x21900000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH", 0x21900000, 0x3138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH", 0x21900000, 0x3140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21900000, 0x3148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH", 0x21900000, 0x3150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH", 0x21900000, 0x3158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH", 0x21900000, 0x3160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH", 0x21900000, 0x3168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH", 0x21900000, 0x3170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH", 0x21900000, 0x3178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21900000, 0x3180, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21900000, 0x3188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH", 0x21900000, 0x3190, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH", 0x21900000, 0x3198, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH", 0x21900000, 0x31a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21900000, 0x31a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH", 0x21900000, 0x31b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH", 0x21900000, 0x31b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x21900000, 0x31c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH", 0x21900000, 0x31c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH", 0x21900000, 0x31d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21900000, 0x31d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH", 0x21900000, 0x31e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH", 0x21900000, 0x31e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH", 0x21900000, 0x31f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH", 0x21900000, 0x31f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21900000, 0x3200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH", 0x21900000, 0x3208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH", 0x21900000, 0x3210, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH", 0x21900000, 0x3218, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH", 0x21900000, 0x3220, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21900000, 0x3228, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH", 0x21900000, 0x3230, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH", 0x21900000, 0x3238, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH", 0x21900000, 0x3240, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH", 0x21900000, 0x3248, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21900000, 0x3250, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH", 0x21900000, 0x3258, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH", 0x21900000, 0x3260, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH", 0x21900000, 0x3268, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH", 0x21900000, 0x3270, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21900000, 0x3278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH", 0x21900000, 0x3280, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH", 0x21900000, 0x3288, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH", 0x21900000, 0x3290, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH", 0x21900000, 0x3298, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21900000, 0x32a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH", 0x21900000, 0x32a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH", 0x21900000, 0x32b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21900000, 0x32b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH", 0x21900000, 0x32c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH", 0x21900000, 0x32c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH", 0x21900000, 0x32d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH", 0x21900000, 0x32d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21900000, 0x32e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21900000, 0x32e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21900000, 0x32f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH", 0x21900000, 0x32f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH", 0x21900000, 0x3300, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21900000, 0x3308, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH", 0x21900000, 0x3310, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH", 0x21900000, 0x3318, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x21900000, 0x3320, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH", 0x21900000, 0x3328, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH", 0x21900000, 0x3330, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21900000, 0x3338, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH", 0x21900000, 0x3340, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH", 0x21900000, 0x3348, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH", 0x21900000, 0x3350, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH", 0x21900000, 0x3358, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21900000, 0x3360, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH", 0x21900000, 0x3368, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH", 0x21900000, 0x3370, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH", 0x21900000, 0x3378, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH", 0x21900000, 0x3380, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21900000, 0x3388, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH", 0x21900000, 0x3390, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH", 0x21900000, 0x3398, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH", 0x21900000, 0x33a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH", 0x21900000, 0x33a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21900000, 0x33b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH", 0x21900000, 0x33b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH", 0x21900000, 0x33c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH", 0x21900000, 0x33c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH", 0x21900000, 0x33d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21900000, 0x33d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH", 0x21900000, 0x33e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH", 0x21900000, 0x33e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH", 0x21900000, 0x33f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH", 0x21900000, 0x33f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21900000, 0x3400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH", 0x21900000, 0x3408, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH", 0x21900000, 0x3410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH", 0x21900000, 0x3418, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH", 0x21900000, 0x3420, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21900000, 0x3428, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH", 0x21900000, 0x3430, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH", 0x21900000, 0x3438, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH", 0x21900000, 0x3440, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH", 0x21900000, 0x3448, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH", 0x21900000, 0x3450, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH", 0x21900000, 0x3458, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21900000, 0x3460, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21900000, 0x3468, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH", 0x21900000, 0x3470, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH", 0x21900000, 0x3478, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH", 0x21900000, 0x3480, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21900000, 0x3488, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH", 0x21900000, 0x3490, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH", 0x21900000, 0x3498, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x21900000, 0x34a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH", 0x21900000, 0x34a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH", 0x21900000, 0x34b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21900000, 0x34b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH", 0x21900000, 0x34c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH", 0x21900000, 0x34c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH", 0x21900000, 0x34d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH", 0x21900000, 0x34d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21900000, 0x34e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH", 0x21900000, 0x34e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH", 0x21900000, 0x34f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH", 0x21900000, 0x34f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH", 0x21900000, 0x3500, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21900000, 0x3508, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH", 0x21900000, 0x3510, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH", 0x21900000, 0x3518, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH", 0x21900000, 0x3520, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH", 0x21900000, 0x3528, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21900000, 0x3530, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH", 0x21900000, 0x3538, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH", 0x21900000, 0x3540, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH", 0x21900000, 0x3548, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH", 0x21900000, 0x3550, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21900000, 0x3558, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH", 0x21900000, 0x3560, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH", 0x21900000, 0x3568, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH", 0x21900000, 0x3570, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH", 0x21900000, 0x3578, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21900000, 0x3580, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH", 0x21900000, 0x3588, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH", 0x21900000, 0x3590, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21900000, 0x3598, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH", 0x21900000, 0x35a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH", 0x21900000, 0x35a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH", 0x21900000, 0x35b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH", 0x21900000, 0x35b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH", 0x21900000, 0x35c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH", 0x21900000, 0x35c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH", 0x21900000, 0x35c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_NPUMEM_QCH", 0x21900000, 0x35d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_NPUMEM_QCH", 0x21900000, 0x35d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_NPUMEM_QCH", 0x21900000, 0x35d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_NPUMEM_QCH", 0x21900000, 0x35dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH", 0x21900000, 0x35e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH", 0x21900000, 0x35e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH", 0x21900000, 0x35e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_NPUMEM_QCH", 0x21900000, 0x35f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "NPUMEM_CONTROLLER_OPTION0_CMU_CTRL", 0x21900000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_NPUMEM_NOC", 0x21900000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_NPUMEM_NOC", 0x21900000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUMEM_QCH", 0x21900000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUMEM_QCH_2", 0x21900000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21900000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH", 0x21900000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH", 0x21900000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21900000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH", 0x21900000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH", 0x21900000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x21900000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH", 0x21900000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH", 0x21900000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21900000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH", 0x21900000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH", 0x21900000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH", 0x21900000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH", 0x21900000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21900000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH", 0x21900000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH", 0x21900000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH", 0x21900000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH", 0x21900000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21900000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH", 0x21900000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH", 0x21900000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH", 0x21900000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH", 0x21900000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21900000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH", 0x21900000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH", 0x21900000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH", 0x21900000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH", 0x21900000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21900000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH", 0x21900000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH", 0x21900000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH", 0x21900000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH", 0x21900000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21900000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH", 0x21900000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH", 0x21900000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH", 0x21900000, 0x7138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH", 0x21900000, 0x7140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21900000, 0x7148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH", 0x21900000, 0x7150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH", 0x21900000, 0x7158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH", 0x21900000, 0x7160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH", 0x21900000, 0x7168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH", 0x21900000, 0x7170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH", 0x21900000, 0x7178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21900000, 0x7180, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21900000, 0x7188, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH", 0x21900000, 0x7190, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH", 0x21900000, 0x7198, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH", 0x21900000, 0x71a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21900000, 0x71a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH", 0x21900000, 0x71b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH", 0x21900000, 0x71b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x21900000, 0x71c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH", 0x21900000, 0x71c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH", 0x21900000, 0x71d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21900000, 0x71d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH", 0x21900000, 0x71e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH", 0x21900000, 0x71e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH", 0x21900000, 0x71f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH", 0x21900000, 0x71f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21900000, 0x7200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH", 0x21900000, 0x7208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH", 0x21900000, 0x7210, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH", 0x21900000, 0x7218, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH", 0x21900000, 0x7220, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21900000, 0x7228, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH", 0x21900000, 0x7230, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH", 0x21900000, 0x7238, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH", 0x21900000, 0x7240, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH", 0x21900000, 0x7248, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21900000, 0x7250, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH", 0x21900000, 0x7258, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH", 0x21900000, 0x7260, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH", 0x21900000, 0x7268, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH", 0x21900000, 0x7270, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21900000, 0x7278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH", 0x21900000, 0x7280, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH", 0x21900000, 0x7288, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH", 0x21900000, 0x7290, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH", 0x21900000, 0x7298, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21900000, 0x72a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH", 0x21900000, 0x72a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH", 0x21900000, 0x72b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21900000, 0x72b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH", 0x21900000, 0x72c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH", 0x21900000, 0x72c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH", 0x21900000, 0x72d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH", 0x21900000, 0x72d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21900000, 0x72e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21900000, 0x72e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21900000, 0x72f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH", 0x21900000, 0x72f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH", 0x21900000, 0x7300, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21900000, 0x7308, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH", 0x21900000, 0x7310, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH", 0x21900000, 0x7318, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x21900000, 0x7320, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH", 0x21900000, 0x7328, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH", 0x21900000, 0x7330, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21900000, 0x7338, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH", 0x21900000, 0x7340, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH", 0x21900000, 0x7348, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH", 0x21900000, 0x7350, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH", 0x21900000, 0x7358, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21900000, 0x7360, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH", 0x21900000, 0x7368, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH", 0x21900000, 0x7370, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH", 0x21900000, 0x7378, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH", 0x21900000, 0x7380, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21900000, 0x7388, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH", 0x21900000, 0x7390, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH", 0x21900000, 0x7398, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH", 0x21900000, 0x73a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH", 0x21900000, 0x73a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21900000, 0x73b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH", 0x21900000, 0x73b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH", 0x21900000, 0x73c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH", 0x21900000, 0x73c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH", 0x21900000, 0x73d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21900000, 0x73d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH", 0x21900000, 0x73e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH", 0x21900000, 0x73e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH", 0x21900000, 0x73f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH", 0x21900000, 0x73f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21900000, 0x7400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH", 0x21900000, 0x7408, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH", 0x21900000, 0x7410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH", 0x21900000, 0x7418, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH", 0x21900000, 0x7420, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21900000, 0x7428, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH", 0x21900000, 0x7430, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH", 0x21900000, 0x7438, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH", 0x21900000, 0x7440, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH", 0x21900000, 0x7448, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH", 0x21900000, 0x7450, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH", 0x21900000, 0x7458, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21900000, 0x7460, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21900000, 0x7468, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH", 0x21900000, 0x7470, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH", 0x21900000, 0x7478, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH", 0x21900000, 0x7480, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21900000, 0x7488, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH", 0x21900000, 0x7490, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH", 0x21900000, 0x7498, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x21900000, 0x74a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH", 0x21900000, 0x74a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH", 0x21900000, 0x74b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21900000, 0x74b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH", 0x21900000, 0x74c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH", 0x21900000, 0x74c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH", 0x21900000, 0x74d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH", 0x21900000, 0x74d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21900000, 0x74e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH", 0x21900000, 0x74e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH", 0x21900000, 0x74f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH", 0x21900000, 0x74f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH", 0x21900000, 0x7500, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21900000, 0x7508, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH", 0x21900000, 0x7510, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH", 0x21900000, 0x7518, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH", 0x21900000, 0x7520, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH", 0x21900000, 0x7528, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21900000, 0x7530, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH", 0x21900000, 0x7538, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH", 0x21900000, 0x7540, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH", 0x21900000, 0x7548, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH", 0x21900000, 0x7550, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21900000, 0x7558, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH", 0x21900000, 0x7560, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH", 0x21900000, 0x7568, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH", 0x21900000, 0x7570, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH", 0x21900000, 0x7578, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21900000, 0x7580, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH", 0x21900000, 0x7588, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH", 0x21900000, 0x7590, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21900000, 0x7598, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH", 0x21900000, 0x75a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH", 0x21900000, 0x75a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH", 0x21900000, 0x75b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH", 0x21900000, 0x75b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCD_QCH", 0x21900000, 0x75c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH", 0x21900000, 0x75c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH", 0x21900000, 0x75c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_NPUMEM_QCH", 0x21900000, 0x75d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_NPUMEM_QCH", 0x21900000, 0x75d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_NPUMEM_QCH", 0x21900000, 0x75d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PMU_NPUMEM_QCH", 0x21900000, 0x75dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCP_QCH", 0x21900000, 0x75e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH", 0x21900000, 0x75e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_QCH", 0x21900000, 0x75e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_NPUMEM_QCH", 0x21900000, 0x75f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21920000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_CONFIGURATION", 0x21940000, 0x0008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_CONFIGURATION", 0x21940000, 0x000c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_10", 0x21940000, 0x0128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_11", 0x21940000, 0x012c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_12", 0x21940000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_13", 0x21940000, 0x0134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_14", 0x21940000, 0x0138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_15", 0x21940000, 0x023c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_16", 0x21940000, 0x0240, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_17", 0x21940000, 0x0244, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_18", 0x21940000, 0x0248, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_19", 0x21940000, 0x024c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_DOWN_2", 0x21940000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SYSTEM_CTRL", 0x21940000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_30", 0x21940000, 0x0278, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_0", 0x21940000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_1", 0x21940000, 0x0204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_2", 0x21940000, 0x0208, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STATE_UP_3", 0x21940000, 0x020c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "NPUMEM_STATUS", 0x12860000, 0x1f84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONTROLLER_OPTION0_CMU_CTRL", 0x21900000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x21940000, 0x0000, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "NPUMEM_OUT", 0x12860000, 0x1fa0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONFIGURATION", 0x12860000, 0x1f80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NPUMEM_STATUS", 0x12860000, 0x1f84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UNPU_NOCP", 0x15000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER", 0x15000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x15000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_UNPU_DRCG_EN", 0x15020000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_CONFIGURATION", 0x12860000, 0x1f40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UNPU_STATUS", 0x12860000, 0x1f44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UNPU_NOCP", 0x15000000, 0x1800, 0xffffffff, 0, 0x12860000, 0x1f44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER", 0x15000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_UNPU_QCH", 0x15000000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH", 0x15000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH_CLKIN", 0x15000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH_DBGCLK", 0x15000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH_SNPU", 0x15000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x15000000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x15000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_UFD_UNPU_QCH", 0x15000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x15000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x15000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH", 0x15000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH", 0x15000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LD_UFD_UNPU_QCH", 0x15000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_UNPUALIVE_QCH", 0x15000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_UNPU_QCH", 0x15000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH", 0x15000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH", 0x15000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH", 0x15000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_QCH", 0x15000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UNPU_QCH", 0x15000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "UNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x15000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_UNPU_QCH", 0x15000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH", 0x15000000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH_CLKIN", 0x15000000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH_DBGCLK", 0x15000000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH_SNPU", 0x15000000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x15000000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x15000000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_UFD_UNPU_QCH", 0x15000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x15000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x15000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH", 0x15000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH", 0x15000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LD_UFD_UNPU_QCH", 0x15000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BAAW_UNPUALIVE_QCH", 0x15000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_UNPU_QCH", 0x15000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH", 0x15000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH", 0x15000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_QCH", 0x15000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_UNPU_ALIVE_QCH", 0x15000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_UNPU_QCH", 0x15000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_UNPU_DRCG_EN", 0x15020000, 0x0400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x15020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "UNPU_STATUS", 0x12860000, 0x1f44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x15000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_CONFIGURATION", 0x12860000, 0x1f40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UNPU_STATUS", 0x12860000, 0x1f44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_ifpo_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x89 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x220d0000, 0x0008, (0x1 << 1), (0x0 << 1), 0, 0, 0xffffffff, 0),
};

enum pmucal_local_pdnum {
	PD_AUD,
	PD_BRP,
	PD_NOCL2A,
	PD_CSIS,
	PD_CSTAT,
	PD_AOCCSIS,
	PD_DPUB,
	PD_DPUF0,
	PD_DPUF1,
	PD_G3DCORE,
	PD_STRONG,
	PD_GNPU0,
	PD_GNPU1,
	PD_HSI0,
	PD_HSI1,
	PD_LME,
	PD_M2M,
	PD_MCSC,
	PD_MCFP,
	PD_MFC,
	PD_MFD,
	PD_DNC,
	PD_DSP,
	PD_VTS,
	PD_YUVP,
	PD_SDMA,
	PD_UFD,
	PD_RGBP,
	PD_ICPU,
	PD_DLNE,
	PD_DLFE,
	PD_SNPU0,
	PD_SNPU1,
	PD_NPUMEM,
	PD_UNPU,
	PD_G3DIFPO,
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[] = {
	PMUCAL_PD_DESC(PD_AUD, "blkpwr_aud", aud_cmu_init, aud_on, aud_save, aud_off, aud_status),
	PMUCAL_PD_DESC(PD_BRP, "blkpwr_brp", brp_cmu_init, brp_on, brp_save, brp_off, brp_status),
	PMUCAL_PD_DESC(PD_NOCL2A, "blkpwr_nocl2a", nocl2a_cmu_init, nocl2a_on, nocl2a_save, nocl2a_off, nocl2a_status),
	PMUCAL_PD_DESC(PD_CSIS, "blkpwr_csis", csis_cmu_init, csis_on, csis_save, csis_off, csis_status),
	PMUCAL_PD_DESC(PD_CSTAT, "blkpwr_cstat", cstat_cmu_init, cstat_on, cstat_save, cstat_off, cstat_status),
	PMUCAL_PD_DESC(PD_AOCCSIS, "blkpwr_aoccsis", aoccsis_cmu_init, aoccsis_on, aoccsis_save, aoccsis_off, aoccsis_status),
	PMUCAL_PD_DESC(PD_DPUB, "blkpwr_dpub", dpub_cmu_init, dpub_on, dpub_save, dpub_off, dpub_status),
	PMUCAL_PD_DESC(PD_DPUF0, "blkpwr_dpuf0", dpuf0_cmu_init, dpuf0_on, dpuf0_save, dpuf0_off, dpuf0_status),
	PMUCAL_PD_DESC(PD_DPUF1, "blkpwr_dpuf1", dpuf1_cmu_init, dpuf1_on, dpuf1_save, dpuf1_off, dpuf1_status),
	PMUCAL_PD_DESC(PD_G3DCORE, "blkpwr_g3dcore", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_off, g3dcore_status),
	PMUCAL_PD_DESC(PD_STRONG, "blkpwr_strong", strong_cmu_init, strong_on, strong_save, strong_off, strong_status),
	PMUCAL_PD_DESC(PD_GNPU0, "blkpwr_gnpu0", gnpu0_cmu_init, gnpu0_on, gnpu0_save, gnpu0_off, gnpu0_status),
	PMUCAL_PD_DESC(PD_GNPU1, "blkpwr_gnpu1", gnpu1_cmu_init, gnpu1_on, gnpu1_save, gnpu1_off, gnpu1_status),
	PMUCAL_PD_DESC(PD_HSI0, "blkpwr_hsi0", hsi0_cmu_init, hsi0_on, hsi0_save, hsi0_off, hsi0_status),
	PMUCAL_PD_DESC(PD_HSI1, "blkpwr_hsi1", hsi1_cmu_init, hsi1_on, hsi1_save, hsi1_off, hsi1_status),
	PMUCAL_PD_DESC(PD_LME, "blkpwr_lme", lme_cmu_init, lme_on, lme_save, lme_off, lme_status),
	PMUCAL_PD_DESC(PD_M2M, "blkpwr_m2m", m2m_cmu_init, m2m_on, m2m_save, m2m_off, m2m_status),
	PMUCAL_PD_DESC(PD_MCSC, "blkpwr_mcsc", mcsc_cmu_init, mcsc_on, mcsc_save, mcsc_off, mcsc_status),
	PMUCAL_PD_DESC(PD_MCFP, "blkpwr_mcfp", mcfp_cmu_init, mcfp_on, mcfp_save, mcfp_off, mcfp_status),
	PMUCAL_PD_DESC(PD_MFC, "blkpwr_mfc", mfc_cmu_init, mfc_on, mfc_save, mfc_off, mfc_status),
	PMUCAL_PD_DESC(PD_MFD, "blkpwr_mfd", mfd_cmu_init, mfd_on, mfd_save, mfd_off, mfd_status),
	PMUCAL_PD_DESC(PD_DNC, "blkpwr_dnc", dnc_cmu_init, dnc_on, dnc_save, dnc_off, dnc_status),
	PMUCAL_PD_DESC(PD_DSP, "blkpwr_dsp", dsp_cmu_init, dsp_on, dsp_save, dsp_off, dsp_status),
	PMUCAL_PD_DESC(PD_VTS, "blkpwr_vts", vts_cmu_init, vts_on, vts_save, vts_off, vts_status),
	PMUCAL_PD_DESC(PD_YUVP, "blkpwr_yuvp", yuvp_cmu_init, yuvp_on, yuvp_save, yuvp_off, yuvp_status),
	PMUCAL_PD_DESC(PD_SDMA, "blkpwr_sdma", sdma_cmu_init, sdma_on, sdma_save, sdma_off, sdma_status),
	PMUCAL_PD_DESC(PD_UFD, "blkpwr_ufd", ufd_cmu_init, ufd_on, ufd_save, ufd_off, ufd_status),
	PMUCAL_PD_DESC(PD_RGBP, "blkpwr_rgbp", rgbp_cmu_init, rgbp_on, rgbp_save, rgbp_off, rgbp_status),
	PMUCAL_PD_DESC(PD_ICPU, "blkpwr_icpu", icpu_cmu_init, icpu_on, icpu_save, icpu_off, icpu_status),
	PMUCAL_PD_DESC(PD_DLNE, "blkpwr_dlne", dlne_cmu_init, dlne_on, dlne_save, dlne_off, dlne_status),
	PMUCAL_PD_DESC(PD_DLFE, "blkpwr_dlfe", dlfe_cmu_init, dlfe_on, dlfe_save, dlfe_off, dlfe_status),
	PMUCAL_PD_DESC(PD_SNPU0, "blkpwr_snpu0", snpu0_cmu_init, snpu0_on, snpu0_save, snpu0_off, snpu0_status),
	PMUCAL_PD_DESC(PD_SNPU1, "blkpwr_snpu1", snpu1_cmu_init, snpu1_on, snpu1_save, snpu1_off, snpu1_status),
	PMUCAL_PD_DESC(PD_NPUMEM, "blkpwr_npumem", npumem_cmu_init, npumem_on, npumem_save, npumem_off, npumem_status),
	PMUCAL_PD_DESC(PD_UNPU, "blkpwr_unpu", unpu_cmu_init, unpu_on, unpu_save, unpu_off, unpu_status),
	PMUCAL_PD_DESC(PD_G3DIFPO, "blkpwr_g3difpo", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_ifpo_off, g3dcore_status),
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#else


enum pmucal_local_pdnum {
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[] = {
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#endif
