#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 19 12:07:44 2022
# Process ID: 178469
# Current directory: /home/ecelrc/students/nroy1/posit
# Command line: vivado
# Log file: /home/ecelrc/students/nroy1/posit/vivado.log
# Journal file: /home/ecelrc/students/nroy1/posit/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 6768.742 ; gain = 172.223 ; free physical = 155257 ; free virtual = 323348
update_compile_order -fileset sources_1
set_property top FP_to_posit [current_fileset]
update_compile_order -fileset sources_1
set_property top FP_to_posit_tb_v [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sim_2
reset_run synth_1
launch_runs synth_1 -jobs 32
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_left_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_right_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_mantovf' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'data_extract' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sub_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v:1]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_left_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_right_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_mantovf()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_extract()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sub_N()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v
[Tue Apr 19 12:10:14 2022] Launched synth_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Tue Apr 19 12:10:57 2022] Launched impl_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7017.801 ; gain = 0.000 ; free physical = 155042 ; free virtual = 323137
Restored from archive | CPU: 0.040000 secs | Memory: 0.259132 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7017.801 ; gain = 0.000 ; free physical = 155042 ; free virtual = 323137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7017.801 ; gain = 0.000 ; free physical = 155042 ; free virtual = 323137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7255.023 ; gain = 384.793 ; free physical = 154893 ; free virtual = 322988
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_operating_conditions -process maximum
report_power -file {/home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.pwr} -xpe {/home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.xpe} -rpx {/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/Power_FP_to_Posit_implementation.rpx} -name {power_1}
Command: report_power -file /home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.pwr -xpe /home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.xpe -rpx /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/Power_FP_to_Posit_implementation.rpx -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/FP_to_posit_tb_v_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/FP_to_posit_tb_v_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'FP_to_posit_tb_v' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
xvlog --incr --relax -prj FP_to_posit_tb_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/FP_to_posit_tb_v_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_to_posit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_to_posit_tb_v
WARNING: [VRFC 10-3380] identifier 'outfile' is used before its declaration [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FP_to_posit_tb_v_func_impl xil_defaultlib.FP_to_posit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'FP_to_posit' does not have a parameter named N [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'out' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.FP_to_posit
Compiling module xil_defaultlib.FP_to_posit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot FP_to_posit_tb_v_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/xsim.dir/FP_to_posit_tb_v_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 19 13:01:26 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FP_to_posit_tb_v_func_impl -key {Post-Implementation:sim_2:Functional:FP_to_posit_tb_v} -tclbatch {FP_to_posit_tb_v.tcl} -view {/home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg
source FP_to_posit_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "power_Posit_Mult_timing.saif"
# log_saif [get_objects -r *]
# run 1000ns
# close_saif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FP_to_posit_tb_v_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 8044.223 ; gain = 0.000 ; free physical = 155086 ; free virtual = 323092
set_property -name {xsim.simulate.saif} -value {power_FP_to_Posit_impl.saif} -objects [get_filesets sim_2]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 8058.781 ; gain = 0.000 ; free physical = 155033 ; free virtual = 323043
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/FP_to_posit_tb_v_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/FP_to_posit_tb_v_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'FP_to_posit_tb_v' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
xvlog --incr --relax -prj FP_to_posit_tb_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/FP_to_posit_tb_v_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_to_posit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_to_posit_tb_v
WARNING: [VRFC 10-3380] identifier 'outfile' is used before its declaration [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FP_to_posit_tb_v_func_impl xil_defaultlib.FP_to_posit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'FP_to_posit' does not have a parameter named N [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'out' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.FP_to_posit
Compiling module xil_defaultlib.FP_to_posit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot FP_to_posit_tb_v_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FP_to_posit_tb_v_func_impl -key {Post-Implementation:sim_2:Functional:FP_to_posit_tb_v} -tclbatch {FP_to_posit_tb_v.tcl} -view {/home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg
source FP_to_posit_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "power_FP_to_Posit_impl.saif"
# log_saif [get_objects -r *]
# run 1000ns
# close_saif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FP_to_posit_tb_v_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8058.781 ; gain = 0.000 ; free physical = 155008 ; free virtual = 323017
read_saif {/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_FP_to_Posit_impl.saif}
INFO: [Power 33-167] Parsing SAIF file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_FP_to_Posit_impl.saif
INFO: [Power 33-177] SAIF annotation done from file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_FP_to_Posit_impl.saif
INFO: [Power 33-26] Design nets matched = 247 of 247
report_power -file {/home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.pwr} -xpe {/home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.xpe} -rpx {/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/Power_FP_to_Posit_implementation.rpx} -name {power_2}
Command: report_power -file /home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.pwr -xpe /home/ecelrc/students/nroy1/posit/Posit_project/Power_FP_to_Posit_implementation.xpe -rpx /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/Power_FP_to_Posit_implementation.rpx -name power_2
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Posit_to_FP [current_fileset]
set_property top Posit_to_FP_tb_v [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_2
reset_run synth_1
launch_runs synth_1 -jobs 32
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_left_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_right_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_mantovf' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'data_extract' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sub_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v:1]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_left_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_right_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_mantovf()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_extract()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sub_N()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v
[Tue Apr 19 13:22:26 2022] Launched synth_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Tue Apr 19 13:23:23 2022] Launched impl_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8172.977 ; gain = 0.000 ; free physical = 154795 ; free virtual = 322804
Restored from archive | CPU: 0.030000 secs | Memory: 0.250549 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8172.977 ; gain = 0.000 ; free physical = 154795 ; free virtual = 322804
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8172.977 ; gain = 0.000 ; free physical = 154794 ; free virtual = 322803
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property -name {xsim.simulate.saif} -value {power_Posit_to_FP_impl.saif} -objects [get_filesets sim_2]
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/Posit_to_FP_tb_v_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/Posit_to_FP_tb_v_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'Posit_to_FP_tb_v' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
xvlog --incr --relax -prj Posit_to_FP_tb_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/Posit_to_FP_tb_v_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Posit_to_FP
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/Posit_to_FP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Posit_to_FP_tb_v
WARNING: [VRFC 10-3380] identifier 'outfile' is used before its declaration [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/Posit_to_FP_tb.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Posit_to_FP_tb_v_func_impl xil_defaultlib.Posit_to_FP_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Posit_to_FP' does not have a parameter named N [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/Posit_to_FP_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/Posit_to_FP_tb.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'out' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/Posit_to_FP_tb.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Posit_to_FP
Compiling module xil_defaultlib.Posit_to_FP_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot Posit_to_FP_tb_v_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/xsim.dir/Posit_to_FP_tb_v_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 19 13:25:59 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Posit_to_FP_tb_v_func_impl -key {Post-Implementation:sim_2:Functional:Posit_to_FP_tb_v} -tclbatch {Posit_to_FP_tb_v.tcl} -view {/home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg
WARNING: Simulation object /FP_to_posit_tb_v/in was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/clk was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/out was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/outfile was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/N was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/E was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/Bs was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/es was not found in the design.
source Posit_to_FP_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "power_Posit_to_FP_impl.saif"
# log_saif [get_objects -r *]
# run 1000ns
# close_saif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Posit_to_FP_tb_v_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 8172.977 ; gain = 0.000 ; free physical = 154681 ; free virtual = 322691
set_operating_conditions -process maximum
read_saif {/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_Posit_to_FP_impl.saif}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Power 33-167] Parsing SAIF file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_Posit_to_FP_impl.saif
INFO: [Power 33-177] SAIF annotation done from file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_Posit_to_FP_impl.saif
INFO: [Power 33-26] Design nets matched = 244 of 244
report_power -file {/home/ecelrc/students/nroy1/posit/Posit_project/Power_Posit_to_FP_implementation.pwr} -name {power_1}
Command: report_power -file /home/ecelrc/students/nroy1/posit/Posit_project/Power_Posit_to_FP_implementation.pwr -name power_1
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top posit_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top posit_adder_8bit_tb_v [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sim_2
reset_run synth_1
launch_runs synth_1 -jobs 32
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_left_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_right_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_mantovf' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'data_extract' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sub_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v:1]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_left_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_right_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_mantovf()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_extract()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sub_N()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v
[Tue Apr 19 13:30:00 2022] Launched synth_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Tue Apr 19 13:30:57 2022] Launched impl_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8217.992 ; gain = 0.000 ; free physical = 154709 ; free virtual = 322723
Restored from archive | CPU: 0.060000 secs | Memory: 0.713501 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8217.992 ; gain = 0.000 ; free physical = 154709 ; free virtual = 322723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8217.992 ; gain = 0.000 ; free physical = 154709 ; free virtual = 322723
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property -name {xsim.simulate.saif} -value {power_Posit_Adder_impl.saif} -objects [get_filesets sim_2]
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/posit_adder_8bit_tb_v_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/posit_adder_8bit_tb_v_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'posit_adder_8bit_tb_v' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
xvlog --incr --relax -prj posit_adder_8bit_tb_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/posit_adder_8bit_tb_v_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_adder
INFO: [VRFC 10-311] analyzing module sub_N__parameterized1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_adder_8bit_tb_v
INFO: [VRFC 10-2458] undeclared symbol inf, assumed default net type wire [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v:30]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot posit_adder_8bit_tb_v_func_impl xil_defaultlib.posit_adder_8bit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'posit_adder' does not have a parameter named N [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'in1' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.sub_N__parameterized1
Compiling module xil_defaultlib.posit_adder
Compiling module xil_defaultlib.posit_adder_8bit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot posit_adder_8bit_tb_v_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/xsim.dir/posit_adder_8bit_tb_v_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 19 13:36:44 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "posit_adder_8bit_tb_v_func_impl -key {Post-Implementation:sim_2:Functional:posit_adder_8bit_tb_v} -tclbatch {posit_adder_8bit_tb_v.tcl} -view {/home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg
WARNING: Simulation object /FP_to_posit_tb_v/in was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/clk was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/out was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/outfile was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/N was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/E was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/Bs was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/es was not found in the design.
source posit_adder_8bit_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "power_Posit_Adder_impl.saif"
# log_saif [get_objects -r *]
# run 1000ns
WARNING: File Pin1_8bit.txt referenced on /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Pin2_8bit.txt referenced on /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v at line 35 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Pout_8bit_ES4.txt referenced on /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_adder_8bit_tb.v at line 70 cannot be opened for reading. Please ensure that this file is available in the current working directory.
# close_saif
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 8217.992 ; gain = 0.000 ; free physical = 154105 ; free virtual = 322241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'posit_adder_8bit_tb_v_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 8217.992 ; gain = 0.000 ; free physical = 154105 ; free virtual = 322241
set_operating_conditions -process maximum
read_saif {/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_Posit_Adder_impl.saif}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Power 33-167] Parsing SAIF file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_Posit_Adder_impl.saif
WARNING: [Power 33-288] Design net 'in1[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'out[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'inf' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'zero' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'uut_sub_m2/c_carry_i_67_0[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'uut_sub_m2/c_carry_i_67_0[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'I4[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_145_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_146_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_147_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_148_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_149_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_154_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_155_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_156_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_157_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_90_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'c_carry_i_97_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'uut_sub_m2/e1[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'uut_sub_m2/e1[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'uut_sub_m2/e2[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'uut_sub_m2/e2[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in1_IBUF[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'uut_sub_m2/CO[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'in2_IBUF[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
INFO: [Common 17-14] Message 'Power 33-288' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Power 33-177] SAIF annotation done from file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/power_Posit_Adder_impl.saif
INFO: [Power 33-26] Design nets matched = 19 of 719
read_saif: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 8217.992 ; gain = 0.000 ; free physical = 154005 ; free virtual = 322141
report_power -file {/home/ecelrc/students/nroy1/posit/Posit_project/Power_Posit_Adder_implementation.pwr} -name {power_1}
Command: report_power -file /home/ecelrc/students/nroy1/posit/Posit_project/Power_Posit_Adder_implementation.pwr -name power_1
3% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top posit_mult [current_fileset]
update_compile_order -fileset sources_1
set_property top posit_mult_8bit_tb_v [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sim_2
reset_run synth_1
launch_runs synth_1 -jobs 32
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_left_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'DSR_right_N_S' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'add_mantovf' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'data_extract' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sub_N' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v:1]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:0] -->> '.xil_defaultlib.LOD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v:22]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:0] -->> '.xil_defaultlib.LZD' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_left_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_right_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LOD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/LZD_N.v
Duplicate found at line 22 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_N.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_mantovf()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/add_mantovf.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_extract()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/data_extract.v
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sub_N()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/posit_adder.v
	(Active) Duplicate found at line 1 of file /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/sub_N.v
[Tue Apr 19 13:41:24 2022] Launched synth_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Tue Apr 19 13:42:11 2022] Launched impl_1...
Run output will be captured here: /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8277.535 ; gain = 0.000 ; free physical = 154400 ; free virtual = 322514
Restored from archive | CPU: 0.050000 secs | Memory: 0.508919 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8277.535 ; gain = 0.000 ; free physical = 154400 ; free virtual = 322514
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8277.535 ; gain = 0.000 ; free physical = 154399 ; free virtual = 322514
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property -name {xsim.simulate.saif} -value {power_Posit_Mult_impl.saif} -objects [get_filesets sim_2]
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/posit_mult_8bit_tb_v_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/posit_mult_8bit_tb_v_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'posit_mult_8bit_tb_v' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
xvlog --incr --relax -prj posit_mult_8bit_tb_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/posit_mult_8bit_tb_v_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_mult
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_mult_8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_mult_8bit_tb_v
INFO: [VRFC 10-2458] undeclared symbol inf, assumed default net type wire [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_mult_8bit_tb.v:27]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_mult_8bit_tb.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot posit_mult_8bit_tb_v_func_impl xil_defaultlib.posit_mult_8bit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'in1' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_mult_8bit_tb.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.posit_mult
Compiling module xil_defaultlib.posit_mult_8bit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot posit_mult_8bit_tb_v_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim/xsim.dir/posit_mult_8bit_tb_v_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 19 13:45:08 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "posit_mult_8bit_tb_v_func_impl -key {Post-Implementation:sim_2:Functional:posit_mult_8bit_tb_v} -tclbatch {posit_mult_8bit_tb_v.tcl} -view {/home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ecelrc/students/nroy1/posit/Posit_project/FP_to_posit_tb_v_behav.wcfg
WARNING: Simulation object /FP_to_posit_tb_v/in was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/clk was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/out was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/outfile was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/N was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/E was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/Bs was not found in the design.
WARNING: Simulation object /FP_to_posit_tb_v/es was not found in the design.
source posit_mult_8bit_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "power_Posit_Mult_impl.saif"
# log_saif [get_objects -r *]
# run 1000ns
WARNING: File Pin1_8bit.txt referenced on /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_mult_8bit_tb.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Pin2_8bit.txt referenced on /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_mult_8bit_tb.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Pout_8bit_ES4.txt referenced on /home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/posit_mult_8bit_tb.v at line 67 cannot be opened for reading. Please ensure that this file is available in the current working directory.
# close_saif
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 8277.535 ; gain = 0.000 ; free physical = 154040 ; free virtual = 322276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'posit_mult_8bit_tb_v_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 8277.535 ; gain = 0.000 ; free physical = 154041 ; free virtual = 322276
set_operating_conditions -process maximum
report_power -file {/home/ecelrc/students/nroy1/posit/Posit_project/Power_Posit_Mult_implementation.pwr} -name {power_1}
Command: report_power -file /home/ecelrc/students/nroy1/posit/Posit_project/Power_Posit_Mult_implementation.pwr -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 13:57:43 2022...
