

Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Tue Apr 13 14:50:07 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         110625
FF:          101200
DSP:            649
BRAM:           363
SRL:          30208
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    4.698
Timing met
