$date
	Tue Aug  5 12:25:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_counter_tb $end
$var wire 4 ! A [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 $ A [3:0] $end
$scope module T1 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 & A $end
$upscope $end
$scope module T2 $end
$var wire 1 ' T $end
$var wire 1 ( clk $end
$var wire 1 # rst $end
$var reg 1 ) A $end
$upscope $end
$scope module T3 $end
$var wire 1 * T $end
$var wire 1 + clk $end
$var wire 1 # rst $end
$var reg 1 , A $end
$upscope $end
$scope module T4 $end
$var wire 1 - T $end
$var wire 1 . clk $end
$var wire 1 # rst $end
$var reg 1 / A $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
1-
0,
0+
1*
0)
0(
1'
0&
1%
b0 $
0#
0"
b0 !
$end
#5
1#
1"
#10
1(
b1 !
b1 $
1&
0"
#15
1"
#20
1+
1)
0(
b10 !
b10 $
0&
0"
#25
1"
#30
1(
b11 !
b11 $
1&
0"
#35
1"
#40
1.
1,
0+
0)
0(
b100 !
b100 $
0&
0"
#45
1"
#50
1(
b101 !
b101 $
1&
0"
#55
1"
#60
1+
1)
0(
b110 !
b110 $
0&
0"
#65
1"
#70
1(
b111 !
b111 $
1&
0"
#75
1"
#80
1/
0.
0,
0+
0)
0(
b1000 !
b1000 $
0&
0"
#85
1"
#90
1(
b1001 !
b1001 $
1&
0"
#95
1"
#100
1+
1)
0(
b1010 !
b1010 $
0&
0"
#105
1"
#110
1(
b1011 !
b1011 $
1&
0"
#115
1"
#120
1.
1,
0+
0)
0(
b1100 !
b1100 $
0&
0"
#125
1"
#130
1(
b1101 !
b1101 $
1&
0"
#135
1"
#140
1+
1)
0(
b1110 !
b1110 $
0&
0"
#145
1"
#150
1(
b1111 !
b1111 $
1&
0"
#155
1"
#160
0/
0.
0,
0+
0)
0(
b0 !
b0 $
0&
0"
#165
1"
#170
1(
b1 !
b1 $
1&
0"
#175
1"
#180
1+
1)
0(
b10 !
b10 $
0&
0"
#185
1"
#190
1(
b11 !
b11 $
1&
0"
#195
1"
#200
1.
1,
0+
0)
0(
b100 !
b100 $
0&
0"
