Archive Project report for TopDE
Wed Jun 19 14:54:22 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Wed Jun 19 14:54:22 2019 ;
; Revision Name          ; TopDE                                 ;
; Top-level Entity Name  ; TopDE                                 ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/Lab3_grupo3.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'TopDE.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Wed Jun 19 14:54:22 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


+-------------------------------------------------------------------+
; Files Archived                                                    ;
+-------------------------------------------------------------------+
; File Name                                                         ;
+-------------------------------------------------------------------+
; ADC/ADC_Interface.v                                               ;
; ADC/joystick/synthesis/../../joystick.qsys                        ;
; ADC/joystick/synthesis/../../joystick.sopcinfo                    ;
; ADC/joystick/synthesis/../joystick.cmp                            ;
; ADC/joystick/synthesis/joystick.debuginfo                         ;
; ADC/joystick/synthesis/joystick.qip                               ;
; ADC/joystick/synthesis/joystick.v                                 ;
; ADC/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v      ;
; ADC/joystick/synthesis/submodules/joystick_adc_mega_0.v           ;
; assignment_defaults.qdf                                           ;
; AudioCODEC/audio_clock.v                                          ;
; AudioCODEC/audio_converter.v                                      ;
; AudioCODEC/AudioCODEC_Interface.v                                 ;
; AudioCODEC/AudioVideo_PLL.v                                       ;
; AudioCODEC/I2C_AV_Config.v                                        ;
; AudioCODEC/I2C_Controller.v                                       ;
; AudioCODEC/PLL_Audio.cmp                                          ;
; AudioCODEC/PLL_Audio.qip                                          ;
; AudioCODEC/PLL_Audio.sip                                          ;
; AudioCODEC/PLL_Audio.spd                                          ;
; AudioCODEC/PLL_Audio.v                                            ;
; AudioCODEC/PLL_Audio/PLL_Audio_0002.qip                           ;
; AudioCODEC/PLL_Audio/PLL_Audio_0002.v                             ;
; AudioCODEC/PLL_Audio_sim/PLL_Audio.vo                             ;
; CPU/ALU.v                                                         ;
; CPU/BranchControl.v                                               ;
; CPU/Control_MULTI.v                                               ;
; CPU/Control_PIPEM.v                                               ;
; CPU/Control_UNI.v                                                 ;
; CPU/CPU.v                                                         ;
; CPU/CSRegisters.v                                                 ;
; CPU/Datapath_MULTI.v                                              ;
; CPU/Datapath_PIPEM.v                                              ;
; CPU/Datapath_UNI.v                                                ;
; CPU/FPULA/add_sub.cmp                                             ;
; CPU/FPULA/add_sub.qip                                             ;
; CPU/FPULA/add_sub.sip                                             ;
; CPU/FPULA/add_sub.spd                                             ;
; CPU/FPULA/add_sub.v                                               ;
; CPU/FPULA/add_sub/add_sub_0002.vhd                                ;
; CPU/FPULA/add_sub/dspba_library.vhd                               ;
; CPU/FPULA/add_sub/dspba_library_package.vhd                       ;
; CPU/FPULA/add_sub_sim/add_sub.vo                                  ;
; CPU/FPULA/comp_s.qip                                              ;
; CPU/FPULA/comp_s.v                                                ;
; CPU/FPULA/cvt_s_w.cmp                                             ;
; CPU/FPULA/cvt_s_w.qip                                             ;
; CPU/FPULA/cvt_s_w.sip                                             ;
; CPU/FPULA/cvt_s_w.spd                                             ;
; CPU/FPULA/cvt_s_w.v                                               ;
; CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd                                ;
; CPU/FPULA/cvt_s_w/dspba_library.vhd                               ;
; CPU/FPULA/cvt_s_w/dspba_library_package.vhd                       ;
; CPU/FPULA/cvt_s_w_sim/cvt_s_w.vo                                  ;
; CPU/FPULA/cvt_s_wu.cmp                                            ;
; CPU/FPULA/cvt_s_wu.qip                                            ;
; CPU/FPULA/cvt_s_wu.sip                                            ;
; CPU/FPULA/cvt_s_wu.spd                                            ;
; CPU/FPULA/cvt_s_wu.v                                              ;
; CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd                              ;
; CPU/FPULA/cvt_s_wu/dspba_library.vhd                              ;
; CPU/FPULA/cvt_s_wu/dspba_library_package.vhd                      ;
; CPU/FPULA/cvt_s_wu_sim/cvt_s_wu.vo                                ;
; CPU/FPULA/cvt_w_s.cmp                                             ;
; CPU/FPULA/cvt_w_s.qip                                             ;
; CPU/FPULA/cvt_w_s.sip                                             ;
; CPU/FPULA/cvt_w_s.spd                                             ;
; CPU/FPULA/cvt_w_s.v                                               ;
; CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd                                ;
; CPU/FPULA/cvt_w_s/dspba_library.vhd                               ;
; CPU/FPULA/cvt_w_s/dspba_library_package.vhd                       ;
; CPU/FPULA/cvt_w_s_sim/cvt_w_s.vo                                  ;
; CPU/FPULA/cvt_wu_s.cmp                                            ;
; CPU/FPULA/cvt_wu_s.qip                                            ;
; CPU/FPULA/cvt_wu_s.sip                                            ;
; CPU/FPULA/cvt_wu_s.spd                                            ;
; CPU/FPULA/cvt_wu_s.v                                              ;
; CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd                              ;
; CPU/FPULA/cvt_wu_s/dspba_library.vhd                              ;
; CPU/FPULA/cvt_wu_s/dspba_library_package.vhd                      ;
; CPU/FPULA/cvt_wu_s_sim/cvt_wu_s.vo                                ;
; CPU/FPULA/div_s.cmp                                               ;
; CPU/FPULA/div_s.qip                                               ;
; CPU/FPULA/div_s.sip                                               ;
; CPU/FPULA/div_s.spd                                               ;
; CPU/FPULA/div_s.v                                                 ;
; CPU/FPULA/div_s/div_s_0002.vhd                                    ;
; CPU/FPULA/div_s/div_s_0002_memoryC0_uid112_invTables_lutmem.hex   ;
; CPU/FPULA/div_s/div_s_0002_memoryC0_uid113_invTables_lutmem.hex   ;
; CPU/FPULA/div_s/div_s_0002_memoryC1_uid116_invTables_lutmem.hex   ;
; CPU/FPULA/div_s/div_s_0002_memoryC2_uid120_invTables_lutmem.hex   ;
; CPU/FPULA/div_s/dspba_library.vhd                                 ;
; CPU/FPULA/div_s/dspba_library_package.vhd                         ;
; CPU/FPULA/div_s_sim/div_s.vo                                      ;
; CPU/FPULA/div_s_sim/div_s_memoryC0_uid112_invTables_lutmem.hex    ;
; CPU/FPULA/div_s_sim/div_s_memoryC0_uid113_invTables_lutmem.hex    ;
; CPU/FPULA/div_s_sim/div_s_memoryC1_uid116_invTables_lutmem.hex    ;
; CPU/FPULA/div_s_sim/div_s_memoryC2_uid120_invTables_lutmem.hex    ;
; CPU/FPULA/fmax_s.cmp                                              ;
; CPU/FPULA/fmax_s.qip                                              ;
; CPU/FPULA/fmax_s.sip                                              ;
; CPU/FPULA/fmax_s.spd                                              ;
; CPU/FPULA/fmax_s.v                                                ;
; CPU/FPULA/fmax_s/dspba_library.vhd                                ;
; CPU/FPULA/fmax_s/dspba_library_package.vhd                        ;
; CPU/FPULA/fmax_s/fmax_s_0002.vhd                                  ;
; CPU/FPULA/fmax_s_sim/fmax_s.vo                                    ;
; CPU/FPULA/fmin_s.cmp                                              ;
; CPU/FPULA/fmin_s.qip                                              ;
; CPU/FPULA/fmin_s.sip                                              ;
; CPU/FPULA/fmin_s.spd                                              ;
; CPU/FPULA/fmin_s.v                                                ;
; CPU/FPULA/fmin_s/dspba_library.vhd                                ;
; CPU/FPULA/fmin_s/dspba_library_package.vhd                        ;
; CPU/FPULA/fmin_s/fmin_s_0002.vhd                                  ;
; CPU/FPULA/fmin_s_sim/fmin_s.vo                                    ;
; CPU/FPULA/FPALU.v                                                 ;
; CPU/FPULA/mul_s.cmp                                               ;
; CPU/FPULA/mul_s.qip                                               ;
; CPU/FPULA/mul_s.sip                                               ;
; CPU/FPULA/mul_s.spd                                               ;
; CPU/FPULA/mul_s.v                                                 ;
; CPU/FPULA/mul_s/dspba_library.vhd                                 ;
; CPU/FPULA/mul_s/dspba_library_package.vhd                         ;
; CPU/FPULA/mul_s/mul_s_0002.vhd                                    ;
; CPU/FPULA/mul_s_sim/mul_s.vo                                      ;
; CPU/FPULA/sqrt_s.cmp                                              ;
; CPU/FPULA/sqrt_s.qip                                              ;
; CPU/FPULA/sqrt_s.sip                                              ;
; CPU/FPULA/sqrt_s.spd                                              ;
; CPU/FPULA/sqrt_s.v                                                ;
; CPU/FPULA/sqrt_s/dspba_library.vhd                                ;
; CPU/FPULA/sqrt_s/dspba_library_package.vhd                        ;
; CPU/FPULA/sqrt_s/sqrt_s_0002.vhd                                  ;
; CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex ;
; CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex ;
; CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex ;
; CPU/FPULA/sqrt_s_sim/sqrt_s.vo                                    ;
; CPU/FPULA/sqrt_s_sim/sqrt_s_memoryC0_uid62_sqrtTables_lutmem.hex  ;
; CPU/FPULA/sqrt_s_sim/sqrt_s_memoryC1_uid65_sqrtTables_lutmem.hex  ;
; CPU/FPULA/sqrt_s_sim/sqrt_s_memoryC2_uid68_sqrtTables_lutmem.hex  ;
; CPU/FRegisters.v                                                  ;
; CPU/FwdHazardUnitM.v                                              ;
; CPU/ImmGen.v                                                      ;
; CPU/Registers.v                                                   ;
; de1_data.mif                                                      ;
; de1_text.mif                                                      ;
; Display7/decoder7.v                                               ;
; Display7/Display7_Interface.v                                     ;
; IrDA/IrDA_clk.v                                                   ;
; IrDA/IrDA_decoder.v                                               ;
; IrDA/IrDA_Interface.v                                             ;
; IrDA/IrDA_parameters.v                                            ;
; IrDA/IrDA_receiver.v                                              ;
; IrDA/IrDA_transmitter.v                                           ;
; lfsr/lfsr_interface.v                                             ;
; lfsr/LFSR_word.v                                                  ;
; Memoria/CodeMemory_Interface.v                                    ;
; Memoria/DataMemory_Interface.v                                    ;
; Memoria/MemLoad.v                                                 ;
; Memoria/Memory_Interface.v                                        ;
; Memoria/MemStore.v                                                ;
; Memoria/UserCodeBlock.qip                                         ;
; Memoria/UserCodeBlock.v                                           ;
; Memoria/UserDataBlock.qip                                         ;
; Memoria/UserDataBlock.v                                           ;
; Parametros.v                                                      ;
; PS2/Altera_UP_PS2_Command_Out.v                                   ;
; PS2/Altera_UP_PS2_Data_In.v                                       ;
; PS2/keyboard.v                                                    ;
; PS2/keyscan.v                                                     ;
; PS2/mouse_hugo.v                                                  ;
; PS2/MousePS2_Interface.v                                          ;
; PS2/PS2_Controller.v                                              ;
; PS2/scan2ascii.v                                                  ;
; PS2/tecladoPS2.v                                                  ;
; PS2/TecladoPS2_Interface.v                                        ;
; RISC-V.qpf                                                        ;
; RS232/async.v                                                     ;
; RS232/RS232_Interface.v                                           ;
; Sintetizador/Channel.sv                                           ;
; Sintetizador/Envelope.sv                                          ;
; Sintetizador/Filter.sv                                            ;
; Sintetizador/Note.sv                                              ;
; Sintetizador/notes.mif                                            ;
; Sintetizador/NoteTable.v                                          ;
; Sintetizador/Oscillator.sv                                        ;
; Sintetizador/sine.mif                                             ;
; Sintetizador/SineCalculator.sv                                    ;
; Sintetizador/SineTable.v                                          ;
; Sintetizador/Sintetizador.v                                       ;
; Sintetizador/Sintetizador_Interface.v                             ;
; Sintetizador/SynthControl.v                                       ;
; Sintetizador/Synthesizer.sv                                       ;
; Sintetizador/SyscallSynthControl.sv                               ;
; stopwatch/Stopwatch_divider_clk.v                                 ;
; stopwatch/STOPWATCH_Interface.v                                   ;
; Tempo/Break_Interface.v                                           ;
; Tempo/breaker.qip                                                 ;
; Tempo/breaker.v                                                   ;
; Tempo/CLOCK_Interface.v                                           ;
; Tempo/mono.v                                                      ;
; Tempo/oneshot.v                                                   ;
; Tempo/PLL_Main.cmp                                                ;
; Tempo/PLL_Main.qip                                                ;
; Tempo/PLL_Main.sip                                                ;
; Tempo/PLL_Main.spd                                                ;
; Tempo/PLL_Main.v                                                  ;
; Tempo/PLL_Main/PLL_Main_0002.qip                                  ;
; Tempo/PLL_Main/PLL_Main_0002.v                                    ;
; Tempo/PLL_Main_sim/PLL_Main.vo                                    ;
; Tempo/reset_delay.v                                               ;
; Testes/FPALU_tb.v                                                 ;
; Testes/FPULA.vwf                                                  ;
; Testes/TopDE_tb.v                                                 ;
; Testes/Waveform1.vwf                                              ;
; Testes/Waveform1_PIPE.vwf                                         ;
; Testes/Waveform1_PIPEtt.vwf                                       ;
; Testes/Waveform2.vwf                                              ;
; TopDE.out.sdc                                                     ;
; TopDE.qsf                                                         ;
; TopDE.v                                                           ;
; TopDE_assignment_defaults.qdf                                     ;
; VGA/frame0.mif                                                    ;
; VGA/frame1.mif                                                    ;
; VGA/HexFont.v                                                     ;
; VGA/MemoryVGA.qip                                                 ;
; VGA/MemoryVGA.v                                                   ;
; VGA/MemoryVGA1.qip                                                ;
; VGA/MemoryVGA1.v                                                  ;
; VGA/MemoryVGA1_bb.v                                               ;
; VGA/RegDisplay.v                                                  ;
; VGA/VGA_Audio_PLL.v                                               ;
; VGA/VGA_Interface.v                                               ;
; VGA/VgaAdapter.v                                                  ;
; VGA/VgaPll.cmp                                                    ;
; VGA/VgaPll.qip                                                    ;
; VGA/VgaPll.sip                                                    ;
; VGA/VgaPll.spd                                                    ;
; VGA/VgaPll.v                                                      ;
; VGA/VgaPll/VgaPll_0002.qip                                        ;
; VGA/VgaPll/VgaPll_0002.v                                          ;
; VGA/VgaPll_sim/VgaPll.vo                                          ;
+-------------------------------------------------------------------+


