Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sat Nov 04 03:33:16 2017
| Host             : acer running 64-bit major release  (build 9200)
| Command          : report_power -file AUDIO_FX_TOP_power_routed.rpt -pb AUDIO_FX_TOP_power_summary_routed.pb -rpx AUDIO_FX_TOP_power_routed.rpx
| Design           : AUDIO_FX_TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.236 |
| Dynamic (W)              | 0.164 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        3 |       --- |             --- |
| Slice Logic             |     0.059 |    13449 |       --- |             --- |
|   LUT as Logic          |     0.055 |     8324 |     20800 |           40.02 |
|   CARRY4                |     0.004 |     1397 |      8150 |           17.14 |
|   F7/F8 Muxes           |    <0.001 |      721 |     32600 |            2.21 |
|   Register              |    <0.001 |     1166 |     41600 |            2.80 |
|   BUFG                  |     0.000 |        4 |        32 |           12.50 |
|   Others                |     0.000 |       84 |       --- |             --- |
|   LUT as Shift Register |     0.000 |      944 |      9600 |            9.83 |
| Signals                 |     0.078 |     9685 |       --- |             --- |
| I/O                     |     0.021 |       57 |       106 |           53.77 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.236 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.153 |       0.143 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| AUDIO_FX_TOP       |     0.164 |
|   cc2              |    <0.001 |
|     mtc            |    <0.001 |
|   cc20k            |    <0.001 |
|     mtc            |    <0.001 |
|   ts               |     0.136 |
|     cc100          |    <0.001 |
|       mtc          |    <0.001 |
|     cc3b20k        |    <0.001 |
|       mtc          |    <0.001 |
|     cc3b30k        |    <0.001 |
|       mtc          |    <0.001 |
|     cc3b50k        |    <0.001 |
|       mtc          |    <0.001 |
|     ex             |     0.002 |
|       cc1rr        |    <0.001 |
|         mtc        |    <0.001 |
|       rng          |    <0.001 |
|       ss2          |    <0.001 |
|       st           |    <0.001 |
|         dd2        |     0.000 |
|     mpo            |    <0.001 |
|       ccview       |    <0.001 |
|         mtc        |    <0.001 |
|     mpt            |     0.003 |
|       ah2          |     0.001 |
|         cc2b100h   |    <0.001 |
|           mtc      |    <0.001 |
|         cc2b20kh   |    <0.001 |
|           mtc      |    <0.001 |
|       al2          |     0.001 |
|         cc2b100l   |    <0.001 |
|           mtc      |    <0.001 |
|         cc2b20kl   |    <0.001 |
|           mtc      |    <0.001 |
|       ao2          |    <0.001 |
|         cc2b300off |    <0.001 |
|           mtc      |    <0.001 |
|     t2             |     0.114 |
|       dtd          |     0.108 |
|       gs38         |    <0.001 |
|         cs         |    <0.001 |
|           sl       |     0.000 |
|         fc         |    <0.001 |
|           mtc      |    <0.001 |
|       gs40         |    <0.001 |
|         cs         |    <0.001 |
|           sl       |     0.000 |
|         fc         |    <0.001 |
|           mtc      |    <0.001 |
|       gs42         |    <0.001 |
|         cs         |    <0.001 |
|           sl       |     0.000 |
|         fc         |    <0.001 |
|           mtc      |    <0.001 |
|       gs43         |    <0.001 |
|         cs         |    <0.001 |
|           sl       |     0.000 |
|         fc         |    <0.001 |
|           mtc      |    <0.001 |
|       gs45         |    <0.001 |
|         cs         |    <0.001 |
|           sl       |     0.000 |
|         fc         |    <0.001 |
|           mtc      |    <0.001 |
|       ss           |    <0.001 |
|     t3             |     0.000 |
|     taskthreeb     |     0.014 |
|       dmg          |     0.011 |
|         U0         |     0.011 |
|   u1               |    <0.001 |
|   u2               |    <0.001 |
+--------------------+-----------+


