<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>ecp5_pcie_analyzer</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.python.pydev.PyDevBuilder</name>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.xtext.ui.shared.xtextBuilder</name>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.sigasi.hdt.vhdl.ui.vhdlNature</nature>
		<nature>org.eclipse.xtext.ui.shared.xtextNature</nature>
		<nature>org.python.pydev.pythonNature</nature>
		<nature>com.sigasi.hdt.verilog.ui.verilogNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>Common Libraries</name>
			<type>2</type>
			<locationURI>virtual:/virtual</locationURI>
		</link>
		<link>
			<name>Common Libraries/DRAG_REUSABLE_LIBRARIES_HERE.txt</name>
			<type>1</type>
			<locationURI>sigasiresource:/vhdl/readme.txt</locationURI>
		</link>
		<link>
			<name>Common Libraries/IEEE</name>
			<type>2</type>
			<locationURI>sigasiresource:/vhdl/2008/IEEE</locationURI>
		</link>
		<link>
			<name>Common Libraries/IEEE Synopsys</name>
			<type>2</type>
			<locationURI>sigasiresource:/vhdl/2008/IEEE%20Synopsys</locationURI>
		</link>
		<link>
			<name>Common Libraries/STD</name>
			<type>2</type>
			<locationURI>sigasiresource:/vhdl/2008/STD</locationURI>
		</link>
	</linkedResources>
</projectDescription>
