<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
    <vendor>litex</vendor>
    <name>SOC</name>
    <description><![CDATA[Litex SoC 2025-06-14 01:29:53]]></description>

    <addressUnitBits>8</addressUnitBits>
    <width>32</width>
    <size>32</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
    <resetMask>0xFFFFFFFF</resetMask>

    <peripherals>
        <peripheral>
            <name>RGB</name>
            <baseAddress>0xF0000000</baseAddress>
            <groupName>RGB</groupName>
            <registers>
                <register>
                    <name>OUT</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>out</name>
                            <msb>11</msb>
                            <bitRange>[11:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x4</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>CTRL</name>
            <baseAddress>0xF0000800</baseAddress>
            <groupName>CTRL</groupName>
            <registers>
                <register>
                    <name>RESET</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>soc_rst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write `1` to this register to reset the full SoC (Pulse Reset)]]></description>
                        </field>
                        <field>
                            <name>cpu_rst</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Write `1` to this register to reset the CPU(s) of the SoC (Hold Reset)]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SCRATCH</name>
                    <description><![CDATA[Use this register as a scratch space to verify that software read/write accesses
to the Wishbone/CSR bus are working correctly. The initial reset value of
0x1234578 can be used to verify endianness.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x12345678</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>scratch</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>BUS_ERRORS</name>
                    <description><![CDATA[Total number of Wishbone bus errors (timeouts) since start.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>bus_errors</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0xc</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>DDRPHY</name>
            <baseAddress>0xF0001000</baseAddress>
            <groupName>DDRPHY</groupName>
            <registers>
                <register>
                    <name>RST</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DLY_SEL</name>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dly_sel</name>
                            <msb>1</msb>
                            <bitRange>[1:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HALF_SYS8X_TAPS</name>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x10</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>half_sys8x_taps</name>
                            <msb>4</msb>
                            <bitRange>[4:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>WLEVEL_EN</name>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>wlevel_en</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>WLEVEL_STROBE</name>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>wlevel_strobe</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RDLY_DQ_RST</name>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rdly_dq_rst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RDLY_DQ_INC</name>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rdly_dq_inc</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RDLY_DQ_BITSLIP_RST</name>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rdly_dq_bitslip_rst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RDLY_DQ_BITSLIP</name>
                    <addressOffset>0x0020</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rdly_dq_bitslip</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>WDLY_DQ_BITSLIP_RST</name>
                    <addressOffset>0x0024</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>wdly_dq_bitslip_rst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>WDLY_DQ_BITSLIP</name>
                    <addressOffset>0x0028</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>wdly_dq_bitslip</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RDPHASE</name>
                    <addressOffset>0x002c</addressOffset>
                    <resetValue>0x02</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rdphase</name>
                            <msb>1</msb>
                            <bitRange>[1:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>WRPHASE</name>
                    <addressOffset>0x0030</addressOffset>
                    <resetValue>0x03</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>wrphase</name>
                            <msb>1</msb>
                            <bitRange>[1:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x34</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>IDENTIFIER_MEM</name>
            <baseAddress>0xF0001800</baseAddress>
            <groupName>IDENTIFIER_MEM</groupName>
            <registers>
                <register>
                    <name>IDENTIFIER_MEM</name>
                    <description><![CDATA[8 x 35-bit memory]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>identifier_mem</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x4</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>LEDS</name>
            <baseAddress>0xF0002000</baseAddress>
            <groupName>LEDS</groupName>
            <registers>
                <register>
                    <name>OUT</name>
                    <description><![CDATA[Led Output(s) Control.]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>out</name>
                            <msb>3</msb>
                            <bitRange>[3:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x4</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>SDRAM</name>
            <baseAddress>0xF0002800</baseAddress>
            <groupName>SDRAM</groupName>
            <registers>
                <register>
                    <name>DFII_CONTROL</name>
                    <description><![CDATA[Control DFI signals common to all phases]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x01</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sel</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>cke</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[DFI clock enable bus]]></description>
                        </field>
                        <field>
                            <name>odt</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[DFI on-die termination bus]]></description>
                        </field>
                        <field>
                            <name>reset_n</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                            <description><![CDATA[DFI clock reset bus]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_COMMAND</name>
                    <description><![CDATA[Control DFI signals on a single phase]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>cs</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[DFI chip select bus]]></description>
                        </field>
                        <field>
                            <name>we</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[DFI write enable bus]]></description>
                        </field>
                        <field>
                            <name>cas</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[DFI column address strobe bus]]></description>
                        </field>
                        <field>
                            <name>ras</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                            <description><![CDATA[DFI row address strobe bus]]></description>
                        </field>
                        <field>
                            <name>wren</name>
                            <msb>4</msb>
                            <bitRange>[4:4]</bitRange>
                            <lsb>4</lsb>
                            <description><![CDATA[DFI write data enable bus]]></description>
                        </field>
                        <field>
                            <name>rden</name>
                            <msb>5</msb>
                            <bitRange>[5:5]</bitRange>
                            <lsb>5</lsb>
                            <description><![CDATA[DFI read data enable bus]]></description>
                        </field>
                        <field>
                            <name>cs_top</name>
                            <msb>6</msb>
                            <bitRange>[6:6]</bitRange>
                            <lsb>6</lsb>
                            <description><![CDATA[DFI chip select bus for top half only]]></description>
                        </field>
                        <field>
                            <name>cs_bottom</name>
                            <msb>7</msb>
                            <bitRange>[7:7]</bitRange>
                            <lsb>7</lsb>
                            <description><![CDATA[DFI chip select bus for bottom half only]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_COMMAND_ISSUE</name>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_command_issue</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_ADDRESS</name>
                    <description><![CDATA[DFI address bus]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_address</name>
                            <msb>13</msb>
                            <bitRange>[13:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_BADDRESS</name>
                    <description><![CDATA[DFI bank address bus]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_baddress</name>
                            <msb>2</msb>
                            <bitRange>[2:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_WRDATA</name>
                    <description><![CDATA[DFI write data bus]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_wrdata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_RDDATA</name>
                    <description><![CDATA[DFI read data bus]]></description>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_rddata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI1_COMMAND</name>
                    <description><![CDATA[Control DFI signals on a single phase]]></description>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>cs</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[DFI chip select bus]]></description>
                        </field>
                        <field>
                            <name>we</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[DFI write enable bus]]></description>
                        </field>
                        <field>
                            <name>cas</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[DFI column address strobe bus]]></description>
                        </field>
                        <field>
                            <name>ras</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                            <description><![CDATA[DFI row address strobe bus]]></description>
                        </field>
                        <field>
                            <name>wren</name>
                            <msb>4</msb>
                            <bitRange>[4:4]</bitRange>
                            <lsb>4</lsb>
                            <description><![CDATA[DFI write data enable bus]]></description>
                        </field>
                        <field>
                            <name>rden</name>
                            <msb>5</msb>
                            <bitRange>[5:5]</bitRange>
                            <lsb>5</lsb>
                            <description><![CDATA[DFI read data enable bus]]></description>
                        </field>
                        <field>
                            <name>cs_top</name>
                            <msb>6</msb>
                            <bitRange>[6:6]</bitRange>
                            <lsb>6</lsb>
                            <description><![CDATA[DFI chip select bus for top half only]]></description>
                        </field>
                        <field>
                            <name>cs_bottom</name>
                            <msb>7</msb>
                            <bitRange>[7:7]</bitRange>
                            <lsb>7</lsb>
                            <description><![CDATA[DFI chip select bus for bottom half only]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI1_COMMAND_ISSUE</name>
                    <addressOffset>0x0020</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi1_command_issue</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI1_ADDRESS</name>
                    <description><![CDATA[DFI address bus]]></description>
                    <addressOffset>0x0024</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi1_address</name>
                            <msb>13</msb>
                            <bitRange>[13:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI1_BADDRESS</name>
                    <description><![CDATA[DFI bank address bus]]></description>
                    <addressOffset>0x0028</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi1_baddress</name>
                            <msb>2</msb>
                            <bitRange>[2:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI1_WRDATA</name>
                    <description><![CDATA[DFI write data bus]]></description>
                    <addressOffset>0x002c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi1_wrdata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI1_RDDATA</name>
                    <description><![CDATA[DFI read data bus]]></description>
                    <addressOffset>0x0030</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi1_rddata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI2_COMMAND</name>
                    <description><![CDATA[Control DFI signals on a single phase]]></description>
                    <addressOffset>0x0034</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>cs</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[DFI chip select bus]]></description>
                        </field>
                        <field>
                            <name>we</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[DFI write enable bus]]></description>
                        </field>
                        <field>
                            <name>cas</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[DFI column address strobe bus]]></description>
                        </field>
                        <field>
                            <name>ras</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                            <description><![CDATA[DFI row address strobe bus]]></description>
                        </field>
                        <field>
                            <name>wren</name>
                            <msb>4</msb>
                            <bitRange>[4:4]</bitRange>
                            <lsb>4</lsb>
                            <description><![CDATA[DFI write data enable bus]]></description>
                        </field>
                        <field>
                            <name>rden</name>
                            <msb>5</msb>
                            <bitRange>[5:5]</bitRange>
                            <lsb>5</lsb>
                            <description><![CDATA[DFI read data enable bus]]></description>
                        </field>
                        <field>
                            <name>cs_top</name>
                            <msb>6</msb>
                            <bitRange>[6:6]</bitRange>
                            <lsb>6</lsb>
                            <description><![CDATA[DFI chip select bus for top half only]]></description>
                        </field>
                        <field>
                            <name>cs_bottom</name>
                            <msb>7</msb>
                            <bitRange>[7:7]</bitRange>
                            <lsb>7</lsb>
                            <description><![CDATA[DFI chip select bus for bottom half only]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI2_COMMAND_ISSUE</name>
                    <addressOffset>0x0038</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi2_command_issue</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI2_ADDRESS</name>
                    <description><![CDATA[DFI address bus]]></description>
                    <addressOffset>0x003c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi2_address</name>
                            <msb>13</msb>
                            <bitRange>[13:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI2_BADDRESS</name>
                    <description><![CDATA[DFI bank address bus]]></description>
                    <addressOffset>0x0040</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi2_baddress</name>
                            <msb>2</msb>
                            <bitRange>[2:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI2_WRDATA</name>
                    <description><![CDATA[DFI write data bus]]></description>
                    <addressOffset>0x0044</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi2_wrdata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI2_RDDATA</name>
                    <description><![CDATA[DFI read data bus]]></description>
                    <addressOffset>0x0048</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi2_rddata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI3_COMMAND</name>
                    <description><![CDATA[Control DFI signals on a single phase]]></description>
                    <addressOffset>0x004c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>cs</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[DFI chip select bus]]></description>
                        </field>
                        <field>
                            <name>we</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[DFI write enable bus]]></description>
                        </field>
                        <field>
                            <name>cas</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[DFI column address strobe bus]]></description>
                        </field>
                        <field>
                            <name>ras</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                            <description><![CDATA[DFI row address strobe bus]]></description>
                        </field>
                        <field>
                            <name>wren</name>
                            <msb>4</msb>
                            <bitRange>[4:4]</bitRange>
                            <lsb>4</lsb>
                            <description><![CDATA[DFI write data enable bus]]></description>
                        </field>
                        <field>
                            <name>rden</name>
                            <msb>5</msb>
                            <bitRange>[5:5]</bitRange>
                            <lsb>5</lsb>
                            <description><![CDATA[DFI read data enable bus]]></description>
                        </field>
                        <field>
                            <name>cs_top</name>
                            <msb>6</msb>
                            <bitRange>[6:6]</bitRange>
                            <lsb>6</lsb>
                            <description><![CDATA[DFI chip select bus for top half only]]></description>
                        </field>
                        <field>
                            <name>cs_bottom</name>
                            <msb>7</msb>
                            <bitRange>[7:7]</bitRange>
                            <lsb>7</lsb>
                            <description><![CDATA[DFI chip select bus for bottom half only]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI3_COMMAND_ISSUE</name>
                    <addressOffset>0x0050</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi3_command_issue</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI3_ADDRESS</name>
                    <description><![CDATA[DFI address bus]]></description>
                    <addressOffset>0x0054</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi3_address</name>
                            <msb>13</msb>
                            <bitRange>[13:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI3_BADDRESS</name>
                    <description><![CDATA[DFI bank address bus]]></description>
                    <addressOffset>0x0058</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi3_baddress</name>
                            <msb>2</msb>
                            <bitRange>[2:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI3_WRDATA</name>
                    <description><![CDATA[DFI write data bus]]></description>
                    <addressOffset>0x005c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi3_wrdata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI3_RDDATA</name>
                    <description><![CDATA[DFI read data bus]]></description>
                    <addressOffset>0x0060</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi3_rddata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x64</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>TIMER0</name>
            <baseAddress>0xF0003000</baseAddress>
            <groupName>TIMER0</groupName>
            <registers>
                <register>
                    <name>LOAD</name>
                    <description><![CDATA[Load value when Timer is (re-)enabled. In One-Shot mode, the value written to
this register specifies the Timer's duration in clock cycles.]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>load</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RELOAD</name>
                    <description><![CDATA[Reload value when Timer reaches ``0``. In Periodic mode, the value written to
this register specify the Timer's period in clock cycles.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>reload</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EN</name>
                    <description><![CDATA[Enable flag of the Timer. Set this flag to ``1`` to enable/start the Timer.  Set
to ``0`` to disable the Timer.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>en</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UPDATE_VALUE</name>
                    <description><![CDATA[Update trigger for the current countdown value. A write to this register latches
the current countdown value to ``value`` register.]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>update_value</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>VALUE</name>
                    <description><![CDATA[Latched countdown value. This value is updated by writing to ``update_value``.]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>value</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the zero event trigger.  Writes
to this register have no effect.]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``zero`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_PENDING</name>
                    <description><![CDATA[When a  zero event occurs, the corresponding bit will be set in this register.
To clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `zero` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding zero events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``zero`` Event]]></description>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x20</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>timer0</name>
                <value>0</value>
            </interrupt>
        </peripheral>
        <peripheral>
            <name>UART</name>
            <baseAddress>0xF0003800</baseAddress>
            <groupName>UART</groupName>
            <registers>
                <register>
                    <name>RXTX</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxtx</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TXFULL</name>
                    <description><![CDATA[TX FIFO Full.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>txfull</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RXEMPTY</name>
                    <description><![CDATA[RX FIFO Empty.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxempty</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the rx event trigger.  Writes to
this register have no effect.]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``tx`` event]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Level of the ``rx`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_PENDING</name>
                    <description><![CDATA[When a  rx event occurs, the corresponding bit will be set in this register.  To
clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `tx` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[`1` if a `rx` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding rx events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``tx`` Event]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``rx`` Event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TXEMPTY</name>
                    <description><![CDATA[TX FIFO Empty.]]></description>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>txempty</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RXFULL</name>
                    <description><![CDATA[RX FIFO Full.]]></description>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxfull</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x20</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>uart</name>
                <value>1</value>
            </interrupt>
        </peripheral>
    </peripherals>
    <vendorExtensions>
        <memoryRegions>
            <memoryRegion>
                <name>VEXRISCV_DEBUG</name>
                <baseAddress>0xF00F0000</baseAddress>
                <size>0x00000100</size>
            </memoryRegion>
            <memoryRegion>
                <name>SRAM</name>
                <baseAddress>0x10000000</baseAddress>
                <size>0x00002000</size>
            </memoryRegion>
            <memoryRegion>
                <name>MAIN_RAM</name>
                <baseAddress>0x40000000</baseAddress>
                <size>0x10000000</size>
            </memoryRegion>
            <memoryRegion>
                <name>BIO</name>
                <baseAddress>0x90000000</baseAddress>
                <size>0x00010000</size>
            </memoryRegion>
            <memoryRegion>
                <name>CSR</name>
                <baseAddress>0xF0000000</baseAddress>
                <size>0x00010000</size>
            </memoryRegion>
        </memoryRegions>
        <constants>
            <constant name="CONFIG_CLOCK_FREQUENCY" value="50000000" />
            <constant name="CONFIG_CPU_HAS_INTERRUPT" value="None" />
            <constant name="CONFIG_CPU_RESET_ADDR" value="1073741824" />
            <constant name="CONFIG_CPU_HAS_DCACHE" value="None" />
            <constant name="CONFIG_CPU_HAS_ICACHE" value="None" />
            <constant name="CONFIG_CPU_TYPE_VEXRISCV" value="None" />
            <constant name="CONFIG_CPU_VARIANT_IMAC" value="None" />
            <constant name="CONFIG_CPU_HUMAN_NAME" value="VexRiscv_IMACDebug" />
            <constant name="CONFIG_CPU_NOP" value="nop" />
            <constant name="CONFIG_L2_SIZE" value="8192" />
            <constant name="CONFIG_CSR_DATA_WIDTH" value="32" />
            <constant name="CONFIG_CSR_ALIGNMENT" value="32" />
            <constant name="CONFIG_BUS_STANDARD" value="WISHBONE" />
            <constant name="CONFIG_BUS_DATA_WIDTH" value="32" />
            <constant name="CONFIG_BUS_ADDRESS_WIDTH" value="32" />
            <constant name="CONFIG_BUS_BURSTING" value="0" />
            <constant name="TIMER0_INTERRUPT" value="0" />
            <constant name="UART_INTERRUPT" value="1" />
        </constants>
    </vendorExtensions>
</device>