Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y6): (0,112,300,349)           | (X1,Y6): (113,216,300,349)         
| (X0,Y5): (0,112,250,299)           | (X1,Y5): (113,216,250,299)         
| (X0,Y4): (0,112,200,249)           | (X1,Y4): (113,216,200,249)         
| (X0,Y3): (0,112,150,199)           | (X1,Y3): (113,216,150,199)         
| (X0,Y2): (0,112,100,149)           | (X1,Y2): (113,216,100,149)         
| (X0,Y1): (0,112,50,99)             | (X1,Y1): (113,216,50,99)           
| (X0,Y0): (0,112,0,49)              | (X1,Y0): (113,216,0,49)            
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 3300     | 1500     | 30      | 60      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 3300     | 1500     | 30      | 60      
| (X0,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 2600     | 1200     | 30      | 60      
| (X0,Y3)               | 4           | 4           | 4        | 4         | 12       | 2         | 2600     | 1200     | 30      | 60      
| (X0,Y4)               | 4           | 4           | 4        | 4         | 12       | 2         | 3300     | 1500     | 30      | 60      
| (X0,Y5)               | 4           | 4           | 4        | 4         | 12       | 2         | 3300     | 1500     | 30      | 60      
| (X0,Y6)               | 4           | 4           | 4        | 4         | 12       | 2         | 3300     | 1500     | 30      | 60      
| (X1,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 2900     | 1300     | 40      | 60      
| (X1,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 2900     | 1300     | 40      | 60      
| (X1,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 2900     | 1300     | 40      | 60      
| (X1,Y3)               | 0           | 0           | 0        | 0         | 12       | 0         | 2825     | 1225     | 35      | 60      
| (X1,Y4)               | 0           | 0           | 0        | 0         | 12       | 0         | 2825     | 1225     | 35      | 60      
| (X1,Y5)               | 0           | 0           | 0        | 0         | 12       | 0         | 3000     | 1300     | 40      | 60      
| (X1,Y6)               | 0           | 0           | 0        | 0         | 12       | 0         | 3000     | 1300     | 40      | 60      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                              | Source Pin               | Source-Buffer Net             | Buffer Input Pin     | Buffer  Name                      | Buffer Output Pin     | Buffer-Load Net      | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds     | PMA_REFCLK_TO_FABRIC     | LinkMain/o_p_refck2core_0     | CLK                  | LinkMain/CLKBUFG_u/gopclkbufg     | CLKOUT                | LinkMain/o_usclk     |  ---                            |  ---            |  ---                     |  ---                         | 447             | 0                   
| Pll_50mhz/u_gpll/gpll_inst                                                                | CLKOUT0                  | clk_50                        | CLK                  | clkbufg_0/gopclkbufg              | CLKOUT                | ntclkbufg_0          |  ---                            |  ---            |  ---                     | (214,214,324,324)            | 1060            | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                               | Source Pin               | Source-Load Net               | Clock Region Of Source Site     | Source Site               | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds     | PMA_REFCLK_TO_FABRIC     | LinkMain/o_p_refck2core_0     | (X1,Y6)                         | HSSTHP_BUFDS_663_1856     | 1                      | 0                          
| Pll_50mhz/u_gpll/gpll_inst                                                                | CLKOUT0                  | clk_50                        |  ---                            |  ---                      | 1                      | 0                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Horizontal Clock Buffer Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                                 | Source Pin        | Source-Buffer Net              | Buffer Input Pin     | Buffer  Name                         | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_RCLK2FABRIC     | LinkMain/o_p_clk2core_rx_0     | CLKIN                | LinkMain/CLKBUFX_rx/clkbufc_inst     | CLKOUT                | LinkMain/rxclk      |  ---                            |  ---            |  ---                     | (214,214,324,324)            | 781             | 0                   
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_TCLK2FABRIC     | LinkMain/o_p_clk2core_tx_0     | CLKIN                | LinkMain/CLKBUFX_tx/clkbufc_inst     | CLKOUT                | LinkMain/txclk      |  ---                            |  ---            |  ---                     | (214,214,324,324)            | 161             | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Horizontal Clock Source Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                                  | Source Pin        | Source-Load Net                | Clock Region Of Source Site     | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_RCLK2FABRIC     | LinkMain/o_p_clk2core_rx_0     | (X1,Y6)                         | HSSTHP_664_1836     | 1                      | 0                          
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_TCLK2FABRIC     | LinkMain/o_p_clk2core_tx_0     | (X1,Y6)                         | HSSTHP_664_1836     | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                              | Source  Pin              | Source-Buffer Net             | Buffer Input Pin     | Buffer  Name                      | Buffer Output Pin     | Buffer-Load Net      | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds     | PMA_REFCLK_TO_FABRIC     | LinkMain/o_p_refck2core_0     | CLK                  | LinkMain/CLKBUFG_u/gopclkbufg     | CLKOUT                | LinkMain/o_usclk     | USCM_359_930     |  ---                     | (177,195,309,327)            | 359             | 0                   
| Pll_50mhz/u_gpll/gpll_inst                                                                | CLKOUT0                  | clk_50                        | CLK                  | clkbufg_0/gopclkbufg              | CLKOUT                | ntclkbufg_0          | USCM_359_882     |  ---                     | (173,214,322,346)            | 982             | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                               | Source  Pin              | Source-Load Net               | Source Site               | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds     | PMA_REFCLK_TO_FABRIC     | LinkMain/o_p_refck2core_0     | HSSTHP_BUFDS_663_1856     | 1                      | 0                          
| Pll_50mhz/u_gpll/gpll_inst                                                                | CLKOUT0                  | clk_50                        | GPLL_7_769                | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Horizontal Clock Buffer:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                                 | Source  Pin       | Source-Buffer Net              | Buffer Input Pin     | Buffer  Name                         | Buffer Output Pin     | Buffer-Load Net     | Buffer Site       | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_RCLK2FABRIC     | LinkMain/o_p_clk2core_rx_0     | CLKIN                | LinkMain/CLKBUFX_rx/clkbufc_inst     | CLKOUT                | LinkMain/rxclk      | HCKB_357_2016     |  ---                     | (180,214,312,331)            | 631             | 0                   
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_TCLK2FABRIC     | LinkMain/o_p_clk2core_tx_0     | CLKIN                | LinkMain/CLKBUFX_tx/clkbufc_inst     | CLKOUT                | LinkMain/txclk      | HCKB_357_2017     |  ---                     | (178,214,308,324)            | 153             | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Horizontal Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                                  | Source  Pin       | Source-Load Net                | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_RCLK2FABRIC     | LinkMain/o_p_clk2core_rx_0     | HSSTHP_664_1836     | 1                      | 0                          
| LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_TCLK2FABRIC     | LinkMain/o_p_clk2core_tx_0     | HSSTHP_664_1836     | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

