INFO-FLOW: Workspace /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1 opened at Thu Mar 13 12:49:58 EDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 11.03 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.35 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 11.48 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top -name=top 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling merged_conv_top.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang merged_conv_top.cpp -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1189] expected function body after function declarator (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:58:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:59:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:60:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:61:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:62:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:63:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:64:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:65:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:66:9)
ERROR: [HLS 207-1228] expected unqualified-id (merged_conv_top.cpp:68:1)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 7.95 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 8.06 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 19.59 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1 opened at Thu Mar 13 12:51:00 EDT 2025
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 2.64 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.83 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Command       create_platform done; 0.16 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.35 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top conv_via_tiling -name=conv_via_tiling 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling merged_conv_top.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang merged_conv_top.cpp -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1189] expected function body after function declarator (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:58:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:59:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:60:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:61:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:62:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:63:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:64:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:65:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:66:9)
ERROR: [HLS 207-1228] expected unqualified-id (merged_conv_top.cpp:68:1)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.89 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3.98 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 7.17 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1 opened at Thu Mar 13 12:51:47 EDT 2025
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 3.15 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.39 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.4 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Command       create_platform done; 0.21 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.46 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top conv_via_tiling -name=conv_via_tiling 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling merged_conv_top.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang merged_conv_top.cpp -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.69 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.96 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'localInH' (merged_conv_top.cpp:19:9)
WARNING: [HLS 207-5292] unused parameter 'localInW' (merged_conv_top.cpp:19:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.1 seconds. CPU system time: 2.1 seconds. Elapsed time: 31.31 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.g.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.82 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 2.29 sec.
Execute         run_link_or_opt -opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling -reflow-float-conversion -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.84 sec.
Execute         run_link_or_opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv_via_tiling -mllvm -hls-db-dir -mllvm /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 573 Compile/Link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 573 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 506 Unroll/Inline (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 422 Unroll/Inline (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 422 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 428 Unroll/Inline (step 3) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 428 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 409 Unroll/Inline (step 4) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 404 Array/Struct (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 404 Array/Struct (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 404 Array/Struct (step 3) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 404 Array/Struct (step 4) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 453 Array/Struct (step 5) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 453 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 451 Performance (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 451 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 487 Performance (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,305 Performance (step 3) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,305 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,135 Performance (step 4) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,177 HW Transforms (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,185 HW Transforms (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,185 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'out_dim(int, int, int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'ceil_div(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'min_value(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'conv_kernel(float (*) [23][23], float (*) [64][3][3], float (*) [7][7], int, int, int, int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_75_3> at merged_conv_top.cpp:75:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_192_29> at merged_conv_top.cpp:192:44 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_4> at merged_conv_top.cpp:27:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_174_26> at merged_conv_top.cpp:174:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_166_23> at merged_conv_top.cpp:166:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_151_20> at merged_conv_top.cpp:151:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_140_16> at merged_conv_top.cpp:140:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_118_11> at merged_conv_top.cpp:118:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_111_9> at merged_conv_top.cpp:111:43 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:29:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_6' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:30:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (merged_conv_top.cpp:29:38) in function 'conv_via_tiling' completely with a factor of 3 (merged_conv_top.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_6' (merged_conv_top.cpp:30:42) in function 'conv_via_tiling' completely with a factor of 3 (merged_conv_top.cpp:57:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_24_1'. (merged_conv_top.cpp:24:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:132:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:132:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:160:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:160:28)
INFO: [HLS 214-248] Applying array_partition to 'localW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (merged_conv_top.cpp:132:28)
INFO: [HLS 214-248] Applying array_partition to 'localIn': Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (merged_conv_top.cpp:160:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:74:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:149:44)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_192_29'(merged_conv_top.cpp:192:44) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:192:44)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.83 seconds. Elapsed time: 9.88 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv_via_tiling -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.1.bc to /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.58 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv_via_tiling' (merged_conv_top.cpp:24:33)...3 expression(s) balanced.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_74_2'(merged_conv_top.cpp:74:26) and 'VITIS_LOOP_75_3'(merged_conv_top.cpp:75:30) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(merged_conv_top.cpp:73:22) and 'VITIS_LOOP_74_2'(merged_conv_top.cpp:74:26) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_8'(merged_conv_top.cpp:109:39) and 'VITIS_LOOP_111_9'(merged_conv_top.cpp:111:43) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_107_7'(merged_conv_top.cpp:107:35) and 'VITIS_LOOP_109_8'(merged_conv_top.cpp:109:39) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_10'(merged_conv_top.cpp:117:36) and 'VITIS_LOOP_118_11'(merged_conv_top.cpp:118:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_15'(merged_conv_top.cpp:138:48) and 'VITIS_LOOP_140_16'(merged_conv_top.cpp:140:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_14'(merged_conv_top.cpp:136:44) and 'VITIS_LOOP_138_15'(merged_conv_top.cpp:138:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_134_13'(merged_conv_top.cpp:134:40) and 'VITIS_LOOP_136_14'(merged_conv_top.cpp:136:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_150_19'(merged_conv_top.cpp:150:48) and 'VITIS_LOOP_151_20'(merged_conv_top.cpp:151:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_149_18'(merged_conv_top.cpp:149:44) and 'VITIS_LOOP_150_19'(merged_conv_top.cpp:150:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_148_17'(merged_conv_top.cpp:148:40) and 'VITIS_LOOP_149_18'(merged_conv_top.cpp:149:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_164_22'(merged_conv_top.cpp:164:44) and 'VITIS_LOOP_166_23'(merged_conv_top.cpp:166:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_162_21'(merged_conv_top.cpp:162:40) and 'VITIS_LOOP_164_22'(merged_conv_top.cpp:164:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_173_25'(merged_conv_top.cpp:173:44) and 'VITIS_LOOP_174_26'(merged_conv_top.cpp:174:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_172_24'(merged_conv_top.cpp:172:40) and 'VITIS_LOOP_173_25'(merged_conv_top.cpp:173:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_3'(merged_conv_top.cpp:26:30) and 'VITIS_LOOP_27_4'(merged_conv_top.cpp:27:34) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_2'(merged_conv_top.cpp:25:26) and 'VITIS_LOOP_26_3'(merged_conv_top.cpp:26:30) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_191_28'(merged_conv_top.cpp:191:40) and 'VITIS_LOOP_192_29'(merged_conv_top.cpp:192:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_190_27'(merged_conv_top.cpp:190:36) and 'VITIS_LOOP_191_28'(merged_conv_top.cpp:191:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (merged_conv_top.cpp:74:26) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (merged_conv_top.cpp:73:22) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_8' (merged_conv_top.cpp:109:39) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_7' (merged_conv_top.cpp:107:35) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_10' (merged_conv_top.cpp:117:36) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_15' (merged_conv_top.cpp:138:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_14' (merged_conv_top.cpp:136:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_13' (merged_conv_top.cpp:134:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_19' (merged_conv_top.cpp:150:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_18' (merged_conv_top.cpp:149:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_17' (merged_conv_top.cpp:148:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_22' (merged_conv_top.cpp:164:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_21' (merged_conv_top.cpp:162:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_25' (merged_conv_top.cpp:173:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_24' (merged_conv_top.cpp:172:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (merged_conv_top.cpp:26:30) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (merged_conv_top.cpp:25:26) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_28' (merged_conv_top.cpp:191:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_27' (merged_conv_top.cpp:190:36) in function 'conv_via_tiling'.
Execute             auto_get_db
Command           transform done; 0.77 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.3.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.15 sec.
Command       elaborate done; 43.35 sec.
Execute       ap_eval exec zip -j /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv_via_tiling' ...
Execute         ap_set_top_model conv_via_tiling 
Execute         get_model_list conv_via_tiling -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv_via_tiling 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         get_model_list conv_via_tiling -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 conv_via_tiling
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
INFO-FLOW: Configuring Module : conv_via_tiling ...
Execute         set_default_model conv_via_tiling 
Execute         apply_spec_resource_limit conv_via_tiling 
INFO-FLOW: Model list for preprocess: conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 conv_via_tiling
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
INFO-FLOW: Preprocessing Module: conv_via_tiling ...
Execute         set_default_model conv_via_tiling 
Execute         cdfg_preprocess -model conv_via_tiling 
Execute         rtl_gen_preprocess conv_via_tiling 
INFO-FLOW: Model list for synthesis: conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 conv_via_tiling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_10_VITIS_LOOP_118_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 48, loop 'VITIS_LOOP_117_10_VITIS_LOOP_118_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 116, loop 'VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling 
Execute         schedule -model conv_via_tiling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling.
Execute         set_default_model conv_via_tiling 
Execute         bind -model conv_via_tiling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling.
Execute         get_model_list conv_via_tiling -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         rtl_gen_preprocess conv_via_tiling 
INFO-FLOW: Model list for RTL generation: conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 conv_via_tiling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11' pipeline 'VITIS_LOOP_117_10_VITIS_LOOP_118_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V' pipeline 'VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V' pipeline 'VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' pipeline 'VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' pipeline 'VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline 'VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' is 34955 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_3ns_2_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' pipeline 'VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling -top_prefix  -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/in_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/out_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/pad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_via_tiling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_ch', 'out_ch', 'H', 'W', 'input_r', 'weight', 'bias', 'output_r', 'stride' and 'pad' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_36ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32s_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling'.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localOut_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localW_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling 
Execute         gen_rtl conv_via_tiling -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling 
Execute         syn_report -csynth -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.adb 
Execute         db_write -model conv_via_tiling -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling 
Execute         export_constraint_db -f -tool general -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.constraint.tcl 
Execute         syn_report -designview -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.design.xml 
Execute         syn_report -csynthDesign -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth.rpt -MHOut /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -wcfg -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.protoinst 
Execute         sc_get_clocks conv_via_tiling 
Execute         sc_get_portdomain conv_via_tiling 
INFO-FLOW: Model list for RTL component generation: conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 conv_via_tiling
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_32s_32s_32_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32s_32s_32_1_1
INFO-FLOW: Found component conv_via_tiling_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model conv_via_tiling_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component conv_via_tiling_srem_32ns_32ns_32_36_1.
INFO-FLOW: Append model conv_via_tiling_srem_32ns_32ns_32_36_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component conv_via_tiling_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model conv_via_tiling_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_31ns_33ns_63_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_31ns_33ns_63_1_1
INFO-FLOW: Found component conv_via_tiling_mul_33s_32s_62_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_33s_32s_62_1_1
INFO-FLOW: Found component conv_via_tiling_urem_31ns_3ns_2_35_1.
INFO-FLOW: Append model conv_via_tiling_urem_31ns_3ns_2_35_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv_via_tiling_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component conv_via_tiling_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: Found component conv_via_tiling_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: Found component conv_via_tiling_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: Found component conv_via_tiling_mul_3ns_32s_35_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_3ns_32s_35_1_1
INFO-FLOW: Found component conv_via_tiling_urem_64s_3ns_2_68_1.
INFO-FLOW: Append model conv_via_tiling_urem_64s_3ns_2_68_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_31ns_32s_62_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_31ns_32s_62_1_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_31ns_32s_32_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_31ns_32s_32_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32ns_32ns_63_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_32ns_63_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32ns_36ns_68_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_36ns_68_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32ns_64ns_96_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_64ns_96_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32s_34ns_65_1_1
INFO-FLOW: Found component conv_via_tiling_sdiv_32ns_32s_32_36_seq_1.
INFO-FLOW: Append model conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
INFO-FLOW: Found component conv_via_tiling_localOut_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv_via_tiling_localOut_RAM_AUTO_1R1W
INFO-FLOW: Found component conv_via_tiling_localW_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv_via_tiling_localW_RAM_AUTO_1R1W
INFO-FLOW: Found component conv_via_tiling_mem1_m_axi.
INFO-FLOW: Append model conv_via_tiling_mem1_m_axi
INFO-FLOW: Found component conv_via_tiling_mem2_m_axi.
INFO-FLOW: Append model conv_via_tiling_mem2_m_axi
INFO-FLOW: Found component conv_via_tiling_control_s_axi.
INFO-FLOW: Append model conv_via_tiling_control_s_axi
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29
INFO-FLOW: Append model conv_via_tiling
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_32s_32s_32_1_1 conv_via_tiling_sdiv_32ns_32ns_32_36_1 conv_via_tiling_srem_32ns_32ns_32_36_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_5ns_7ns_11_1_1 conv_via_tiling_urem_5ns_3ns_2_9_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_31ns_33ns_63_1_1 conv_via_tiling_mul_33s_32s_62_1_1 conv_via_tiling_urem_31ns_3ns_2_35_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1 conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1 conv_via_tiling_mul_64ns_66ns_129_1_1 conv_via_tiling_sparsemux_7_2_32_1_1 conv_via_tiling_sparsemux_7_2_32_1_1 conv_via_tiling_sparsemux_7_2_32_1_1 conv_via_tiling_mul_3ns_32s_35_1_1 conv_via_tiling_urem_64s_3ns_2_68_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_31ns_32s_62_1_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_31ns_32s_32_1_1 conv_via_tiling_mul_32ns_32ns_63_1_1 conv_via_tiling_mul_32ns_32ns_64_1_1 conv_via_tiling_mul_32ns_36ns_68_1_1 conv_via_tiling_mul_32ns_64ns_96_1_1 conv_via_tiling_mul_32s_34ns_65_1_1 conv_via_tiling_sdiv_32ns_32s_32_36_seq_1 conv_via_tiling_localOut_RAM_AUTO_1R1W conv_via_tiling_localW_RAM_AUTO_1R1W conv_via_tiling_mem1_m_axi conv_via_tiling_mem2_m_axi conv_via_tiling_control_s_axi conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 conv_via_tiling
INFO-FLOW: Generating /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model conv_via_tiling_srem_32ns_32ns_32_36_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model conv_via_tiling_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_31ns_33ns_63_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_33s_32s_62_1_1
INFO-FLOW: To file: write model conv_via_tiling_urem_31ns_3ns_2_35_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv_via_tiling_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_3ns_32s_35_1_1
INFO-FLOW: To file: write model conv_via_tiling_urem_64s_3ns_2_68_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_31ns_32s_62_1_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_31ns_32s_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_32ns_63_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_36ns_68_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_64ns_96_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
INFO-FLOW: To file: write model conv_via_tiling_localOut_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv_via_tiling_localW_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv_via_tiling_mem1_m_axi
INFO-FLOW: To file: write model conv_via_tiling_mem2_m_axi
INFO-FLOW: To file: write model conv_via_tiling_control_s_axi
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29
INFO-FLOW: To file: write model conv_via_tiling
INFO-FLOW: Generating /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/vlog' tclDir='/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db' modelList='conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_32s_32s_32_1_1
conv_via_tiling_sdiv_32ns_32ns_32_36_1
conv_via_tiling_srem_32ns_32ns_32_36_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_5ns_7ns_11_1_1
conv_via_tiling_urem_5ns_3ns_2_9_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_33ns_63_1_1
conv_via_tiling_mul_33s_32s_62_1_1
conv_via_tiling_urem_31ns_3ns_2_35_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
conv_via_tiling_mul_64ns_66ns_129_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_mul_3ns_32s_35_1_1
conv_via_tiling_urem_64s_3ns_2_68_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_32s_62_1_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_32s_32_1_1
conv_via_tiling_mul_32ns_32ns_63_1_1
conv_via_tiling_mul_32ns_32ns_64_1_1
conv_via_tiling_mul_32ns_36ns_68_1_1
conv_via_tiling_mul_32ns_64ns_96_1_1
conv_via_tiling_mul_32s_34ns_65_1_1
conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
conv_via_tiling_localOut_RAM_AUTO_1R1W
conv_via_tiling_localW_RAM_AUTO_1R1W
conv_via_tiling_mem1_m_axi
conv_via_tiling_mem2_m_axi
conv_via_tiling_control_s_axi
conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9
conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11
conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V
conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V
conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23
conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26
conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4
conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29
conv_via_tiling
' expOnly='0'
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv_via_tiling_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_32s_32s_32_1_1
conv_via_tiling_sdiv_32ns_32ns_32_36_1
conv_via_tiling_srem_32ns_32ns_32_36_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_5ns_7ns_11_1_1
conv_via_tiling_urem_5ns_3ns_2_9_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_33ns_63_1_1
conv_via_tiling_mul_33s_32s_62_1_1
conv_via_tiling_urem_31ns_3ns_2_35_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
conv_via_tiling_mul_64ns_66ns_129_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_mul_3ns_32s_35_1_1
conv_via_tiling_urem_64s_3ns_2_68_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_32s_62_1_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_32s_32_1_1
conv_via_tiling_mul_32ns_32ns_63_1_1
conv_via_tiling_mul_32ns_32ns_64_1_1
conv_via_tiling_mul_32ns_36ns_68_1_1
conv_via_tiling_mul_32ns_64ns_96_1_1
conv_via_tiling_mul_32s_34ns_65_1_1
conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
conv_via_tiling_localOut_RAM_AUTO_1R1W
conv_via_tiling_localW_RAM_AUTO_1R1W
conv_via_tiling_mem1_m_axi
conv_via_tiling_mem2_m_axi
conv_via_tiling_control_s_axi
conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9
conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11
conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V
conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V
conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23
conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26
conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4
conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29
conv_via_tiling
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.dataonly.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.dataonly.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.dataonly.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.constraint.tcl 
Execute         sc_get_clocks conv_via_tiling 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/impl/misc/conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/impl/misc/conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME mem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME mem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME mem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME mem2 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv_via_tiling MODULE2INSTS {conv_via_tiling conv_via_tiling conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 grp_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_387 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 grp_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_fu_403 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 grp_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11_fu_408 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V_fu_423 conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 grp_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23_fu_436 conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V_fu_449 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 grp_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26_fu_470 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 grp_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_495 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 grp_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29_fu_525} INST2MODULE {conv_via_tiling conv_via_tiling grp_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_387 conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 grp_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_fu_403 conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 grp_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11_fu_408 conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 grp_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V_fu_423 conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23_fu_436 conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 grp_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V_fu_449 conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26_fu_470 conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 grp_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_495 conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 grp_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29_fu_525 conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29} INSTDATA {conv_via_tiling {DEPTH 1 CHILDREN {grp_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_387 grp_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_fu_403 grp_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11_fu_408 grp_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V_fu_423 grp_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23_fu_436 grp_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V_fu_449 grp_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26_fu_470 grp_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_495 grp_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29_fu_525}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_387 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_fu_403 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11_fu_408 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V_fu_423 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23_fu_436 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V_fu_449 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26_fu_470 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_495 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29_fu_525 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln75_fu_257_p2 SOURCE merged_conv_top.cpp:75 VARIABLE icmp_ln75 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_262_p2 SOURCE merged_conv_top.cpp:73 VARIABLE icmp_ln73 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_267_p2 SOURCE merged_conv_top.cpp:73 VARIABLE add_ln73_2 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_279_p2 SOURCE merged_conv_top.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_285_p2 SOURCE merged_conv_top.cpp:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln73_fu_290_p3 SOURCE merged_conv_top.cpp:73 VARIABLE select_ln73 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln73_fu_298_p2 SOURCE merged_conv_top.cpp:73 VARIABLE or_ln73 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln73_1_fu_304_p3 SOURCE merged_conv_top.cpp:73 VARIABLE select_ln73_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_324_p2 SOURCE merged_conv_top.cpp:73 VARIABLE add_ln73_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1366_fu_339_p2 SOURCE {} VARIABLE first_iter_1366 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln73_1_fu_345_p2 SOURCE merged_conv_top.cpp:73 VARIABLE or_ln73_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln73_2_fu_351_p3 SOURCE merged_conv_top.cpp:73 VARIABLE select_ln73_2 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_358_p2 SOURCE merged_conv_top.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_fu_364_p2 SOURCE merged_conv_top.cpp:74 VARIABLE xor_ln74 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln74_fu_370_p2 SOURCE merged_conv_top.cpp:74 VARIABLE or_ln74 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_mid1_fu_376_p2 SOURCE merged_conv_top.cpp:74 VARIABLE first_iter_1_mid1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_fu_382_p3 SOURCE merged_conv_top.cpp:74 VARIABLE select_ln74 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_1_fu_390_p3 SOURCE merged_conv_top.cpp:74 VARIABLE select_ln74_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_410_p2 SOURCE merged_conv_top.cpp:73 VARIABLE empty_41 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_435_p2 SOURCE merged_conv_top.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_fu_441_p3 SOURCE merged_conv_top.cpp:75 VARIABLE select_ln75 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_1_fu_449_p3 SOURCE merged_conv_top.cpp:75 VARIABLE select_ln75_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln75_1_fu_461_p2 SOURCE merged_conv_top.cpp:75 VARIABLE icmp_ln75_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_466_p2 SOURCE merged_conv_top.cpp:74 VARIABLE add_ln74_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln74_1_fu_476_p2 SOURCE merged_conv_top.cpp:74 VARIABLE icmp_ln74_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_2_fu_481_p2 SOURCE merged_conv_top.cpp:74 VARIABLE add_ln74_2 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_2_fu_487_p3 SOURCE merged_conv_top.cpp:74 VARIABLE select_ln74_2 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_114_p2 SOURCE merged_conv_top.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_120_p2 SOURCE merged_conv_top.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_138_p2 SOURCE merged_conv_top.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_144_p2 SOURCE merged_conv_top.cpp:109 VARIABLE icmp_ln109 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_150_p3 SOURCE merged_conv_top.cpp:107 VARIABLE select_ln107 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_fu_158_p2 SOURCE merged_conv_top.cpp:107 VARIABLE xor_ln107 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln111_fu_164_p2 SOURCE merged_conv_top.cpp:111 VARIABLE icmp_ln111 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln107_fu_170_p2 SOURCE merged_conv_top.cpp:107 VARIABLE and_ln107 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_1_fu_176_p3 SOURCE merged_conv_top.cpp:107 VARIABLE select_ln107_1 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_184_p2 SOURCE merged_conv_top.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_190_p2 SOURCE merged_conv_top.cpp:107 VARIABLE empty LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME block_out_w_i_mid2_fu_196_p3 SOURCE merged_conv_top.cpp:107 VARIABLE block_out_w_i_mid2 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_fu_204_p3 SOURCE merged_conv_top.cpp:109 VARIABLE select_ln109 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_277_p2 SOURCE merged_conv_top.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_283_p2 SOURCE merged_conv_top.cpp:109 VARIABLE add_ln109_1 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_1_fu_289_p3 SOURCE merged_conv_top.cpp:109 VARIABLE select_ln109_1 LOOP VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln118_fu_206_p2 SOURCE merged_conv_top.cpp:118 VARIABLE icmp_ln118 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln117_fu_211_p2 SOURCE merged_conv_top.cpp:117 VARIABLE icmp_ln117 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_216_p2 SOURCE merged_conv_top.cpp:117 VARIABLE add_ln117_1 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_296_p2 SOURCE merged_conv_top.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_fu_222_p3 SOURCE merged_conv_top.cpp:117 VARIABLE select_ln117 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_1_fu_302_p3 SOURCE merged_conv_top.cpp:117 VARIABLE select_ln117_1 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_335_p2 SOURCE merged_conv_top.cpp:117 VARIABLE empty LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 35 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_32ns_32ns_32_36_1_U13 SOURCE merged_conv_top.cpp:119 VARIABLE r_local LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 35 OPTYPE srem PRAGMA {} RTLNAME srem_32ns_32ns_32_36_1_U14 SOURCE merged_conv_top.cpp:120 VARIABLE c_local LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op srem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln122_fu_169_p0 SOURCE merged_conv_top.cpp:122 VARIABLE add_ln122 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U12 SOURCE merged_conv_top.cpp:122 VARIABLE mul_ln122 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_244_p2 SOURCE merged_conv_top.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_3_fu_250_p3 SOURCE merged_conv_top.cpp:118 VARIABLE i_3 LOOP VITIS_LOOP_117_10_VITIS_LOOP_118_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_fu_272_p2 SOURCE merged_conv_top.cpp:134 VARIABLE icmp_ln134 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_278_p2 SOURCE merged_conv_top.cpp:134 VARIABLE add_ln134_1 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_296_p2 SOURCE merged_conv_top.cpp:134 VARIABLE add_ln134 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln136_fu_302_p2 SOURCE merged_conv_top.cpp:136 VARIABLE icmp_ln136 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln134_fu_308_p3 SOURCE merged_conv_top.cpp:134 VARIABLE select_ln134 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln134_fu_316_p2 SOURCE merged_conv_top.cpp:134 VARIABLE xor_ln134 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_fu_322_p2 SOURCE merged_conv_top.cpp:140 VARIABLE icmp_ln140 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln138_fu_328_p2 SOURCE merged_conv_top.cpp:138 VARIABLE icmp_ln138 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln134_1_fu_334_p2 SOURCE merged_conv_top.cpp:134 VARIABLE and_ln134_1 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln134_1_fu_340_p3 SOURCE merged_conv_top.cpp:134 VARIABLE select_ln134_1 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_352_p2 SOURCE merged_conv_top.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_358_p2 SOURCE merged_conv_top.cpp:134 VARIABLE empty LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_i_mid277_fu_364_p3 SOURCE merged_conv_top.cpp:134 VARIABLE k_i_mid277 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten72_not_fu_372_p2 SOURCE merged_conv_top.cpp:138 VARIABLE exitcond_flatten72_not LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten72_mid2105_fu_378_p2 SOURCE merged_conv_top.cpp:136 VARIABLE not_exitcond_flatten72_mid2105 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln134_fu_384_p2 SOURCE merged_conv_top.cpp:134 VARIABLE and_ln134 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln140_mid282_fu_390_p2 SOURCE merged_conv_top.cpp:134 VARIABLE icmp_ln140_mid282 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_fu_396_p3 SOURCE merged_conv_top.cpp:136 VARIABLE select_ln136 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_404_p2 SOURCE merged_conv_top.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_61_fu_410_p2 SOURCE merged_conv_top.cpp:134 VARIABLE empty_61 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_62_fu_416_p2 SOURCE merged_conv_top.cpp:134 VARIABLE empty_62 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_j_mid2_fu_422_p3 SOURCE merged_conv_top.cpp:134 VARIABLE k_j_mid2 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln138_fu_430_p3 SOURCE merged_conv_top.cpp:138 VARIABLE select_ln138 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_450_p2 SOURCE merged_conv_top.cpp:136 VARIABLE empty_63 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_469_p2 SOURCE merged_conv_top.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_475_p2 SOURCE merged_conv_top.cpp:138 VARIABLE add_ln138_1 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln138_1_fu_481_p3 SOURCE merged_conv_top.cpp:138 VARIABLE select_ln138_1 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_489_p2 SOURCE merged_conv_top.cpp:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_1_fu_495_p3 SOURCE merged_conv_top.cpp:136 VARIABLE select_ln136_1 LOOP VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln148_fu_368_p2 SOURCE merged_conv_top.cpp:148 VARIABLE icmp_ln148 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_373_p2 SOURCE merged_conv_top.cpp:148 VARIABLE add_ln148_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_391_p2 SOURCE merged_conv_top.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_fu_397_p2 SOURCE merged_conv_top.cpp:149 VARIABLE icmp_ln149 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln148_fu_402_p3 SOURCE merged_conv_top.cpp:148 VARIABLE select_ln148 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_10394_fu_410_p2 SOURCE {} VARIABLE first_iter_10394 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln148_fu_416_p2 SOURCE merged_conv_top.cpp:148 VARIABLE or_ln148 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_9397_fu_422_p2 SOURCE {} VARIABLE first_iter_9397 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln148_1_fu_428_p2 SOURCE merged_conv_top.cpp:148 VARIABLE or_ln148_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln148_fu_434_p2 SOURCE merged_conv_top.cpp:148 VARIABLE xor_ln148 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_fu_440_p2 SOURCE merged_conv_top.cpp:151 VARIABLE icmp_ln151 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln150_fu_446_p2 SOURCE merged_conv_top.cpp:150 VARIABLE icmp_ln150 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln148_1_fu_452_p2 SOURCE merged_conv_top.cpp:148 VARIABLE and_ln148_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln148_1_fu_458_p3 SOURCE merged_conv_top.cpp:148 VARIABLE select_ln148_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_470_p2 SOURCE merged_conv_top.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln149_fu_476_p2 SOURCE merged_conv_top.cpp:149 VARIABLE or_ln149 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln149_fu_482_p3 SOURCE merged_conv_top.cpp:149 VARIABLE select_ln149 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_10_mid1_fu_490_p2 SOURCE merged_conv_top.cpp:149 VARIABLE first_iter_10_mid1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln149_1_fu_496_p3 SOURCE merged_conv_top.cpp:149 VARIABLE select_ln149_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln149_1_fu_504_p2 SOURCE merged_conv_top.cpp:149 VARIABLE or_ln149_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln149_fu_510_p2 SOURCE merged_conv_top.cpp:149 VARIABLE xor_ln149 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln149_2_fu_516_p2 SOURCE merged_conv_top.cpp:149 VARIABLE or_ln149_2 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln148_fu_522_p2 SOURCE merged_conv_top.cpp:148 VARIABLE and_ln148 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln149_fu_528_p2 SOURCE merged_conv_top.cpp:149 VARIABLE and_ln149 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln149_2_fu_534_p3 SOURCE merged_conv_top.cpp:149 VARIABLE select_ln149_2 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_542_p2 SOURCE merged_conv_top.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_56_fu_548_p2 SOURCE merged_conv_top.cpp:149 VARIABLE empty_56 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_57_fu_554_p2 SOURCE merged_conv_top.cpp:149 VARIABLE empty_57 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME kc_mid2_fu_560_p3 SOURCE merged_conv_top.cpp:149 VARIABLE kc_mid2 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_9_mid1_fu_568_p2 SOURCE merged_conv_top.cpp:150 VARIABLE first_iter_9_mid1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_9_mid2_fu_574_p3 SOURCE merged_conv_top.cpp:149 VARIABLE first_iter_9_mid2 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_fu_582_p3 SOURCE merged_conv_top.cpp:150 VARIABLE select_ln150 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_8_fu_590_p2 SOURCE merged_conv_top.cpp:149 VARIABLE first_iter_8 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_600_p2 SOURCE merged_conv_top.cpp:148 VARIABLE empty_58 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_629_p2 SOURCE merged_conv_top.cpp:148 VARIABLE empty_59 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_681_p2 SOURCE merged_conv_top.cpp:149 VARIABLE empty_53 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_687_p2 SOURCE merged_conv_top.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_693_p2 SOURCE merged_conv_top.cpp:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_1_fu_699_p3 SOURCE merged_conv_top.cpp:150 VARIABLE select_ln150_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_707_p2 SOURCE merged_conv_top.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln149_3_fu_713_p3 SOURCE merged_conv_top.cpp:149 VARIABLE select_ln149_3 LOOP VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln162_fu_261_p2 SOURCE merged_conv_top.cpp:162 VARIABLE icmp_ln162 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_267_p2 SOURCE merged_conv_top.cpp:162 VARIABLE add_ln162_1 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_434_p2 SOURCE merged_conv_top.cpp:162 VARIABLE add_ln162 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln164_fu_279_p2 SOURCE merged_conv_top.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln162_fu_285_p3 SOURCE merged_conv_top.cpp:162 VARIABLE select_ln162 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln162_fu_293_p2 SOURCE merged_conv_top.cpp:162 VARIABLE xor_ln162 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_fu_299_p2 SOURCE merged_conv_top.cpp:166 VARIABLE icmp_ln166 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln162_fu_305_p2 SOURCE merged_conv_top.cpp:162 VARIABLE and_ln162 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln162_1_fu_440_p3 SOURCE merged_conv_top.cpp:162 VARIABLE select_ln162_1 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_311_p2 SOURCE merged_conv_top.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_317_p2 SOURCE merged_conv_top.cpp:162 VARIABLE empty LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME block_in_w_k_mid2_fu_323_p3 SOURCE merged_conv_top.cpp:162 VARIABLE block_in_w_k_mid2 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln164_fu_331_p3 SOURCE merged_conv_top.cpp:164 VARIABLE select_ln164 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U53 SOURCE merged_conv_top.cpp:164 VARIABLE mul_ln164 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_462_p2 SOURCE merged_conv_top.cpp:168 VARIABLE add_ln168 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U54 SOURCE merged_conv_top.cpp:164 VARIABLE urem_ln164 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U55 SOURCE merged_conv_top.cpp:166 VARIABLE mul_ln166 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_1_fu_483_p2 SOURCE merged_conv_top.cpp:168 VARIABLE add_ln168_1 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U56 SOURCE merged_conv_top.cpp:166 VARIABLE urem_ln166 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_391_p2 SOURCE merged_conv_top.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_397_p2 SOURCE merged_conv_top.cpp:164 VARIABLE add_ln164_1 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln164_1_fu_403_p3 SOURCE merged_conv_top.cpp:164 VARIABLE select_ln164_1 LOOP VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln174_fu_415_p2 SOURCE merged_conv_top.cpp:174 VARIABLE icmp_ln174 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln172_fu_420_p2 SOURCE merged_conv_top.cpp:172 VARIABLE icmp_ln172 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_425_p2 SOURCE merged_conv_top.cpp:172 VARIABLE add_ln172_1 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_545_p2 SOURCE merged_conv_top.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln173_fu_434_p2 SOURCE merged_conv_top.cpp:173 VARIABLE icmp_ln173 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln172_fu_439_p3 SOURCE merged_conv_top.cpp:172 VARIABLE select_ln172 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln172_1_fu_447_p3 SOURCE merged_conv_top.cpp:172 VARIABLE select_ln172_1 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln174_1_fu_455_p2 SOURCE merged_conv_top.cpp:174 VARIABLE icmp_ln174_1 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln172_2_fu_460_p3 SOURCE merged_conv_top.cpp:172 VARIABLE select_ln172_2 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln172_3_fu_551_p3 SOURCE merged_conv_top.cpp:172 VARIABLE select_ln172_3 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_468_p2 SOURCE merged_conv_top.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln173_fu_474_p3 SOURCE merged_conv_top.cpp:173 VARIABLE select_ln173 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln173_1_fu_482_p3 SOURCE merged_conv_top.cpp:173 VARIABLE select_ln173_1 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_574_p2 SOURCE merged_conv_top.cpp:172 VARIABLE empty LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U68 SOURCE merged_conv_top.cpp:173 VARIABLE mul_ln173 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_608_p2 SOURCE merged_conv_top.cpp:178 VARIABLE add_ln178 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 34 OPTYPE urem PRAGMA {} RTLNAME urem_31ns_3ns_2_35_1_U71 SOURCE merged_conv_top.cpp:173 VARIABLE urem_ln173 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_622_p2 SOURCE merged_conv_top.cpp:173 VARIABLE empty_49 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_32s_62_1_1_U70 SOURCE merged_conv_top.cpp:173 VARIABLE empty_50 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME rev434_fu_640_p2 SOURCE merged_conv_top.cpp:173 VARIABLE rev434 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME notrhs_fu_646_p2 SOURCE merged_conv_top.cpp:173 VARIABLE notrhs LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U69 SOURCE merged_conv_top.cpp:174 VARIABLE mul_ln174 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_1_fu_668_p2 SOURCE merged_conv_top.cpp:178 VARIABLE add_ln178_1 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 34 OPTYPE urem PRAGMA {} RTLNAME urem_31ns_3ns_2_35_1_U72 SOURCE merged_conv_top.cpp:174 VARIABLE urem_ln174 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_674_p2 SOURCE merged_conv_top.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln177_fu_691_p2 SOURCE merged_conv_top.cpp:177 VARIABLE xor_ln177 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln177_fu_697_p2 SOURCE merged_conv_top.cpp:177 VARIABLE icmp_ln177 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln177_2_fu_702_p2 SOURCE merged_conv_top.cpp:177 VARIABLE and_ln177_2 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln177_fu_708_p2 SOURCE merged_conv_top.cpp:177 VARIABLE and_ln177 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln177_1_fu_714_p2 SOURCE merged_conv_top.cpp:177 VARIABLE and_ln177_1 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_720_p2 SOURCE merged_conv_top.cpp:179 VARIABLE add_ln179 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_502_p2 SOURCE merged_conv_top.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_508_p2 SOURCE merged_conv_top.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln173_2_fu_514_p3 SOURCE merged_conv_top.cpp:173 VARIABLE select_ln173_2 LOOP VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 12 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln27_fu_1346_p2 SOURCE merged_conv_top.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_1351_p2 SOURCE merged_conv_top.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_1356_p2 SOURCE merged_conv_top.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_1371_p2 SOURCE merged_conv_top.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_1377_p2 SOURCE merged_conv_top.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_1382_p3 SOURCE merged_conv_top.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_1_fu_1390_p3 SOURCE merged_conv_top.cpp:25 VARIABLE select_ln25_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln27_1_fu_1398_p2 SOURCE merged_conv_top.cpp:27 VARIABLE icmp_ln27_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_2_fu_1403_p3 SOURCE merged_conv_top.cpp:25 VARIABLE select_ln25_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_3_fu_1411_p3 SOURCE merged_conv_top.cpp:25 VARIABLE select_ln25_3 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_1423_p2 SOURCE merged_conv_top.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_fu_1429_p3 SOURCE merged_conv_top.cpp:26 VARIABLE select_ln26 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_1_fu_1437_p3 SOURCE merged_conv_top.cpp:26 VARIABLE select_ln26_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_32s_35_1_1_U130 SOURCE merged_conv_top.cpp:26 VARIABLE empty LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U115 SOURCE merged_conv_top.cpp:27 VARIABLE mul_ln27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_1673_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_1_fu_1591_p3 SOURCE merged_conv_top.cpp:27 VARIABLE select_ln27_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_fu_1599_p2 SOURCE merged_conv_top.cpp:27 VARIABLE xor_ln27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 67 OPTYPE urem PRAGMA {} RTLNAME urem_64s_3ns_2_68_1_U131 SOURCE merged_conv_top.cpp:27 VARIABLE urem_ln27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln27_fu_1740_p2 SOURCE merged_conv_top.cpp:27 VARIABLE sub_ln27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_fu_1746_p3 SOURCE merged_conv_top.cpp:27 VARIABLE select_ln27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_1678_p2 SOURCE merged_conv_top.cpp:26 VARIABLE empty_42 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U116 SOURCE merged_conv_top.cpp:27 VARIABLE mul_ln27_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_1702_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_1707_p2 SOURCE merged_conv_top.cpp:26 VARIABLE empty_43 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U117 SOURCE merged_conv_top.cpp:26 VARIABLE mul348 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_1731_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_32s_35_1_1_U132 SOURCE merged_conv_top.cpp:27 VARIABLE empty_44 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U118 SOURCE merged_conv_top.cpp:33 VARIABLE mul_ln33 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_3_fu_1857_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_3 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_4_fu_1875_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_4 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_5_fu_1893_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_5 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_1_fu_1631_p3 SOURCE merged_conv_top.cpp:33 VARIABLE select_ln33_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln33_fu_1639_p2 SOURCE merged_conv_top.cpp:33 VARIABLE xor_ln33 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 67 OPTYPE urem PRAGMA {} RTLNAME urem_64s_3ns_2_68_1_U133 SOURCE merged_conv_top.cpp:33 VARIABLE urem_ln33 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_fu_1775_p2 SOURCE merged_conv_top.cpp:33 VARIABLE sub_ln33 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_fu_1781_p3 SOURCE merged_conv_top.cpp:33 VARIABLE select_ln33 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U121 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U122 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U123 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_3 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U134 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_4 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U96 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_1788_p2 SOURCE merged_conv_top.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U119 SOURCE merged_conv_top.cpp:33 VARIABLE mul_ln33_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_6_fu_1911_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_6 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_7_fu_1929_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_7 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_8_fu_1947_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_8 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U124 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_5 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U125 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_6 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U126 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_7 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U135 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_8 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U107 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_s LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U97 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_1812_p2 SOURCE merged_conv_top.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U120 SOURCE merged_conv_top.cpp:33 VARIABLE mul_ln33_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_9_fu_1965_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_9 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_10_fu_1983_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_10 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_11_fu_2001_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_11 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U127 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_9 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U128 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_s LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U129 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_10 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U136 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_11 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U108 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_3 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U98 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U121 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_12 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U122 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_13 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U123 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_14 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U137 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_15 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U109 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_3 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U124 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_16 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U125 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_17 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U126 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_18 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U138 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_19 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U110 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_1_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U100 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_4 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U127 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_20 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U128 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_21 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U129 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_22 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U139 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_23 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U111 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_1_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_5 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U121 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_24 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U122 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_25 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U123 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_26 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U140 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U112 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U102 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_6 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U124 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_28 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U125 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_29 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U126 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_30 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U141 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_31 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U113 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_2_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U103 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_7 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U127 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_32 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U128 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_33 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U129 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_34 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U142 SOURCE merged_conv_top.cpp:33 VARIABLE tmp_35 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U114 SOURCE merged_conv_top.cpp:33 VARIABLE mul35_i_2_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U104 SOURCE merged_conv_top.cpp:33 VARIABLE sum_val_8 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U105 SOURCE merged_conv_top.cpp:36 VARIABLE add46_i LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_1530_p2 SOURCE merged_conv_top.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_1536_p2 SOURCE merged_conv_top.cpp:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_2_fu_1542_p3 SOURCE merged_conv_top.cpp:26 VARIABLE select_ln26_2 LOOP VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 143 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_424_p2 SOURCE merged_conv_top.cpp:190 VARIABLE empty LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_444_p2 SOURCE merged_conv_top.cpp:191 VARIABLE tmp LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U177 SOURCE merged_conv_top.cpp:191 VARIABLE tmp1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_224_p2 SOURCE merged_conv_top.cpp:191 VARIABLE empty_45 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln192_fu_290_p2 SOURCE merged_conv_top.cpp:192 VARIABLE icmp_ln192 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln190_fu_295_p2 SOURCE merged_conv_top.cpp:190 VARIABLE icmp_ln190 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_1_fu_300_p2 SOURCE merged_conv_top.cpp:190 VARIABLE add_ln190_1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_473_p2 SOURCE merged_conv_top.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln191_fu_306_p2 SOURCE merged_conv_top.cpp:191 VARIABLE icmp_ln191 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln190_fu_311_p3 SOURCE merged_conv_top.cpp:190 VARIABLE select_ln190 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln190_1_fu_319_p3 SOURCE merged_conv_top.cpp:190 VARIABLE select_ln190_1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1273_fu_483_p2 SOURCE merged_conv_top.cpp:190 VARIABLE p_mid1273 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln190_2_fu_500_p3 SOURCE merged_conv_top.cpp:190 VARIABLE select_ln190_2 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U177 SOURCE {} VARIABLE tmp1_mid1287 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_224_p2 SOURCE {} VARIABLE p_mid1289 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln192_1_fu_327_p2 SOURCE merged_conv_top.cpp:192 VARIABLE icmp_ln192_1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln190_3_fu_332_p3 SOURCE merged_conv_top.cpp:190 VARIABLE select_ln190_3 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln190_4_fu_530_p3 SOURCE merged_conv_top.cpp:190 VARIABLE select_ln190_4 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_340_p2 SOURCE merged_conv_top.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_fu_346_p3 SOURCE merged_conv_top.cpp:191 VARIABLE select_ln191 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_540_p2 SOURCE merged_conv_top.cpp:191 VARIABLE tmp_mid1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U177 SOURCE merged_conv_top.cpp:191 VARIABLE tmp1_mid1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_224_p2 SOURCE merged_conv_top.cpp:191 VARIABLE p_mid1253 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln190_5_fu_589_p3 SOURCE merged_conv_top.cpp:190 VARIABLE select_ln190_5 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_1_fu_606_p3 SOURCE merged_conv_top.cpp:191 VARIABLE select_ln191_1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_2_fu_354_p3 SOURCE merged_conv_top.cpp:191 VARIABLE select_ln191_2 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_17_fu_362_p2 SOURCE merged_conv_top.cpp:191 VARIABLE first_iter_17 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_368_p2 SOURCE merged_conv_top.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln192_2_fu_378_p2 SOURCE merged_conv_top.cpp:192 VARIABLE icmp_ln192_2 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_1_fu_383_p2 SOURCE merged_conv_top.cpp:191 VARIABLE add_ln191_1 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_3_fu_389_p3 SOURCE merged_conv_top.cpp:191 VARIABLE select_ln191_3 LOOP VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} conv_via_tiling {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localOut_U SOURCE merged_conv_top.cpp:106 VARIABLE localOut LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3136 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_U SOURCE merged_conv_top.cpp:132 VARIABLE localW LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_1_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_2_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_3_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_4_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_5_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_6_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_7_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_8_U SOURCE merged_conv_top.cpp:132 VARIABLE localW_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_1_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_2_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_3_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_4_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_5_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_6_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_7_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_8_U SOURCE merged_conv_top.cpp:160 VARIABLE localIn_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_611_p2 SOURCE ./common.h:29 VARIABLE add_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_623_p0 SOURCE ./common.h:29 VARIABLE add_ln29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 35 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_32ns_32s_32_36_seq_1_U202 SOURCE ./common.h:29 VARIABLE sdiv_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_h_fu_646_p2 SOURCE ./common.h:29 VARIABLE out_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_635_p0 SOURCE ./common.h:29 VARIABLE add_ln29_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 35 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_32ns_32s_32_36_seq_1_U203 SOURCE ./common.h:29 VARIABLE sdiv_ln29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_w_fu_652_p2 SOURCE ./common.h:29 VARIABLE out_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp366_fu_658_p2 SOURCE ./common.h:29 VARIABLE cmp366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp764_fu_664_p2 SOURCE ./common.h:29 VARIABLE cmp764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U193 SOURCE merged_conv_top.cpp:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_688_p3 SOURCE ./common.h:29 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_65_fu_695_p3 SOURCE ./common.h:29 VARIABLE empty_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U194 SOURCE merged_conv_top.cpp:44 VARIABLE mul_ln44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U197 SOURCE merged_conv_top.cpp:44 VARIABLE mul_ln44_1 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_715_p2 SOURCE ./common.h:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U200 SOURCE ./common.h:33 VARIABLE mul_ln33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_fu_725_p2 SOURCE ./common.h:33 VARIABLE sub_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln88_1_fu_759_p3 SOURCE merged_conv_top.cpp:88 VARIABLE select_ln88_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_3_fu_767_p2 SOURCE merged_conv_top.cpp:88 VARIABLE sub_ln88_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_773_p2 SOURCE ./common.h:33 VARIABLE add_ln33_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U201 SOURCE ./common.h:33 VARIABLE mul_ln33_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_5_fu_783_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln88_2_fu_817_p3 SOURCE merged_conv_top.cpp:88 VARIABLE select_ln88_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_4_fu_825_p2 SOURCE merged_conv_top.cpp:88 VARIABLE sub_ln88_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_831_p2 SOURCE ./common.h:33 VARIABLE add_ln33_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_1_fu_844_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_2_fu_863_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_ch_tiles_fu_883_p3 SOURCE ./common.h:33 VARIABLE out_ch_tiles LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_3_fu_891_p2 SOURCE ./common.h:33 VARIABLE add_ln33_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_3_fu_904_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_4_fu_923_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME in_ch_tiles_fu_943_p3 SOURCE ./common.h:33 VARIABLE in_ch_tiles LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_fu_954_p2 SOURCE merged_conv_top.cpp:88 VARIABLE sub_ln88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_1_fu_959_p2 SOURCE merged_conv_top.cpp:88 VARIABLE sub_ln88_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_fu_964_p3 SOURCE ./common.h:33 VARIABLE select_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_2_fu_972_p3 SOURCE ./common.h:33 VARIABLE select_ln33_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln88_fu_987_p2 SOURCE merged_conv_top.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_2_fu_992_p2 SOURCE merged_conv_top.cpp:88 VARIABLE add_ln88_2 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_5_fu_1010_p2 SOURCE merged_conv_top.cpp:88 VARIABLE sub_ln88_5 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1016_p2 SOURCE merged_conv_top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln88_1_fu_1024_p2 SOURCE merged_conv_top.cpp:88 VARIABLE icmp_ln88_1 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln88_fu_1029_p3 SOURCE merged_conv_top.cpp:88 VARIABLE select_ln88 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_fu_1036_p2 SOURCE merged_conv_top.cpp:88 VARIABLE xor_ln88 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_2_fu_1042_p2 SOURCE merged_conv_top.cpp:88 VARIABLE sub_ln88_2 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U198 SOURCE merged_conv_top.cpp:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_1049_p2 SOURCE merged_conv_top.cpp:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_6_fu_1066_p2 SOURCE merged_conv_top.cpp:88 VARIABLE sub_ln88_6 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_1072_p2 SOURCE merged_conv_top.cpp:92 VARIABLE sub_ln92 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln37_fu_1086_p2 SOURCE ./common.h:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tileH_fu_1092_p3 SOURCE ./common.h:37 VARIABLE tileH LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U199 SOURCE merged_conv_top.cpp:88 VARIABLE empty_66 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_67_fu_1100_p2 SOURCE merged_conv_top.cpp:88 VARIABLE empty_67 LOOP VITIS_LOOP_88_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_fu_1117_p2 SOURCE merged_conv_top.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_2_fu_1122_p2 SOURCE merged_conv_top.cpp:89 VARIABLE add_ln89_2 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_1_fu_1140_p2 SOURCE merged_conv_top.cpp:89 VARIABLE sub_ln89_1 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1158_p2 SOURCE merged_conv_top.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_1_fu_1163_p2 SOURCE merged_conv_top.cpp:89 VARIABLE icmp_ln89_1 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_fu_1169_p3 SOURCE merged_conv_top.cpp:89 VARIABLE select_ln89 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_fu_1218_p2 SOURCE merged_conv_top.cpp:89 VARIABLE xor_ln89 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_1177_p2 SOURCE merged_conv_top.cpp:89 VARIABLE sub_ln89 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U198 SOURCE merged_conv_top.cpp:89 VARIABLE mul_ln89 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_1223_p2 SOURCE merged_conv_top.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_1184_p2 SOURCE merged_conv_top.cpp:93 VARIABLE sub_ln93 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln37_1_fu_1199_p2 SOURCE ./common.h:37 VARIABLE icmp_ln37_1 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tileW_fu_1205_p3 SOURCE ./common.h:37 VARIABLE tileW LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U198 SOURCE ./common.h:37 VARIABLE mul83 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp29252_fu_1229_p2 SOURCE ./common.h:37 VARIABLE cmp29252 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_32_1_1_U192 SOURCE merged_conv_top.cpp:89 VARIABLE empty_68 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_69_fu_1213_p2 SOURCE merged_conv_top.cpp:89 VARIABLE empty_69 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_70_fu_1234_p3 SOURCE ./common.h:37 VARIABLE empty_70 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U194 SOURCE merged_conv_top.cpp:89 VARIABLE mul_ln89_1 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U195 SOURCE merged_conv_top.cpp:89 VARIABLE mul_ln89_2 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln100_fu_1275_p2 SOURCE merged_conv_top.cpp:100 VARIABLE icmp_ln100 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_1280_p2 SOURCE merged_conv_top.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_1294_p2 SOURCE merged_conv_top.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln102_fu_1304_p2 SOURCE merged_conv_top.cpp:102 VARIABLE icmp_ln102 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln102_fu_1309_p2 SOURCE merged_conv_top.cpp:102 VARIABLE xor_ln102 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln102_fu_1315_p2 SOURCE merged_conv_top.cpp:102 VARIABLE sub_ln102 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cur_out_ch_fu_1320_p3 SOURCE merged_conv_top.cpp:102 VARIABLE cur_out_ch LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U194 SOURCE merged_conv_top.cpp:102 VARIABLE mul_ln102 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln127_fu_1339_p2 SOURCE merged_conv_top.cpp:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_1344_p2 SOURCE merged_conv_top.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_1358_p2 SOURCE merged_conv_top.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln129_fu_1368_p2 SOURCE merged_conv_top.cpp:129 VARIABLE icmp_ln129 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln129_fu_1373_p2 SOURCE merged_conv_top.cpp:129 VARIABLE xor_ln129 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln129_fu_1379_p2 SOURCE merged_conv_top.cpp:129 VARIABLE sub_ln129 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cur_in_ch_fu_1384_p3 SOURCE merged_conv_top.cpp:129 VARIABLE cur_in_ch LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp16237_fu_1396_p2 SOURCE merged_conv_top.cpp:129 VARIABLE cmp16237 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln148_fu_1411_p2 SOURCE merged_conv_top.cpp:129 VARIABLE mul_ln148 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_1441_p2 SOURCE merged_conv_top.cpp:127 VARIABLE empty_71 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_72_fu_1448_p3 SOURCE merged_conv_top.cpp:129 VARIABLE empty_72 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_1464_p2 SOURCE merged_conv_top.cpp:129 VARIABLE add_ln129_1 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_36ns_68_1_1_U196 SOURCE merged_conv_top.cpp:129 VARIABLE mul_ln129 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U197 SOURCE merged_conv_top.cpp:172 VARIABLE mul_ln172 LOOP VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_1480_p2 SOURCE merged_conv_top.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_24_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_1486_p2 SOURCE merged_conv_top.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U197 SOURCE merged_conv_top.cpp:190 VARIABLE mul_ln190 LOOP VITIS_LOOP_100_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 203 BRAM 158 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (2):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location merged_conv_top.cpp:132:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc merged_conv_top.cpp:132:28 msg_body {array_partition dim=4 type=complete  variable=localW 1 conv_via_tiling merged_conv_top.cpp:132:28 localW}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location merged_conv_top.cpp:160:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc merged_conv_top.cpp:160:28 msg_body {array_partition dim=2 type=cyclic factor=3 variable=localIn 1 conv_via_tiling merged_conv_top.cpp:160:28 localIn}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_via_tiling.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_via_tiling.
Execute         syn_report -model conv_via_tiling -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 9.18 sec.
Command     csynth_design done; 52.72 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1 opened at Thu Mar 13 13:03:09 EDT 2025
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 4.26 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.25 sec.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.61 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 4.63 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Command       create_platform done; 0.22 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.46 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top conv_via_tiling -name=conv_via_tiling 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling merged_conv_top.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang merged_conv_top.cpp -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.4 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'localInH' (merged_conv_top.cpp:19:9)
WARNING: [HLS 207-5292] unused parameter 'localInW' (merged_conv_top.cpp:19:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.42 seconds. CPU system time: 2 seconds. Elapsed time: 31.68 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/merged_conv_top.g.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 2.18 sec.
Execute         run_link_or_opt -opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling -reflow-float-conversion -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.26 sec.
Execute         run_link_or_opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv_via_tiling -mllvm -hls-db-dir -mllvm /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 574 Compile/Link /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 574 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 507 Unroll/Inline (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 507 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 423 Unroll/Inline (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 431 Unroll/Inline (step 3) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 431 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 419 Unroll/Inline (step 4) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 419 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 414 Array/Struct (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 414 Array/Struct (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 414 Array/Struct (step 3) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 414 Array/Struct (step 4) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 463 Array/Struct (step 5) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 463 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 461 Performance (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 461 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 497 Performance (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 497 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,315 Performance (step 3) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,315 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,145 Performance (step 4) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,187 HW Transforms (step 1) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,194 HW Transforms (step 2) /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,194 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'out_dim(int, int, int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'ceil_div(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'min_value(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:58:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_4> at merged_conv_top.cpp:28:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_3> at merged_conv_top.cpp:77:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_194_29> at merged_conv_top.cpp:194:44 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_176_26> at merged_conv_top.cpp:176:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_168_23> at merged_conv_top.cpp:168:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_153_20> at merged_conv_top.cpp:153:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_142_16> at merged_conv_top.cpp:142:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_120_11> at merged_conv_top.cpp:120:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_9> at merged_conv_top.cpp:113:43 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_5' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:30:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:31:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_5' (merged_conv_top.cpp:30:38) in function 'conv_kernel' completely with a factor of 3 (merged_conv_top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (merged_conv_top.cpp:31:42) in function 'conv_kernel' completely with a factor of 3 (merged_conv_top.cpp:22:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_25_1'. (merged_conv_top.cpp:25:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:134:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:134:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:162:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:162:28)
INFO: [HLS 214-248] Applying array_partition to 'localW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (merged_conv_top.cpp:134:28)
INFO: [HLS 214-248] Applying array_partition to 'localIn': Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (merged_conv_top.cpp:162:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:76:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:151:44)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_194_29'(merged_conv_top.cpp:194:44) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:194:44)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.94 seconds. CPU system time: 0.81 seconds. Elapsed time: 9.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv_via_tiling -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.g.1.bc to /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.6 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv_via_tiling' (merged_conv_top.cpp:29:33)...3 expression(s) balanced.
Command           transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_2'(merged_conv_top.cpp:76:26) and 'VITIS_LOOP_77_3'(merged_conv_top.cpp:77:30) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_75_1'(merged_conv_top.cpp:75:22) and 'VITIS_LOOP_76_2'(merged_conv_top.cpp:76:26) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_111_8'(merged_conv_top.cpp:111:39) and 'VITIS_LOOP_113_9'(merged_conv_top.cpp:113:43) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_7'(merged_conv_top.cpp:109:35) and 'VITIS_LOOP_111_8'(merged_conv_top.cpp:111:39) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_10'(merged_conv_top.cpp:119:36) and 'VITIS_LOOP_120_11'(merged_conv_top.cpp:120:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_140_15'(merged_conv_top.cpp:140:48) and 'VITIS_LOOP_142_16'(merged_conv_top.cpp:142:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_14'(merged_conv_top.cpp:138:44) and 'VITIS_LOOP_140_15'(merged_conv_top.cpp:140:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_13'(merged_conv_top.cpp:136:40) and 'VITIS_LOOP_138_14'(merged_conv_top.cpp:138:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_152_19'(merged_conv_top.cpp:152:48) and 'VITIS_LOOP_153_20'(merged_conv_top.cpp:153:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_151_18'(merged_conv_top.cpp:151:44) and 'VITIS_LOOP_152_19'(merged_conv_top.cpp:152:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_150_17'(merged_conv_top.cpp:150:40) and 'VITIS_LOOP_151_18'(merged_conv_top.cpp:151:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_166_22'(merged_conv_top.cpp:166:44) and 'VITIS_LOOP_168_23'(merged_conv_top.cpp:168:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_164_21'(merged_conv_top.cpp:164:40) and 'VITIS_LOOP_166_22'(merged_conv_top.cpp:166:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_175_25'(merged_conv_top.cpp:175:44) and 'VITIS_LOOP_176_26'(merged_conv_top.cpp:176:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_174_24'(merged_conv_top.cpp:174:40) and 'VITIS_LOOP_175_25'(merged_conv_top.cpp:175:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_193_28'(merged_conv_top.cpp:193:40) and 'VITIS_LOOP_194_29'(merged_conv_top.cpp:194:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_192_27'(merged_conv_top.cpp:192:36) and 'VITIS_LOOP_193_28'(merged_conv_top.cpp:193:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_3'(merged_conv_top.cpp:27:30) and 'VITIS_LOOP_28_4'(merged_conv_top.cpp:28:34) in function 'conv_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_2'(merged_conv_top.cpp:26:26) and 'VITIS_LOOP_27_3'(merged_conv_top.cpp:27:30) in function 'conv_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_2' (merged_conv_top.cpp:76:26) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (merged_conv_top.cpp:75:22) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_8' (merged_conv_top.cpp:111:39) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_7' (merged_conv_top.cpp:109:35) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_10' (merged_conv_top.cpp:119:36) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_15' (merged_conv_top.cpp:140:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_14' (merged_conv_top.cpp:138:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_13' (merged_conv_top.cpp:136:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_19' (merged_conv_top.cpp:152:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_18' (merged_conv_top.cpp:151:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_17' (merged_conv_top.cpp:150:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_22' (merged_conv_top.cpp:166:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_21' (merged_conv_top.cpp:164:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_175_25' (merged_conv_top.cpp:175:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_174_24' (merged_conv_top.cpp:174:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_28' (merged_conv_top.cpp:193:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_27' (merged_conv_top.cpp:192:36) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (merged_conv_top.cpp:27:30) in function 'conv_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_2' (merged_conv_top.cpp:26:26) in function 'conv_kernel'.
Execute             auto_get_db
Command           transform done; 0.73 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.3.bc -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.06 sec.
Command       elaborate done; 43.09 sec.
Execute       ap_eval exec zip -j /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv_via_tiling' ...
Execute         ap_set_top_model conv_via_tiling 
Execute         get_model_list conv_via_tiling -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv_via_tiling 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         preproc_iomode -model conv_kernel 
Execute         preproc_iomode -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         preproc_iomode -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         get_model_list conv_via_tiling -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 conv_kernel conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 conv_via_tiling
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
INFO-FLOW: Configuring Module : conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 ...
Execute         set_default_model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         apply_spec_resource_limit conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO-FLOW: Configuring Module : conv_kernel ...
Execute         set_default_model conv_kernel 
Execute         apply_spec_resource_limit conv_kernel 
INFO-FLOW: Configuring Module : conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         apply_spec_resource_limit conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
INFO-FLOW: Configuring Module : conv_via_tiling ...
Execute         set_default_model conv_via_tiling 
Execute         apply_spec_resource_limit conv_via_tiling 
INFO-FLOW: Model list for preprocess: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 conv_kernel conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 conv_via_tiling
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
INFO-FLOW: Preprocessing Module: conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 ...
Execute         set_default_model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         cdfg_preprocess -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         rtl_gen_preprocess conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO-FLOW: Preprocessing Module: conv_kernel ...
Execute         set_default_model conv_kernel 
Execute         cdfg_preprocess -model conv_kernel 
Execute         rtl_gen_preprocess conv_kernel 
INFO-FLOW: Preprocessing Module: conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 ...
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         cdfg_preprocess -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
INFO-FLOW: Preprocessing Module: conv_via_tiling ...
Execute         set_default_model conv_via_tiling 
Execute         cdfg_preprocess -model conv_via_tiling 
Execute         rtl_gen_preprocess conv_via_tiling 
INFO-FLOW: Model list for synthesis: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 conv_kernel conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 conv_via_tiling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_10_VITIS_LOOP_120_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 48, loop 'VITIS_LOOP_119_10_VITIS_LOOP_120_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         schedule -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 116, loop 'VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.
Execute         set_default_model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         bind -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.bind.adb -f 
INFO-FLOW: Finish binding conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_kernel 
Execute         schedule -model conv_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling conv_kernel.
Execute         set_default_model conv_kernel 
Execute         bind -model conv_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.bind.adb -f 
INFO-FLOW: Finish binding conv_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         schedule -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.
Execute         set_default_model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         bind -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_via_tiling 
Execute         schedule -model conv_via_tiling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.sched.adb -f 
INFO-FLOW: Finish scheduling conv_via_tiling.
Execute         set_default_model conv_via_tiling 
Execute         bind -model conv_via_tiling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.bind.adb -f 
INFO-FLOW: Finish binding conv_via_tiling.
Execute         get_model_list conv_via_tiling -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         rtl_gen_preprocess conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         rtl_gen_preprocess conv_kernel 
Execute         rtl_gen_preprocess conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         rtl_gen_preprocess conv_via_tiling 
INFO-FLOW: Model list for RTL generation: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 conv_kernel conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 conv_via_tiling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' pipeline 'VITIS_LOOP_119_10_VITIS_LOOP_120_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V' pipeline 'VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V' pipeline 'VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' pipeline 'VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' pipeline 'VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline 'VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' is 34955 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_3ns_2_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         gen_rtl conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute         syn_report -csynth -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.adb 
Execute         db_write -model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_kernel -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_kernel -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_kernel 
Execute         gen_rtl conv_kernel -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_kernel 
Execute         syn_report -csynth -model conv_kernel -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_kernel_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_kernel -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_kernel_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_kernel -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_kernel -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.adb 
Execute         db_write -model conv_kernel -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_kernel -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -top_prefix conv_via_tiling_ -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' pipeline 'VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         gen_rtl conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
Execute         syn_report -csynth -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.adb 
Execute         db_write -model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_via_tiling -top_prefix  -sub_prefix conv_via_tiling_ -mg_file /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/in_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/out_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/pad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_via_tiling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_ch', 'out_ch', 'H', 'W', 'input_r', 'weight', 'bias', 'output_r', 'stride' and 'pad' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_36ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32s_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling'.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localOut_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localW_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_via_tiling -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/vhdl/conv_via_tiling 
Execute         gen_rtl conv_via_tiling -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/verilog/conv_via_tiling 
Execute         syn_report -csynth -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/conv_via_tiling_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model conv_via_tiling -f -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.adb 
Execute         db_write -model conv_via_tiling -bindview -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_via_tiling -p /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling 
Execute         export_constraint_db -f -tool general -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.constraint.tcl 
Execute         syn_report -designview -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.design.xml 
Execute         syn_report -csynthDesign -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth.rpt -MHOut /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -wcfg -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv_via_tiling -o /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.protoinst 
Execute         sc_get_clocks conv_via_tiling 
Execute         sc_get_portdomain conv_via_tiling 
INFO-FLOW: Model list for RTL component generation: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 conv_kernel conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 conv_via_tiling
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_32s_32s_32_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32s_32s_32_1_1
INFO-FLOW: Found component conv_via_tiling_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model conv_via_tiling_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component conv_via_tiling_srem_32ns_32ns_32_36_1.
INFO-FLOW: Append model conv_via_tiling_srem_32ns_32ns_32_36_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component conv_via_tiling_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model conv_via_tiling_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_31ns_33ns_63_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_31ns_33ns_63_1_1
INFO-FLOW: Found component conv_via_tiling_mul_33s_32s_62_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_33s_32s_62_1_1
INFO-FLOW: Found component conv_via_tiling_urem_31ns_3ns_2_35_1.
INFO-FLOW: Append model conv_via_tiling_urem_31ns_3ns_2_35_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv_via_tiling_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component conv_via_tiling_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: Found component conv_via_tiling_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: Found component conv_via_tiling_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: Found component conv_via_tiling_mul_3ns_32s_35_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_3ns_32s_35_1_1
INFO-FLOW: Found component conv_via_tiling_urem_64s_3ns_2_68_1.
INFO-FLOW: Append model conv_via_tiling_urem_64s_3ns_2_68_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_kernel] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_32ns_64_1_1
INFO-FLOW: Handling components in module [conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_31ns_32s_62_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_31ns_32s_62_1_1
INFO-FLOW: Found component conv_via_tiling_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_via_tiling] ... 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.tcl 
INFO-FLOW: Found component conv_via_tiling_mul_31ns_32s_32_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_31ns_32s_32_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32ns_32ns_63_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_32ns_63_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32ns_36ns_68_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_36ns_68_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32ns_64ns_96_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32ns_64ns_96_1_1
INFO-FLOW: Found component conv_via_tiling_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model conv_via_tiling_mul_32s_34ns_65_1_1
INFO-FLOW: Found component conv_via_tiling_sdiv_32ns_32s_32_36_seq_1.
INFO-FLOW: Append model conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
INFO-FLOW: Found component conv_via_tiling_localOut_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv_via_tiling_localOut_RAM_AUTO_1R1W
INFO-FLOW: Found component conv_via_tiling_localW_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv_via_tiling_localW_RAM_AUTO_1R1W
INFO-FLOW: Found component conv_via_tiling_mem1_m_axi.
INFO-FLOW: Append model conv_via_tiling_mem1_m_axi
INFO-FLOW: Found component conv_via_tiling_mem2_m_axi.
INFO-FLOW: Append model conv_via_tiling_mem2_m_axi
INFO-FLOW: Found component conv_via_tiling_control_s_axi.
INFO-FLOW: Append model conv_via_tiling_control_s_axi
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26
INFO-FLOW: Append model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4
INFO-FLOW: Append model conv_kernel
INFO-FLOW: Append model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29
INFO-FLOW: Append model conv_via_tiling
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_32s_32s_32_1_1 conv_via_tiling_sdiv_32ns_32ns_32_36_1 conv_via_tiling_srem_32ns_32ns_32_36_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_5ns_7ns_11_1_1 conv_via_tiling_urem_5ns_3ns_2_9_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_31ns_33ns_63_1_1 conv_via_tiling_mul_33s_32s_62_1_1 conv_via_tiling_urem_31ns_3ns_2_35_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1 conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1 conv_via_tiling_mul_64ns_66ns_129_1_1 conv_via_tiling_sparsemux_7_2_32_1_1 conv_via_tiling_sparsemux_7_2_32_1_1 conv_via_tiling_sparsemux_7_2_32_1_1 conv_via_tiling_mul_3ns_32s_35_1_1 conv_via_tiling_urem_64s_3ns_2_68_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_32ns_32ns_64_1_1 conv_via_tiling_mul_31ns_32s_62_1_1 conv_via_tiling_flow_control_loop_pipe_sequential_init conv_via_tiling_mul_31ns_32s_32_1_1 conv_via_tiling_mul_32ns_32ns_63_1_1 conv_via_tiling_mul_32ns_36ns_68_1_1 conv_via_tiling_mul_32ns_64ns_96_1_1 conv_via_tiling_mul_32s_34ns_65_1_1 conv_via_tiling_sdiv_32ns_32s_32_36_seq_1 conv_via_tiling_localOut_RAM_AUTO_1R1W conv_via_tiling_localW_RAM_AUTO_1R1W conv_via_tiling_mem1_m_axi conv_via_tiling_mem2_m_axi conv_via_tiling_control_s_axi conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 conv_kernel conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 conv_via_tiling
INFO-FLOW: Generating /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model conv_via_tiling_srem_32ns_32ns_32_36_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model conv_via_tiling_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_31ns_33ns_63_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_33s_32s_62_1_1
INFO-FLOW: To file: write model conv_via_tiling_urem_31ns_3ns_2_35_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv_via_tiling_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_3ns_32s_35_1_1
INFO-FLOW: To file: write model conv_via_tiling_urem_64s_3ns_2_68_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_31ns_32s_62_1_1
INFO-FLOW: To file: write model conv_via_tiling_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_via_tiling_mul_31ns_32s_32_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_32ns_63_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_36ns_68_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32ns_64ns_96_1_1
INFO-FLOW: To file: write model conv_via_tiling_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
INFO-FLOW: To file: write model conv_via_tiling_localOut_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv_via_tiling_localW_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv_via_tiling_mem1_m_axi
INFO-FLOW: To file: write model conv_via_tiling_mem2_m_axi
INFO-FLOW: To file: write model conv_via_tiling_control_s_axi
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26
INFO-FLOW: To file: write model conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4
INFO-FLOW: To file: write model conv_kernel
INFO-FLOW: To file: write model conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29
INFO-FLOW: To file: write model conv_via_tiling
INFO-FLOW: Generating /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/vlog' tclDir='/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db' modelList='conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_32s_32s_32_1_1
conv_via_tiling_sdiv_32ns_32ns_32_36_1
conv_via_tiling_srem_32ns_32ns_32_36_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_5ns_7ns_11_1_1
conv_via_tiling_urem_5ns_3ns_2_9_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_33ns_63_1_1
conv_via_tiling_mul_33s_32s_62_1_1
conv_via_tiling_urem_31ns_3ns_2_35_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
conv_via_tiling_mul_64ns_66ns_129_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_mul_3ns_32s_35_1_1
conv_via_tiling_urem_64s_3ns_2_68_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_32ns_32ns_64_1_1
conv_via_tiling_mul_31ns_32s_62_1_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_32s_32_1_1
conv_via_tiling_mul_32ns_32ns_63_1_1
conv_via_tiling_mul_32ns_36ns_68_1_1
conv_via_tiling_mul_32ns_64ns_96_1_1
conv_via_tiling_mul_32s_34ns_65_1_1
conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
conv_via_tiling_localOut_RAM_AUTO_1R1W
conv_via_tiling_localW_RAM_AUTO_1R1W
conv_via_tiling_mem1_m_axi
conv_via_tiling_mem2_m_axi
conv_via_tiling_control_s_axi
conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3
conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9
conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V
conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V
conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23
conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26
conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4
conv_kernel
conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29
conv_via_tiling
' expOnly='0'
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.compgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv_via_tiling_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_32s_32s_32_1_1
conv_via_tiling_sdiv_32ns_32ns_32_36_1
conv_via_tiling_srem_32ns_32ns_32_36_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_5ns_7ns_11_1_1
conv_via_tiling_urem_5ns_3ns_2_9_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_33ns_63_1_1
conv_via_tiling_mul_33s_32s_62_1_1
conv_via_tiling_urem_31ns_3ns_2_35_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1
conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1
conv_via_tiling_mul_64ns_66ns_129_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_sparsemux_7_2_32_1_1
conv_via_tiling_mul_3ns_32s_35_1_1
conv_via_tiling_urem_64s_3ns_2_68_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_32ns_32ns_64_1_1
conv_via_tiling_mul_31ns_32s_62_1_1
conv_via_tiling_flow_control_loop_pipe_sequential_init
conv_via_tiling_mul_31ns_32s_32_1_1
conv_via_tiling_mul_32ns_32ns_63_1_1
conv_via_tiling_mul_32ns_36ns_68_1_1
conv_via_tiling_mul_32ns_64ns_96_1_1
conv_via_tiling_mul_32s_34ns_65_1_1
conv_via_tiling_sdiv_32ns_32s_32_36_seq_1
conv_via_tiling_localOut_RAM_AUTO_1R1W
conv_via_tiling_localW_RAM_AUTO_1R1W
conv_via_tiling_mem1_m_axi
conv_via_tiling_mem2_m_axi
conv_via_tiling_control_s_axi
conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3
conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9
conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V
conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V
conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23
conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26
conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4
conv_kernel
conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29
conv_via_tiling
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.dataonly.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.dataonly.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.rtl_wrap.cfg.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.compgen.dataonly.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_kernel.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.tbgen.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/conv_via_tiling.constraint.tcl 
Execute         sc_get_clocks conv_via_tiling 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/impl/misc/conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/impl/misc/conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME mem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME mem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME mem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME mem2 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv_via_tiling MODULE2INSTS {conv_via_tiling conv_via_tiling conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455 conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468 conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502 conv_kernel grp_conv_kernel_fu_364 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94 conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527} INST2MODULE {conv_via_tiling conv_via_tiling grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419 conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435 conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440 conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455 conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468 conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481 conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502 conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 grp_conv_kernel_fu_364 conv_kernel grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94 conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527 conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29} INSTDATA {conv_via_tiling {DEPTH 1 CHILDREN {grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419 grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435 grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440 grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455 grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468 grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481 grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502 grp_conv_kernel_fu_364 grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481 {DEPTH 2 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502 {DEPTH 2 CHILDREN {}} grp_conv_kernel_fu_364 {DEPTH 2 CHILDREN grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94} grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94 {DEPTH 3 CHILDREN {}} grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln77_fu_257_p2 SOURCE merged_conv_top.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_fu_262_p2 SOURCE merged_conv_top.cpp:75 VARIABLE icmp_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_267_p2 SOURCE merged_conv_top.cpp:75 VARIABLE add_ln75_2 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_279_p2 SOURCE merged_conv_top.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_285_p2 SOURCE merged_conv_top.cpp:76 VARIABLE icmp_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_fu_290_p3 SOURCE merged_conv_top.cpp:75 VARIABLE select_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_fu_298_p2 SOURCE merged_conv_top.cpp:75 VARIABLE or_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_1_fu_304_p3 SOURCE merged_conv_top.cpp:75 VARIABLE select_ln75_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_324_p2 SOURCE merged_conv_top.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1315_fu_339_p2 SOURCE {} VARIABLE first_iter_1315 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_1_fu_345_p2 SOURCE merged_conv_top.cpp:75 VARIABLE or_ln75_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_2_fu_351_p3 SOURCE merged_conv_top.cpp:75 VARIABLE select_ln75_2 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_358_p2 SOURCE merged_conv_top.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln76_fu_364_p2 SOURCE merged_conv_top.cpp:76 VARIABLE xor_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln76_fu_370_p2 SOURCE merged_conv_top.cpp:76 VARIABLE or_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_mid1_fu_376_p2 SOURCE merged_conv_top.cpp:76 VARIABLE first_iter_1_mid1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_fu_382_p3 SOURCE merged_conv_top.cpp:76 VARIABLE select_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_1_fu_390_p3 SOURCE merged_conv_top.cpp:76 VARIABLE select_ln76_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_410_p2 SOURCE merged_conv_top.cpp:75 VARIABLE empty_41 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_435_p2 SOURCE merged_conv_top.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_fu_441_p3 SOURCE merged_conv_top.cpp:77 VARIABLE select_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_1_fu_449_p3 SOURCE merged_conv_top.cpp:77 VARIABLE select_ln77_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln77_1_fu_461_p2 SOURCE merged_conv_top.cpp:77 VARIABLE icmp_ln77_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_466_p2 SOURCE merged_conv_top.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln76_1_fu_476_p2 SOURCE merged_conv_top.cpp:76 VARIABLE icmp_ln76_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_481_p2 SOURCE merged_conv_top.cpp:76 VARIABLE add_ln76_2 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_2_fu_487_p3 SOURCE merged_conv_top.cpp:76 VARIABLE select_ln76_2 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_114_p2 SOURCE merged_conv_top.cpp:109 VARIABLE icmp_ln109 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_120_p2 SOURCE merged_conv_top.cpp:109 VARIABLE add_ln109_1 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_138_p2 SOURCE merged_conv_top.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln111_fu_144_p2 SOURCE merged_conv_top.cpp:111 VARIABLE icmp_ln111 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_fu_150_p3 SOURCE merged_conv_top.cpp:109 VARIABLE select_ln109 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln109_fu_158_p2 SOURCE merged_conv_top.cpp:109 VARIABLE xor_ln109 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln113_fu_164_p2 SOURCE merged_conv_top.cpp:113 VARIABLE icmp_ln113 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_fu_170_p2 SOURCE merged_conv_top.cpp:109 VARIABLE and_ln109 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_1_fu_176_p3 SOURCE merged_conv_top.cpp:109 VARIABLE select_ln109_1 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_184_p2 SOURCE merged_conv_top.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_190_p2 SOURCE merged_conv_top.cpp:109 VARIABLE empty LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME block_out_w_i_mid2_fu_196_p3 SOURCE merged_conv_top.cpp:109 VARIABLE block_out_w_i_mid2 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_fu_204_p3 SOURCE merged_conv_top.cpp:111 VARIABLE select_ln111 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_277_p2 SOURCE merged_conv_top.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_283_p2 SOURCE merged_conv_top.cpp:111 VARIABLE add_ln111_1 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_1_fu_289_p3 SOURCE merged_conv_top.cpp:111 VARIABLE select_ln111_1 LOOP VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln120_fu_206_p2 SOURCE merged_conv_top.cpp:120 VARIABLE icmp_ln120 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_211_p2 SOURCE merged_conv_top.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_216_p2 SOURCE merged_conv_top.cpp:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_296_p2 SOURCE merged_conv_top.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_fu_222_p3 SOURCE merged_conv_top.cpp:119 VARIABLE select_ln119 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_1_fu_302_p3 SOURCE merged_conv_top.cpp:119 VARIABLE select_ln119_1 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_335_p2 SOURCE merged_conv_top.cpp:119 VARIABLE empty LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 35 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_32ns_32ns_32_36_1_U13 SOURCE merged_conv_top.cpp:121 VARIABLE r_local LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 35 OPTYPE srem PRAGMA {} RTLNAME srem_32ns_32ns_32_36_1_U14 SOURCE merged_conv_top.cpp:122 VARIABLE c_local LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op srem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln124_fu_169_p0 SOURCE merged_conv_top.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U12 SOURCE merged_conv_top.cpp:124 VARIABLE mul_ln124 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_244_p2 SOURCE merged_conv_top.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_3_fu_250_p3 SOURCE merged_conv_top.cpp:120 VARIABLE i_3 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln136_fu_272_p2 SOURCE merged_conv_top.cpp:136 VARIABLE icmp_ln136 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_278_p2 SOURCE merged_conv_top.cpp:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_296_p2 SOURCE merged_conv_top.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln138_fu_302_p2 SOURCE merged_conv_top.cpp:138 VARIABLE icmp_ln138 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_fu_308_p3 SOURCE merged_conv_top.cpp:136 VARIABLE select_ln136 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_fu_316_p2 SOURCE merged_conv_top.cpp:136 VARIABLE xor_ln136 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_fu_322_p2 SOURCE merged_conv_top.cpp:142 VARIABLE icmp_ln142 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_fu_328_p2 SOURCE merged_conv_top.cpp:140 VARIABLE icmp_ln140 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln136_1_fu_334_p2 SOURCE merged_conv_top.cpp:136 VARIABLE and_ln136_1 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_1_fu_340_p3 SOURCE merged_conv_top.cpp:136 VARIABLE select_ln136_1 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_352_p2 SOURCE merged_conv_top.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_358_p2 SOURCE merged_conv_top.cpp:136 VARIABLE empty LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_i_mid277_fu_364_p3 SOURCE merged_conv_top.cpp:136 VARIABLE k_i_mid277 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten72_not_fu_372_p2 SOURCE merged_conv_top.cpp:140 VARIABLE exitcond_flatten72_not LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten72_mid2105_fu_378_p2 SOURCE merged_conv_top.cpp:138 VARIABLE not_exitcond_flatten72_mid2105 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln136_fu_384_p2 SOURCE merged_conv_top.cpp:136 VARIABLE and_ln136 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln142_mid282_fu_390_p2 SOURCE merged_conv_top.cpp:136 VARIABLE icmp_ln142_mid282 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln138_fu_396_p3 SOURCE merged_conv_top.cpp:138 VARIABLE select_ln138 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_404_p2 SOURCE merged_conv_top.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_58_fu_410_p2 SOURCE merged_conv_top.cpp:136 VARIABLE empty_58 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_59_fu_416_p2 SOURCE merged_conv_top.cpp:136 VARIABLE empty_59 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_j_mid2_fu_422_p3 SOURCE merged_conv_top.cpp:136 VARIABLE k_j_mid2 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_fu_430_p3 SOURCE merged_conv_top.cpp:140 VARIABLE select_ln140 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_450_p2 SOURCE merged_conv_top.cpp:138 VARIABLE empty_60 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_469_p2 SOURCE merged_conv_top.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_475_p2 SOURCE merged_conv_top.cpp:140 VARIABLE add_ln140_1 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_1_fu_481_p3 SOURCE merged_conv_top.cpp:140 VARIABLE select_ln140_1 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_489_p2 SOURCE merged_conv_top.cpp:138 VARIABLE add_ln138_1 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln138_1_fu_495_p3 SOURCE merged_conv_top.cpp:138 VARIABLE select_ln138_1 LOOP VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln150_fu_368_p2 SOURCE merged_conv_top.cpp:150 VARIABLE icmp_ln150 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_373_p2 SOURCE merged_conv_top.cpp:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_391_p2 SOURCE merged_conv_top.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_fu_397_p2 SOURCE merged_conv_top.cpp:151 VARIABLE icmp_ln151 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_fu_402_p3 SOURCE merged_conv_top.cpp:150 VARIABLE select_ln150 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_10343_fu_410_p2 SOURCE {} VARIABLE first_iter_10343 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln150_fu_416_p2 SOURCE merged_conv_top.cpp:150 VARIABLE or_ln150 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_9346_fu_422_p2 SOURCE {} VARIABLE first_iter_9346 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln150_1_fu_428_p2 SOURCE merged_conv_top.cpp:150 VARIABLE or_ln150_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln150_fu_434_p2 SOURCE merged_conv_top.cpp:150 VARIABLE xor_ln150 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln153_fu_440_p2 SOURCE merged_conv_top.cpp:153 VARIABLE icmp_ln153 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln152_fu_446_p2 SOURCE merged_conv_top.cpp:152 VARIABLE icmp_ln152 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln150_1_fu_452_p2 SOURCE merged_conv_top.cpp:150 VARIABLE and_ln150_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_1_fu_458_p3 SOURCE merged_conv_top.cpp:150 VARIABLE select_ln150_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_470_p2 SOURCE merged_conv_top.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_fu_476_p2 SOURCE merged_conv_top.cpp:151 VARIABLE or_ln151 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln151_fu_482_p3 SOURCE merged_conv_top.cpp:151 VARIABLE select_ln151 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_10_mid1_fu_490_p2 SOURCE merged_conv_top.cpp:151 VARIABLE first_iter_10_mid1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln151_1_fu_496_p3 SOURCE merged_conv_top.cpp:151 VARIABLE select_ln151_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_1_fu_504_p2 SOURCE merged_conv_top.cpp:151 VARIABLE or_ln151_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln151_fu_510_p2 SOURCE merged_conv_top.cpp:151 VARIABLE xor_ln151 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_2_fu_516_p2 SOURCE merged_conv_top.cpp:151 VARIABLE or_ln151_2 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln150_fu_522_p2 SOURCE merged_conv_top.cpp:150 VARIABLE and_ln150 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_fu_528_p2 SOURCE merged_conv_top.cpp:151 VARIABLE and_ln151 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln151_2_fu_534_p3 SOURCE merged_conv_top.cpp:151 VARIABLE select_ln151_2 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_542_p2 SOURCE merged_conv_top.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_53_fu_548_p2 SOURCE merged_conv_top.cpp:151 VARIABLE empty_53 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_54_fu_554_p2 SOURCE merged_conv_top.cpp:151 VARIABLE empty_54 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME kc_mid2_fu_560_p3 SOURCE merged_conv_top.cpp:151 VARIABLE kc_mid2 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_9_mid1_fu_568_p2 SOURCE merged_conv_top.cpp:152 VARIABLE first_iter_9_mid1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_9_mid2_fu_574_p3 SOURCE merged_conv_top.cpp:151 VARIABLE first_iter_9_mid2 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln152_fu_582_p3 SOURCE merged_conv_top.cpp:152 VARIABLE select_ln152 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_8_fu_590_p2 SOURCE merged_conv_top.cpp:151 VARIABLE first_iter_8 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_600_p2 SOURCE merged_conv_top.cpp:150 VARIABLE empty_55 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_629_p2 SOURCE merged_conv_top.cpp:150 VARIABLE empty_56 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_681_p2 SOURCE merged_conv_top.cpp:151 VARIABLE empty_50 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_687_p2 SOURCE merged_conv_top.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_693_p2 SOURCE merged_conv_top.cpp:152 VARIABLE add_ln152_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln152_1_fu_699_p3 SOURCE merged_conv_top.cpp:152 VARIABLE select_ln152_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_1_fu_707_p2 SOURCE merged_conv_top.cpp:151 VARIABLE add_ln151_1 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln151_3_fu_713_p3 SOURCE merged_conv_top.cpp:151 VARIABLE select_ln151_3 LOOP VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln164_fu_261_p2 SOURCE merged_conv_top.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_267_p2 SOURCE merged_conv_top.cpp:164 VARIABLE add_ln164_1 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_434_p2 SOURCE merged_conv_top.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_fu_279_p2 SOURCE merged_conv_top.cpp:166 VARIABLE icmp_ln166 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln164_fu_285_p3 SOURCE merged_conv_top.cpp:164 VARIABLE select_ln164 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln164_fu_293_p2 SOURCE merged_conv_top.cpp:164 VARIABLE xor_ln164 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_299_p2 SOURCE merged_conv_top.cpp:168 VARIABLE icmp_ln168 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln164_fu_305_p2 SOURCE merged_conv_top.cpp:164 VARIABLE and_ln164 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln164_1_fu_440_p3 SOURCE merged_conv_top.cpp:164 VARIABLE select_ln164_1 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_311_p2 SOURCE merged_conv_top.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_317_p2 SOURCE merged_conv_top.cpp:164 VARIABLE empty LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME block_in_w_k_mid2_fu_323_p3 SOURCE merged_conv_top.cpp:164 VARIABLE block_in_w_k_mid2 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln166_fu_331_p3 SOURCE merged_conv_top.cpp:166 VARIABLE select_ln166 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U53 SOURCE merged_conv_top.cpp:166 VARIABLE mul_ln166 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_462_p2 SOURCE merged_conv_top.cpp:170 VARIABLE add_ln170 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U54 SOURCE merged_conv_top.cpp:166 VARIABLE urem_ln166 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U55 SOURCE merged_conv_top.cpp:168 VARIABLE mul_ln168 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_1_fu_483_p2 SOURCE merged_conv_top.cpp:170 VARIABLE add_ln170_1 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U56 SOURCE merged_conv_top.cpp:168 VARIABLE urem_ln168 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_391_p2 SOURCE merged_conv_top.cpp:168 VARIABLE add_ln168 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_1_fu_397_p2 SOURCE merged_conv_top.cpp:166 VARIABLE add_ln166_1 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln166_1_fu_403_p3 SOURCE merged_conv_top.cpp:166 VARIABLE select_ln166_1 LOOP VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln176_fu_415_p2 SOURCE merged_conv_top.cpp:176 VARIABLE icmp_ln176 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln174_fu_420_p2 SOURCE merged_conv_top.cpp:174 VARIABLE icmp_ln174 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_425_p2 SOURCE merged_conv_top.cpp:174 VARIABLE add_ln174_1 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_545_p2 SOURCE merged_conv_top.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln175_fu_434_p2 SOURCE merged_conv_top.cpp:175 VARIABLE icmp_ln175 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln174_fu_439_p3 SOURCE merged_conv_top.cpp:174 VARIABLE select_ln174 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln174_1_fu_447_p3 SOURCE merged_conv_top.cpp:174 VARIABLE select_ln174_1 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln176_1_fu_455_p2 SOURCE merged_conv_top.cpp:176 VARIABLE icmp_ln176_1 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln174_2_fu_460_p3 SOURCE merged_conv_top.cpp:174 VARIABLE select_ln174_2 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln174_3_fu_551_p3 SOURCE merged_conv_top.cpp:174 VARIABLE select_ln174_3 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_468_p2 SOURCE merged_conv_top.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln175_fu_474_p3 SOURCE merged_conv_top.cpp:175 VARIABLE select_ln175 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln175_1_fu_482_p3 SOURCE merged_conv_top.cpp:175 VARIABLE select_ln175_1 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_574_p2 SOURCE merged_conv_top.cpp:174 VARIABLE empty LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U68 SOURCE merged_conv_top.cpp:175 VARIABLE mul_ln175 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_608_p2 SOURCE merged_conv_top.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 34 OPTYPE urem PRAGMA {} RTLNAME urem_31ns_3ns_2_35_1_U71 SOURCE merged_conv_top.cpp:175 VARIABLE urem_ln175 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_622_p2 SOURCE merged_conv_top.cpp:175 VARIABLE empty_46 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_32s_62_1_1_U70 SOURCE merged_conv_top.cpp:175 VARIABLE empty_47 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME rev378_fu_640_p2 SOURCE merged_conv_top.cpp:175 VARIABLE rev378 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME notrhs_fu_646_p2 SOURCE merged_conv_top.cpp:175 VARIABLE notrhs LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U69 SOURCE merged_conv_top.cpp:176 VARIABLE mul_ln176 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_1_fu_668_p2 SOURCE merged_conv_top.cpp:180 VARIABLE add_ln180_1 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 34 OPTYPE urem PRAGMA {} RTLNAME urem_31ns_3ns_2_35_1_U72 SOURCE merged_conv_top.cpp:176 VARIABLE urem_ln176 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_674_p2 SOURCE merged_conv_top.cpp:178 VARIABLE add_ln178 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln179_fu_691_p2 SOURCE merged_conv_top.cpp:179 VARIABLE xor_ln179 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln179_fu_697_p2 SOURCE merged_conv_top.cpp:179 VARIABLE icmp_ln179 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_2_fu_702_p2 SOURCE merged_conv_top.cpp:179 VARIABLE and_ln179_2 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_fu_708_p2 SOURCE merged_conv_top.cpp:179 VARIABLE and_ln179 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_1_fu_714_p2 SOURCE merged_conv_top.cpp:179 VARIABLE and_ln179_1 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_720_p2 SOURCE merged_conv_top.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_502_p2 SOURCE merged_conv_top.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_1_fu_508_p2 SOURCE merged_conv_top.cpp:175 VARIABLE add_ln175_1 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln175_2_fu_514_p3 SOURCE merged_conv_top.cpp:175 VARIABLE select_ln175_2 LOOP VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 12 BRAM 0 URAM 0}} conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln28_fu_1338_p2 SOURCE merged_conv_top.cpp:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_1343_p2 SOURCE merged_conv_top.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_1348_p2 SOURCE merged_conv_top.cpp:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_1363_p2 SOURCE merged_conv_top.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_1369_p2 SOURCE merged_conv_top.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_fu_1374_p3 SOURCE merged_conv_top.cpp:26 VARIABLE select_ln26 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_1_fu_1382_p3 SOURCE merged_conv_top.cpp:26 VARIABLE select_ln26_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln28_1_fu_1390_p2 SOURCE merged_conv_top.cpp:28 VARIABLE icmp_ln28_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_2_fu_1395_p3 SOURCE merged_conv_top.cpp:26 VARIABLE select_ln26_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_3_fu_1403_p3 SOURCE merged_conv_top.cpp:26 VARIABLE select_ln26_3 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_1415_p2 SOURCE merged_conv_top.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_fu_1421_p3 SOURCE merged_conv_top.cpp:27 VARIABLE select_ln27 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_1_fu_1429_p3 SOURCE merged_conv_top.cpp:27 VARIABLE select_ln27_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_32s_35_1_1_U130 SOURCE merged_conv_top.cpp:27 VARIABLE empty LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U115 SOURCE merged_conv_top.cpp:28 VARIABLE mul_ln28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1665_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln28_1_fu_1583_p3 SOURCE merged_conv_top.cpp:28 VARIABLE select_ln28_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln28_fu_1591_p2 SOURCE merged_conv_top.cpp:28 VARIABLE xor_ln28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 67 OPTYPE urem PRAGMA {} RTLNAME urem_64s_3ns_2_68_1_U131 SOURCE merged_conv_top.cpp:28 VARIABLE urem_ln28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln28_fu_1732_p2 SOURCE merged_conv_top.cpp:28 VARIABLE sub_ln28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln28_fu_1738_p3 SOURCE merged_conv_top.cpp:28 VARIABLE select_ln28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_1670_p2 SOURCE merged_conv_top.cpp:27 VARIABLE empty_70 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U116 SOURCE merged_conv_top.cpp:28 VARIABLE mul_ln28_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_1694_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_1699_p2 SOURCE merged_conv_top.cpp:27 VARIABLE empty_71 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U117 SOURCE merged_conv_top.cpp:27 VARIABLE mul9 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_2_fu_1723_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_32s_35_1_1_U132 SOURCE merged_conv_top.cpp:28 VARIABLE empty_72 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U118 SOURCE merged_conv_top.cpp:34 VARIABLE mul_ln34 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_3_fu_1849_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_3 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_4_fu_1867_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_4 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_5_fu_1885_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_5 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_1_fu_1623_p3 SOURCE merged_conv_top.cpp:34 VARIABLE select_ln34_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln34_fu_1631_p2 SOURCE merged_conv_top.cpp:34 VARIABLE xor_ln34 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 67 OPTYPE urem PRAGMA {} RTLNAME urem_64s_3ns_2_68_1_U133 SOURCE merged_conv_top.cpp:34 VARIABLE urem_ln34 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln34_fu_1767_p2 SOURCE merged_conv_top.cpp:34 VARIABLE sub_ln34 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_fu_1773_p3 SOURCE merged_conv_top.cpp:34 VARIABLE select_ln34 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U121 SOURCE merged_conv_top.cpp:34 VARIABLE tmp LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U122 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U123 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U134 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_3 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE merged_conv_top.cpp:34 VARIABLE mul LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U96 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_1780_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U119 SOURCE merged_conv_top.cpp:34 VARIABLE mul_ln34_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_6_fu_1903_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_6 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_7_fu_1921_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_7 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_8_fu_1939_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_8 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U124 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_4 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U125 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_5 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U126 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_6 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U135 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_7 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U107 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_s LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U97 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_4_fu_1804_p2 SOURCE merged_conv_top.cpp:33 VARIABLE add_ln33_4 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U120 SOURCE merged_conv_top.cpp:34 VARIABLE mul_ln34_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_9_fu_1957_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_9 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_10_fu_1975_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_10 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_11_fu_1993_p2 SOURCE merged_conv_top.cpp:34 VARIABLE add_ln34_11 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U127 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_8 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U128 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_9 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U129 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_s LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U136 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_10 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U108 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_3 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U98 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U121 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_11 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U122 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_12 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U123 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_13 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U137 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_14 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U109 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_3 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U124 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_15 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U125 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_16 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U126 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_17 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U138 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_18 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U110 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_1_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U100 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_4 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U127 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_19 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U128 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_20 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U129 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_21 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U139 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_22 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U111 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_1_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_5 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U121 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_23 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U122 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_24 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U123 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_25 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U140 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_26 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U112 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U102 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_6 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U124 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_27 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U125 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U126 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_29 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U141 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_30 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U113 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_2_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U103 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_7 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U127 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_31 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U128 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_32 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U129 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_33 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U142 SOURCE merged_conv_top.cpp:34 VARIABLE tmp_34 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U114 SOURCE merged_conv_top.cpp:34 VARIABLE mul35_2_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U104 SOURCE merged_conv_top.cpp:34 VARIABLE sum_val_8 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U105 SOURCE merged_conv_top.cpp:37 VARIABLE add LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_1522_p2 SOURCE merged_conv_top.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_1528_p2 SOURCE merged_conv_top.cpp:27 VARIABLE add_ln27_1 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_2_fu_1534_p3 SOURCE merged_conv_top.cpp:27 VARIABLE select_ln27_2 LOOP VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 143 BRAM 0 URAM 0}} conv_kernel {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U176 SOURCE merged_conv_top.cpp:25 VARIABLE mul_ln25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_172_p2 SOURCE merged_conv_top.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_178_p2 SOURCE merged_conv_top.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 147 BRAM 0 URAM 0}} conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_424_p2 SOURCE merged_conv_top.cpp:192 VARIABLE empty LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_444_p2 SOURCE merged_conv_top.cpp:193 VARIABLE tmp LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U200 SOURCE merged_conv_top.cpp:193 VARIABLE tmp1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_224_p2 SOURCE merged_conv_top.cpp:193 VARIABLE empty_42 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln194_fu_290_p2 SOURCE merged_conv_top.cpp:194 VARIABLE icmp_ln194 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln192_fu_295_p2 SOURCE merged_conv_top.cpp:192 VARIABLE icmp_ln192 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_300_p2 SOURCE merged_conv_top.cpp:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_473_p2 SOURCE merged_conv_top.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_fu_306_p2 SOURCE merged_conv_top.cpp:193 VARIABLE icmp_ln193 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln192_fu_311_p3 SOURCE merged_conv_top.cpp:192 VARIABLE select_ln192 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln192_1_fu_319_p3 SOURCE merged_conv_top.cpp:192 VARIABLE select_ln192_1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1245_fu_483_p2 SOURCE merged_conv_top.cpp:192 VARIABLE p_mid1245 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln192_2_fu_500_p3 SOURCE merged_conv_top.cpp:192 VARIABLE select_ln192_2 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U200 SOURCE {} VARIABLE tmp1_mid1259 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_224_p2 SOURCE {} VARIABLE p_mid1261 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln194_1_fu_327_p2 SOURCE merged_conv_top.cpp:194 VARIABLE icmp_ln194_1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln192_3_fu_332_p3 SOURCE merged_conv_top.cpp:192 VARIABLE select_ln192_3 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln192_4_fu_530_p3 SOURCE merged_conv_top.cpp:192 VARIABLE select_ln192_4 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_340_p2 SOURCE merged_conv_top.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_fu_346_p3 SOURCE merged_conv_top.cpp:193 VARIABLE select_ln193 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_540_p2 SOURCE merged_conv_top.cpp:193 VARIABLE tmp_mid1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U200 SOURCE merged_conv_top.cpp:193 VARIABLE tmp1_mid1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_224_p2 SOURCE merged_conv_top.cpp:193 VARIABLE p_mid1225 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln192_5_fu_589_p3 SOURCE merged_conv_top.cpp:192 VARIABLE select_ln192_5 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_1_fu_606_p3 SOURCE merged_conv_top.cpp:193 VARIABLE select_ln193_1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_2_fu_354_p3 SOURCE merged_conv_top.cpp:193 VARIABLE select_ln193_2 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_15_fu_362_p2 SOURCE merged_conv_top.cpp:193 VARIABLE first_iter_15 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_368_p2 SOURCE merged_conv_top.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln194_2_fu_378_p2 SOURCE merged_conv_top.cpp:194 VARIABLE icmp_ln194_2 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_383_p2 SOURCE merged_conv_top.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_3_fu_389_p3 SOURCE merged_conv_top.cpp:193 VARIABLE select_ln193_3 LOOP VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} conv_via_tiling {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localOut_U SOURCE merged_conv_top.cpp:108 VARIABLE localOut LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3136 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_U SOURCE merged_conv_top.cpp:134 VARIABLE localW LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_1_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_2_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_3_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_4_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_5_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_6_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_7_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localW_8_U SOURCE merged_conv_top.cpp:134 VARIABLE localW_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_1_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_2_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_3_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_4_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_5_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_6_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_7_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localIn_8_U SOURCE merged_conv_top.cpp:162 VARIABLE localIn_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_613_p2 SOURCE ./common.h:29 VARIABLE add_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_625_p0 SOURCE ./common.h:29 VARIABLE add_ln29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 35 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_32ns_32s_32_36_seq_1_U225 SOURCE ./common.h:29 VARIABLE sdiv_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_h_fu_648_p2 SOURCE ./common.h:29 VARIABLE out_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_637_p0 SOURCE ./common.h:29 VARIABLE add_ln29_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 35 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_32ns_32s_32_36_seq_1_U226 SOURCE ./common.h:29 VARIABLE sdiv_ln29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_w_fu_654_p2 SOURCE ./common.h:29 VARIABLE out_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp366_fu_660_p2 SOURCE ./common.h:29 VARIABLE cmp366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp764_fu_666_p2 SOURCE ./common.h:29 VARIABLE cmp764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U216 SOURCE merged_conv_top.cpp:75 VARIABLE mul_ln75 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_690_p3 SOURCE ./common.h:29 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_62_fu_697_p3 SOURCE ./common.h:29 VARIABLE empty_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U217 SOURCE merged_conv_top.cpp:45 VARIABLE mul_ln45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U220 SOURCE merged_conv_top.cpp:45 VARIABLE mul_ln45_1 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_717_p2 SOURCE ./common.h:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U223 SOURCE ./common.h:33 VARIABLE mul_ln33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_4_fu_727_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_1_fu_761_p3 SOURCE merged_conv_top.cpp:90 VARIABLE select_ln90_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_3_fu_769_p2 SOURCE merged_conv_top.cpp:90 VARIABLE sub_ln90_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_775_p2 SOURCE ./common.h:33 VARIABLE add_ln33_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U224 SOURCE ./common.h:33 VARIABLE mul_ln33_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_5_fu_785_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_2_fu_819_p3 SOURCE merged_conv_top.cpp:90 VARIABLE select_ln90_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_4_fu_827_p2 SOURCE merged_conv_top.cpp:90 VARIABLE sub_ln90_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_833_p2 SOURCE ./common.h:33 VARIABLE add_ln33_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_fu_846_p2 SOURCE ./common.h:33 VARIABLE sub_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_1_fu_865_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_ch_tiles_fu_885_p3 SOURCE ./common.h:33 VARIABLE out_ch_tiles LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_3_fu_893_p2 SOURCE ./common.h:33 VARIABLE add_ln33_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_2_fu_906_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_3_fu_925_p2 SOURCE ./common.h:33 VARIABLE sub_ln33_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME in_ch_tiles_fu_945_p3 SOURCE ./common.h:33 VARIABLE in_ch_tiles LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_956_p2 SOURCE merged_conv_top.cpp:90 VARIABLE sub_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_1_fu_961_p2 SOURCE merged_conv_top.cpp:90 VARIABLE sub_ln90_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_fu_966_p3 SOURCE ./common.h:33 VARIABLE select_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_1_fu_974_p3 SOURCE ./common.h:33 VARIABLE select_ln33_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln90_fu_989_p2 SOURCE merged_conv_top.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_2_fu_994_p2 SOURCE merged_conv_top.cpp:90 VARIABLE add_ln90_2 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_5_fu_1012_p2 SOURCE merged_conv_top.cpp:90 VARIABLE sub_ln90_5 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1018_p2 SOURCE merged_conv_top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln90_1_fu_1026_p2 SOURCE merged_conv_top.cpp:90 VARIABLE icmp_ln90_1 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_fu_1031_p3 SOURCE merged_conv_top.cpp:90 VARIABLE select_ln90 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_fu_1038_p2 SOURCE merged_conv_top.cpp:90 VARIABLE xor_ln90 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_2_fu_1044_p2 SOURCE merged_conv_top.cpp:90 VARIABLE sub_ln90_2 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U221 SOURCE merged_conv_top.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_1051_p2 SOURCE merged_conv_top.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_6_fu_1068_p2 SOURCE merged_conv_top.cpp:90 VARIABLE sub_ln90_6 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln94_fu_1074_p2 SOURCE merged_conv_top.cpp:94 VARIABLE sub_ln94 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln37_fu_1088_p2 SOURCE ./common.h:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tileH_fu_1094_p3 SOURCE ./common.h:37 VARIABLE tileH LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U222 SOURCE merged_conv_top.cpp:90 VARIABLE empty_63 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_64_fu_1102_p2 SOURCE merged_conv_top.cpp:90 VARIABLE empty_64 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_fu_1119_p2 SOURCE merged_conv_top.cpp:91 VARIABLE icmp_ln91 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_1124_p2 SOURCE merged_conv_top.cpp:91 VARIABLE add_ln91_2 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln91_1_fu_1142_p2 SOURCE merged_conv_top.cpp:91 VARIABLE sub_ln91_1 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1159_p2 SOURCE merged_conv_top.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln91_1_fu_1164_p2 SOURCE merged_conv_top.cpp:91 VARIABLE icmp_ln91_1 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln91_fu_1170_p3 SOURCE merged_conv_top.cpp:91 VARIABLE select_ln91 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_fu_1185_p2 SOURCE merged_conv_top.cpp:91 VARIABLE xor_ln91 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln91_fu_1178_p2 SOURCE merged_conv_top.cpp:91 VARIABLE sub_ln91 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U221 SOURCE merged_conv_top.cpp:91 VARIABLE mul_ln91 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_1190_p2 SOURCE merged_conv_top.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln95_fu_1196_p2 SOURCE merged_conv_top.cpp:95 VARIABLE sub_ln95 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln37_1_fu_1210_p2 SOURCE ./common.h:37 VARIABLE icmp_ln37_1 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tileW_fu_1216_p3 SOURCE ./common.h:37 VARIABLE tileW LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U221 SOURCE ./common.h:37 VARIABLE mul83 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp29252_fu_1225_p2 SOURCE ./common.h:37 VARIABLE cmp29252 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_32_1_1_U215 SOURCE merged_conv_top.cpp:91 VARIABLE empty_65 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_66_fu_1231_p2 SOURCE merged_conv_top.cpp:91 VARIABLE empty_66 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_67_fu_1236_p3 SOURCE ./common.h:37 VARIABLE empty_67 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U217 SOURCE merged_conv_top.cpp:91 VARIABLE mul_ln91_1 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U218 SOURCE merged_conv_top.cpp:91 VARIABLE mul_ln91_2 LOOP VITIS_LOOP_91_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln102_fu_1270_p2 SOURCE merged_conv_top.cpp:102 VARIABLE icmp_ln102 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_1275_p2 SOURCE merged_conv_top.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_1289_p2 SOURCE merged_conv_top.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln104_fu_1299_p2 SOURCE merged_conv_top.cpp:104 VARIABLE icmp_ln104 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln104_fu_1304_p2 SOURCE merged_conv_top.cpp:104 VARIABLE xor_ln104 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln104_fu_1310_p2 SOURCE merged_conv_top.cpp:104 VARIABLE sub_ln104 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cur_out_ch_fu_1315_p3 SOURCE merged_conv_top.cpp:104 VARIABLE cur_out_ch LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U217 SOURCE merged_conv_top.cpp:104 VARIABLE mul_ln104 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln129_fu_1334_p2 SOURCE merged_conv_top.cpp:129 VARIABLE icmp_ln129 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_1339_p2 SOURCE merged_conv_top.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_1353_p2 SOURCE merged_conv_top.cpp:131 VARIABLE add_ln131 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln131_fu_1363_p2 SOURCE merged_conv_top.cpp:131 VARIABLE icmp_ln131 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln131_fu_1368_p2 SOURCE merged_conv_top.cpp:131 VARIABLE xor_ln131 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln131_fu_1374_p2 SOURCE merged_conv_top.cpp:131 VARIABLE sub_ln131 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cur_in_ch_fu_1379_p3 SOURCE merged_conv_top.cpp:131 VARIABLE cur_in_ch LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp16237_fu_1391_p2 SOURCE merged_conv_top.cpp:131 VARIABLE cmp16237 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln150_fu_1406_p2 SOURCE merged_conv_top.cpp:131 VARIABLE mul_ln150 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_1436_p2 SOURCE merged_conv_top.cpp:129 VARIABLE empty_68 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_69_fu_1443_p3 SOURCE merged_conv_top.cpp:131 VARIABLE empty_69 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_1_fu_1459_p2 SOURCE merged_conv_top.cpp:131 VARIABLE add_ln131_1 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_36ns_68_1_1_U219 SOURCE merged_conv_top.cpp:131 VARIABLE mul_ln131 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U220 SOURCE merged_conv_top.cpp:174 VARIABLE mul_ln174 LOOP VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U220 SOURCE merged_conv_top.cpp:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 207 BRAM 158 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (2):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location merged_conv_top.cpp:134:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc merged_conv_top.cpp:134:28 msg_body {array_partition dim=4 type=complete  variable=localW 1 conv_via_tiling merged_conv_top.cpp:134:28 localW}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location merged_conv_top.cpp:162:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc merged_conv_top.cpp:162:28 msg_body {array_partition dim=2 type=cyclic factor=3 variable=localIn 1 conv_via_tiling merged_conv_top.cpp:162:28 localIn}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_via_tiling.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_via_tiling.
Execute         syn_report -model conv_via_tiling -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 7.82 sec.
Command     csynth_design done; 51.08 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:51; Allocated memory: 0.000 MB.
Execute     cleanup_all 
