# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"AXI_top_tb_from_file_func_synth.v" \

sv xil_defaultlib  \
"../../../../../../../hdl_src/rtl/AXI/AXI_package.sv" \
"../../../../../../../hdl_src/sim/AXI_top_tb_from_file.sv" \

# Do not sort compile order
nosort
