\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_compiler_1_1_passes_1_1_assemble_pass}{ship.\+Processor.\+Compiler.\+Passes.\+Assemble\+Pass}} }{\pageref{classship_1_1_processor_1_1_compiler_1_1_passes_1_1_assemble_pass}}{}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_compiler_1_1_assembler}{ship.\+Processor.\+Compiler.\+Assembler}} }{\pageref{classship_1_1_processor_1_1_compiler_1_1_assembler}}{}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_compiler_1_1_passes_1_1_collect_labels_pass}{ship.\+Processor.\+Compiler.\+Passes.\+Collect\+Labels\+Pass}} }{\pageref{classship_1_1_processor_1_1_compiler_1_1_passes_1_1_collect_labels_pass}}{}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_v_m_1_1_d_c_p_u16}{ship.\+Processor.\+VM.\+DCPU16}} \\*{\itshape Quick note\+: {\bfseries{\mbox{[}next word\mbox{]}}} means you get the address from the next word (i have spent too much time pondering this at 3 AM) } }{\pageref{classship_1_1_processor_1_1_v_m_1_1_d_c_p_u16}}{}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_compiler_1_1_passes_1_1_i_asm_pass}{ship.\+Processor.\+Compiler.\+Passes.\+IAsm\+Pass}} }{\pageref{classship_1_1_processor_1_1_compiler_1_1_passes_1_1_i_asm_pass}}{}
\item\contentsline{section}{\mbox{\hyperlink{interfaceship_1_1_processor_1_1_v_m_1_1_i_hardware}{ship.\+Processor.\+VM.\+IHardware}} }{\pageref{interfaceship_1_1_processor_1_1_v_m_1_1_i_hardware}}{}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_v_m_1_1_memory}{ship.\+Processor.\+VM.\+Memory}} }{\pageref{classship_1_1_processor_1_1_v_m_1_1_memory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_compiler_1_1_parser}{ship.\+Processor.\+Compiler.\+Parser}} }{\pageref{classship_1_1_processor_1_1_compiler_1_1_parser}}{}
\item\contentsline{section}{\mbox{\hyperlink{classship_1_1_processor_1_1_v_m_1_1_v_m_state}{ship.\+Processor.\+VM.\+VMState}} \\*This data class represents the entire state of the processor }{\pageref{classship_1_1_processor_1_1_v_m_1_1_v_m_state}}{}
\end{DoxyCompactList}
