
Buff_SU_MX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000accc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  0800ade0  0800ade0  0001ade0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b490  0800b490  0001b490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b494  0800b494  0001b494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  0800b498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000508  200001dc  0800b674  000201dc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200006e4  0800b674  000206e4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   000163eb  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002e33  00000000  00000000  000365f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001440  00000000  00000000  00039428  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001348  00000000  00000000  0003a868  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a30d  00000000  00000000  0003bbb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000057e5  00000000  00000000  00045ebd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004b6a2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000649c  00000000  00000000  0004b720  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800adc4 	.word	0x0800adc4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800adc4 	.word	0x0800adc4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_frsub>:
 8000b20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b24:	e002      	b.n	8000b2c <__addsf3>
 8000b26:	bf00      	nop

08000b28 <__aeabi_fsub>:
 8000b28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b2c <__addsf3>:
 8000b2c:	0042      	lsls	r2, r0, #1
 8000b2e:	bf1f      	itttt	ne
 8000b30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b34:	ea92 0f03 	teqne	r2, r3
 8000b38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b40:	d06a      	beq.n	8000c18 <__addsf3+0xec>
 8000b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4a:	bfc1      	itttt	gt
 8000b4c:	18d2      	addgt	r2, r2, r3
 8000b4e:	4041      	eorgt	r1, r0
 8000b50:	4048      	eorgt	r0, r1
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	bfb8      	it	lt
 8000b56:	425b      	neglt	r3, r3
 8000b58:	2b19      	cmp	r3, #25
 8000b5a:	bf88      	it	hi
 8000b5c:	4770      	bxhi	lr
 8000b5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4240      	negne	r0, r0
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4249      	negne	r1, r1
 8000b7e:	ea92 0f03 	teq	r2, r3
 8000b82:	d03f      	beq.n	8000c04 <__addsf3+0xd8>
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	fa41 fc03 	asr.w	ip, r1, r3
 8000b8c:	eb10 000c 	adds.w	r0, r0, ip
 8000b90:	f1c3 0320 	rsb	r3, r3, #32
 8000b94:	fa01 f103 	lsl.w	r1, r1, r3
 8000b98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9c:	d502      	bpl.n	8000ba4 <__addsf3+0x78>
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba8:	d313      	bcc.n	8000bd2 <__addsf3+0xa6>
 8000baa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bae:	d306      	bcc.n	8000bbe <__addsf3+0x92>
 8000bb0:	0840      	lsrs	r0, r0, #1
 8000bb2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bb6:	f102 0201 	add.w	r2, r2, #1
 8000bba:	2afe      	cmp	r2, #254	; 0xfe
 8000bbc:	d251      	bcs.n	8000c62 <__addsf3+0x136>
 8000bbe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	ea40 0003 	orr.w	r0, r0, r3
 8000bd0:	4770      	bx	lr
 8000bd2:	0049      	lsls	r1, r1, #1
 8000bd4:	eb40 0000 	adc.w	r0, r0, r0
 8000bd8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bdc:	f1a2 0201 	sub.w	r2, r2, #1
 8000be0:	d1ed      	bne.n	8000bbe <__addsf3+0x92>
 8000be2:	fab0 fc80 	clz	ip, r0
 8000be6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bea:	ebb2 020c 	subs.w	r2, r2, ip
 8000bee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf2:	bfaa      	itet	ge
 8000bf4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf8:	4252      	neglt	r2, r2
 8000bfa:	4318      	orrge	r0, r3
 8000bfc:	bfbc      	itt	lt
 8000bfe:	40d0      	lsrlt	r0, r2
 8000c00:	4318      	orrlt	r0, r3
 8000c02:	4770      	bx	lr
 8000c04:	f092 0f00 	teq	r2, #0
 8000c08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c0c:	bf06      	itte	eq
 8000c0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c12:	3201      	addeq	r2, #1
 8000c14:	3b01      	subne	r3, #1
 8000c16:	e7b5      	b.n	8000b84 <__addsf3+0x58>
 8000c18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c20:	bf18      	it	ne
 8000c22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c26:	d021      	beq.n	8000c6c <__addsf3+0x140>
 8000c28:	ea92 0f03 	teq	r2, r3
 8000c2c:	d004      	beq.n	8000c38 <__addsf3+0x10c>
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	bf08      	it	eq
 8000c34:	4608      	moveq	r0, r1
 8000c36:	4770      	bx	lr
 8000c38:	ea90 0f01 	teq	r0, r1
 8000c3c:	bf1c      	itt	ne
 8000c3e:	2000      	movne	r0, #0
 8000c40:	4770      	bxne	lr
 8000c42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c46:	d104      	bne.n	8000c52 <__addsf3+0x126>
 8000c48:	0040      	lsls	r0, r0, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c50:	4770      	bx	lr
 8000c52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c56:	bf3c      	itt	cc
 8000c58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bxcc	lr
 8000c5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6a:	4770      	bx	lr
 8000c6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c70:	bf16      	itet	ne
 8000c72:	4608      	movne	r0, r1
 8000c74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c78:	4601      	movne	r1, r0
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	bf06      	itte	eq
 8000c7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c82:	ea90 0f01 	teqeq	r0, r1
 8000c86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_ui2f>:
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e004      	b.n	8000c9c <__aeabi_i2f+0x8>
 8000c92:	bf00      	nop

08000c94 <__aeabi_i2f>:
 8000c94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	bf48      	it	mi
 8000c9a:	4240      	negmi	r0, r0
 8000c9c:	ea5f 0c00 	movs.w	ip, r0
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca8:	4601      	mov	r1, r0
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	e01c      	b.n	8000cea <__aeabi_l2f+0x2a>

08000cb0 <__aeabi_ul2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e00a      	b.n	8000cd4 <__aeabi_l2f+0x14>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_l2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__aeabi_l2f+0x14>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	ea5f 0c01 	movs.w	ip, r1
 8000cd8:	bf02      	ittt	eq
 8000cda:	4684      	moveq	ip, r0
 8000cdc:	4601      	moveq	r1, r0
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ce4:	bf08      	it	eq
 8000ce6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cee:	fabc f28c 	clz	r2, ip
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf8:	db10      	blt.n	8000d1c <__aeabi_l2f+0x5c>
 8000cfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cfe:	4463      	add	r3, ip
 8000d00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	f020 0001 	biceq.w	r0, r0, #1
 8000d1a:	4770      	bx	lr
 8000d1c:	f102 0220 	add.w	r2, r2, #32
 8000d20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_fmul>:
 8000d3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d44:	bf1e      	ittt	ne
 8000d46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d4a:	ea92 0f0c 	teqne	r2, ip
 8000d4e:	ea93 0f0c 	teqne	r3, ip
 8000d52:	d06f      	beq.n	8000e34 <__aeabi_fmul+0xf8>
 8000d54:	441a      	add	r2, r3
 8000d56:	ea80 0c01 	eor.w	ip, r0, r1
 8000d5a:	0240      	lsls	r0, r0, #9
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d62:	d01e      	beq.n	8000da2 <__aeabi_fmul+0x66>
 8000d64:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d68:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d6c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d70:	fba0 3101 	umull	r3, r1, r0, r1
 8000d74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d78:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d7c:	bf3e      	ittt	cc
 8000d7e:	0049      	lslcc	r1, r1, #1
 8000d80:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d84:	005b      	lslcc	r3, r3, #1
 8000d86:	ea40 0001 	orr.w	r0, r0, r1
 8000d8a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d8e:	2afd      	cmp	r2, #253	; 0xfd
 8000d90:	d81d      	bhi.n	8000dce <__aeabi_fmul+0x92>
 8000d92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9a:	bf08      	it	eq
 8000d9c:	f020 0001 	biceq.w	r0, r0, #1
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000daa:	bf08      	it	eq
 8000dac:	0249      	lsleq	r1, r1, #9
 8000dae:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000db6:	3a7f      	subs	r2, #127	; 0x7f
 8000db8:	bfc2      	ittt	gt
 8000dba:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dbe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc2:	4770      	bxgt	lr
 8000dc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	dc5d      	bgt.n	8000e8c <__aeabi_fmul+0x150>
 8000dd0:	f112 0f19 	cmn.w	r2, #25
 8000dd4:	bfdc      	itt	le
 8000dd6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dda:	4770      	bxle	lr
 8000ddc:	f1c2 0200 	rsb	r2, r2, #0
 8000de0:	0041      	lsls	r1, r0, #1
 8000de2:	fa21 f102 	lsr.w	r1, r1, r2
 8000de6:	f1c2 0220 	rsb	r2, r2, #32
 8000dea:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dee:	ea5f 0031 	movs.w	r0, r1, rrx
 8000df2:	f140 0000 	adc.w	r0, r0, #0
 8000df6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dfa:	bf08      	it	eq
 8000dfc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e00:	4770      	bx	lr
 8000e02:	f092 0f00 	teq	r2, #0
 8000e06:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0040      	lsleq	r0, r0, #1
 8000e0e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e12:	3a01      	subeq	r2, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xce>
 8000e16:	ea40 000c 	orr.w	r0, r0, ip
 8000e1a:	f093 0f00 	teq	r3, #0
 8000e1e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0049      	lsleq	r1, r1, #1
 8000e26:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e2a:	3b01      	subeq	r3, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fmul+0xe6>
 8000e2e:	ea41 010c 	orr.w	r1, r1, ip
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fmul+0x18>
 8000e34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	bf18      	it	ne
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d00a      	beq.n	8000e5a <__aeabi_fmul+0x11e>
 8000e44:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e48:	bf18      	it	ne
 8000e4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4e:	d1d8      	bne.n	8000e02 <__aeabi_fmul+0xc6>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	bf17      	itett	ne
 8000e60:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e64:	4608      	moveq	r0, r1
 8000e66:	f091 0f00 	teqne	r1, #0
 8000e6a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e6e:	d014      	beq.n	8000e9a <__aeabi_fmul+0x15e>
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d101      	bne.n	8000e7a <__aeabi_fmul+0x13e>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d10f      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e7a:	ea93 0f0c 	teq	r3, ip
 8000e7e:	d103      	bne.n	8000e88 <__aeabi_fmul+0x14c>
 8000e80:	024b      	lsls	r3, r1, #9
 8000e82:	bf18      	it	ne
 8000e84:	4608      	movne	r0, r1
 8000e86:	d108      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e98:	4770      	bx	lr
 8000e9a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fdiv>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d069      	beq.n	8000f90 <__aeabi_fdiv+0xec>
 8000ebc:	eba2 0203 	sub.w	r2, r2, r3
 8000ec0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec4:	0249      	lsls	r1, r1, #9
 8000ec6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eca:	d037      	beq.n	8000f3c <__aeabi_fdiv+0x98>
 8000ecc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ed4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf38      	it	cc
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ee6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eea:	428b      	cmp	r3, r1
 8000eec:	bf24      	itt	cs
 8000eee:	1a5b      	subcs	r3, r3, r1
 8000ef0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ef4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000efe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f02:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f06:	bf24      	itt	cs
 8000f08:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f10:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f1a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	bf18      	it	ne
 8000f22:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f26:	d1e0      	bne.n	8000eea <__aeabi_fdiv+0x46>
 8000f28:	2afd      	cmp	r2, #253	; 0xfd
 8000f2a:	f63f af50 	bhi.w	8000dce <__aeabi_fmul+0x92>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f34:	bf08      	it	eq
 8000f36:	f020 0001 	biceq.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f40:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f44:	327f      	adds	r2, #127	; 0x7f
 8000f46:	bfc2      	ittt	gt
 8000f48:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f4c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f50:	4770      	bxgt	lr
 8000f52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	e737      	b.n	8000dce <__aeabi_fmul+0x92>
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xc2>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fdiv+0xda>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e795      	b.n	8000ebc <__aeabi_fdiv+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	d108      	bne.n	8000fac <__aeabi_fdiv+0x108>
 8000f9a:	0242      	lsls	r2, r0, #9
 8000f9c:	f47f af7d 	bne.w	8000e9a <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	f47f af70 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e776      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	d104      	bne.n	8000fbc <__aeabi_fdiv+0x118>
 8000fb2:	024b      	lsls	r3, r1, #9
 8000fb4:	f43f af4c 	beq.w	8000e50 <__aeabi_fmul+0x114>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e76e      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fbc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc0:	bf18      	it	ne
 8000fc2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	d1ca      	bne.n	8000f5e <__aeabi_fdiv+0xba>
 8000fc8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fcc:	f47f af5c 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fd0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fd4:	f47f af3c 	bne.w	8000e50 <__aeabi_fmul+0x114>
 8000fd8:	e75f      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fda:	bf00      	nop

08000fdc <__gesf2>:
 8000fdc:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe0:	e006      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__lesf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	e002      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__cmpsf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ff4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001000:	bf18      	it	ne
 8001002:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001006:	d011      	beq.n	800102c <__cmpsf2+0x40>
 8001008:	b001      	add	sp, #4
 800100a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800100e:	bf18      	it	ne
 8001010:	ea90 0f01 	teqne	r0, r1
 8001014:	bf58      	it	pl
 8001016:	ebb2 0003 	subspl.w	r0, r2, r3
 800101a:	bf88      	it	hi
 800101c:	17c8      	asrhi	r0, r1, #31
 800101e:	bf38      	it	cc
 8001020:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001024:	bf18      	it	ne
 8001026:	f040 0001 	orrne.w	r0, r0, #1
 800102a:	4770      	bx	lr
 800102c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001030:	d102      	bne.n	8001038 <__cmpsf2+0x4c>
 8001032:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001036:	d105      	bne.n	8001044 <__cmpsf2+0x58>
 8001038:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800103c:	d1e4      	bne.n	8001008 <__cmpsf2+0x1c>
 800103e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001042:	d0e1      	beq.n	8001008 <__cmpsf2+0x1c>
 8001044:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__aeabi_cfrcmple>:
 800104c:	4684      	mov	ip, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4661      	mov	r1, ip
 8001052:	e7ff      	b.n	8001054 <__aeabi_cfcmpeq>

08001054 <__aeabi_cfcmpeq>:
 8001054:	b50f      	push	{r0, r1, r2, r3, lr}
 8001056:	f7ff ffc9 	bl	8000fec <__cmpsf2>
 800105a:	2800      	cmp	r0, #0
 800105c:	bf48      	it	mi
 800105e:	f110 0f00 	cmnmi.w	r0, #0
 8001062:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001064 <__aeabi_fcmpeq>:
 8001064:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001068:	f7ff fff4 	bl	8001054 <__aeabi_cfcmpeq>
 800106c:	bf0c      	ite	eq
 800106e:	2001      	moveq	r0, #1
 8001070:	2000      	movne	r0, #0
 8001072:	f85d fb08 	ldr.w	pc, [sp], #8
 8001076:	bf00      	nop

08001078 <__aeabi_fcmplt>:
 8001078:	f84d ed08 	str.w	lr, [sp, #-8]!
 800107c:	f7ff ffea 	bl	8001054 <__aeabi_cfcmpeq>
 8001080:	bf34      	ite	cc
 8001082:	2001      	movcc	r0, #1
 8001084:	2000      	movcs	r0, #0
 8001086:	f85d fb08 	ldr.w	pc, [sp], #8
 800108a:	bf00      	nop

0800108c <__aeabi_fcmple>:
 800108c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001090:	f7ff ffe0 	bl	8001054 <__aeabi_cfcmpeq>
 8001094:	bf94      	ite	ls
 8001096:	2001      	movls	r0, #1
 8001098:	2000      	movhi	r0, #0
 800109a:	f85d fb08 	ldr.w	pc, [sp], #8
 800109e:	bf00      	nop

080010a0 <__aeabi_fcmpge>:
 80010a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a4:	f7ff ffd2 	bl	800104c <__aeabi_cfrcmple>
 80010a8:	bf94      	ite	ls
 80010aa:	2001      	movls	r0, #1
 80010ac:	2000      	movhi	r0, #0
 80010ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b2:	bf00      	nop

080010b4 <__aeabi_fcmpgt>:
 80010b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b8:	f7ff ffc8 	bl	800104c <__aeabi_cfrcmple>
 80010bc:	bf34      	ite	cc
 80010be:	2001      	movcc	r0, #1
 80010c0:	2000      	movcs	r0, #0
 80010c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c6:	bf00      	nop

080010c8 <__aeabi_f2iz>:
 80010c8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010cc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d0:	d30f      	bcc.n	80010f2 <__aeabi_f2iz+0x2a>
 80010d2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010d6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010da:	d90d      	bls.n	80010f8 <__aeabi_f2iz+0x30>
 80010dc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010e4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010e8:	fa23 f002 	lsr.w	r0, r3, r2
 80010ec:	bf18      	it	ne
 80010ee:	4240      	negne	r0, r0
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2iz+0x3a>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d105      	bne.n	800110e <__aeabi_f2iz+0x46>
 8001102:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001106:	bf08      	it	eq
 8001108:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800110c:	4770      	bx	lr
 800110e:	f04f 0000 	mov.w	r0, #0
 8001112:	4770      	bx	lr

08001114 <__aeabi_f2uiz>:
 8001114:	0042      	lsls	r2, r0, #1
 8001116:	d20e      	bcs.n	8001136 <__aeabi_f2uiz+0x22>
 8001118:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800111c:	d30b      	bcc.n	8001136 <__aeabi_f2uiz+0x22>
 800111e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001122:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001126:	d409      	bmi.n	800113c <__aeabi_f2uiz+0x28>
 8001128:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800112c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	4770      	bx	lr
 8001136:	f04f 0000 	mov.w	r0, #0
 800113a:	4770      	bx	lr
 800113c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001140:	d101      	bne.n	8001146 <__aeabi_f2uiz+0x32>
 8001142:	0242      	lsls	r2, r0, #9
 8001144:	d102      	bne.n	800114c <__aeabi_f2uiz+0x38>
 8001146:	f04f 30ff 	mov.w	r0, #4294967295
 800114a:	4770      	bx	lr
 800114c:	f04f 0000 	mov.w	r0, #0
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop

08001154 <ADC_DMA_Start>:
volatile uint16_t adc_data[50];

volatile float filt=0;

void ADC_DMA_Start()
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	  HAL_ADCEx_Calibration_Start(&hadc1);                    // kalibracja ADC
 8001158:	4806      	ldr	r0, [pc, #24]	; (8001174 <ADC_DMA_Start+0x20>)
 800115a:	f003 f80b 	bl	8004174 <HAL_ADCEx_Calibration_Start>
	  HAL_Delay(10);
 800115e:	200a      	movs	r0, #10
 8001160:	f002 fc1a 	bl	8003998 <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_data, 50);   // start ADC DMA (dla 10 kanalow po 1 odczycie na kana)
 8001164:	2232      	movs	r2, #50	; 0x32
 8001166:	4904      	ldr	r1, [pc, #16]	; (8001178 <ADC_DMA_Start+0x24>)
 8001168:	4802      	ldr	r0, [pc, #8]	; (8001174 <ADC_DMA_Start+0x20>)
 800116a:	f002 fd0f 	bl	8003b8c <HAL_ADC_Start_DMA>
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	2000059c 	.word	0x2000059c
 8001178:	20000268 	.word	0x20000268
 800117c:	00000000 	.word	0x00000000

08001180 <GET_Buff_Temp>:
		printf("\n");
		*/
}

float GET_Buff_Temp()
{
 8001180:	b590      	push	{r4, r7, lr}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001186:	2300      	movs	r3, #0
 8001188:	80fb      	strh	r3, [r7, #6]
	    float temperature;

	  	for(uint8_t i=0; i<50;i+=10)
 800118a:	2300      	movs	r3, #0
 800118c:	717b      	strb	r3, [r7, #5]
 800118e:	e00a      	b.n	80011a6 <GET_Buff_Temp+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001190:	797b      	ldrb	r3, [r7, #5]
 8001192:	4a2f      	ldr	r2, [pc, #188]	; (8001250 <GET_Buff_Temp+0xd0>)
 8001194:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001198:	b29a      	uxth	r2, r3
 800119a:	88fb      	ldrh	r3, [r7, #6]
 800119c:	4413      	add	r3, r2
 800119e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=0; i<50;i+=10)
 80011a0:	797b      	ldrb	r3, [r7, #5]
 80011a2:	330a      	adds	r3, #10
 80011a4:	717b      	strb	r3, [r7, #5]
 80011a6:	797b      	ldrb	r3, [r7, #5]
 80011a8:	2b31      	cmp	r3, #49	; 0x31
 80011aa:	d9f1      	bls.n	8001190 <GET_Buff_Temp+0x10>
	  	}
	  	tmp*=0.2f;
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fd70 	bl	8000c94 <__aeabi_i2f>
 80011b4:	4603      	mov	r3, r0
 80011b6:	4927      	ldr	r1, [pc, #156]	; (8001254 <GET_Buff_Temp+0xd4>)
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fdbf 	bl	8000d3c <__aeabi_fmul>
 80011be:	4603      	mov	r3, r0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ffa7 	bl	8001114 <__aeabi_f2uiz>
 80011c6:	4603      	mov	r3, r0
 80011c8:	80fb      	strh	r3, [r7, #6]

	  	temperature = ((1.43-(tmp*(3.3/4096)))/4.3E-03) + 25.0f;
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff f919 	bl	8000404 <__aeabi_i2d>
 80011d2:	a319      	add	r3, pc, #100	; (adr r3, 8001238 <GET_Buff_Temp+0xb8>)
 80011d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d8:	f7ff f97a 	bl	80004d0 <__aeabi_dmul>
 80011dc:	4603      	mov	r3, r0
 80011de:	460c      	mov	r4, r1
 80011e0:	461a      	mov	r2, r3
 80011e2:	4623      	mov	r3, r4
 80011e4:	a116      	add	r1, pc, #88	; (adr r1, 8001240 <GET_Buff_Temp+0xc0>)
 80011e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011ea:	f7fe ffbd 	bl	8000168 <__aeabi_dsub>
 80011ee:	4603      	mov	r3, r0
 80011f0:	460c      	mov	r4, r1
 80011f2:	4618      	mov	r0, r3
 80011f4:	4621      	mov	r1, r4
 80011f6:	a314      	add	r3, pc, #80	; (adr r3, 8001248 <GET_Buff_Temp+0xc8>)
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f7ff fa92 	bl	8000724 <__aeabi_ddiv>
 8001200:	4603      	mov	r3, r0
 8001202:	460c      	mov	r4, r1
 8001204:	4618      	mov	r0, r3
 8001206:	4621      	mov	r1, r4
 8001208:	f04f 0200 	mov.w	r2, #0
 800120c:	4b12      	ldr	r3, [pc, #72]	; (8001258 <GET_Buff_Temp+0xd8>)
 800120e:	f7fe ffad 	bl	800016c <__adddf3>
 8001212:	4603      	mov	r3, r0
 8001214:	460c      	mov	r4, r1
 8001216:	4618      	mov	r0, r3
 8001218:	4621      	mov	r1, r4
 800121a:	f7ff fc31 	bl	8000a80 <__aeabi_d2f>
 800121e:	4603      	mov	r3, r0
 8001220:	603b      	str	r3, [r7, #0]
	  	return temperature+TEMP_OFFSET;
 8001222:	490e      	ldr	r1, [pc, #56]	; (800125c <GET_Buff_Temp+0xdc>)
 8001224:	6838      	ldr	r0, [r7, #0]
 8001226:	f7ff fc7f 	bl	8000b28 <__aeabi_fsub>
 800122a:	4603      	mov	r3, r0

}
 800122c:	4618      	mov	r0, r3
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	bd90      	pop	{r4, r7, pc}
 8001234:	f3af 8000 	nop.w
 8001238:	66666666 	.word	0x66666666
 800123c:	3f4a6666 	.word	0x3f4a6666
 8001240:	ae147ae1 	.word	0xae147ae1
 8001244:	3ff6e147 	.word	0x3ff6e147
 8001248:	75f6fd22 	.word	0x75f6fd22
 800124c:	3f719ce0 	.word	0x3f719ce0
 8001250:	20000268 	.word	0x20000268
 8001254:	3e4ccccd 	.word	0x3e4ccccd
 8001258:	40390000 	.word	0x40390000
 800125c:	41100000 	.word	0x41100000

08001260 <GET_SYS_5V>:


float GET_SYS_5V()
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001266:	2300      	movs	r3, #0
 8001268:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=5; i<50;i+=10)
 800126a:	2305      	movs	r3, #5
 800126c:	717b      	strb	r3, [r7, #5]
 800126e:	e00a      	b.n	8001286 <GET_SYS_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001270:	797b      	ldrb	r3, [r7, #5]
 8001272:	4a1b      	ldr	r2, [pc, #108]	; (80012e0 <GET_SYS_5V+0x80>)
 8001274:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001278:	b29a      	uxth	r2, r3
 800127a:	88fb      	ldrh	r3, [r7, #6]
 800127c:	4413      	add	r3, r2
 800127e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=5; i<50;i+=10)
 8001280:	797b      	ldrb	r3, [r7, #5]
 8001282:	330a      	adds	r3, #10
 8001284:	717b      	strb	r3, [r7, #5]
 8001286:	797b      	ldrb	r3, [r7, #5]
 8001288:	2b31      	cmp	r3, #49	; 0x31
 800128a:	d9f1      	bls.n	8001270 <GET_SYS_5V+0x10>
	  	}
	  	tmp*=0.2f;
 800128c:	88fb      	ldrh	r3, [r7, #6]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fd00 	bl	8000c94 <__aeabi_i2f>
 8001294:	4603      	mov	r3, r0
 8001296:	4913      	ldr	r1, [pc, #76]	; (80012e4 <GET_SYS_5V+0x84>)
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fd4f 	bl	8000d3c <__aeabi_fmul>
 800129e:	4603      	mov	r3, r0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff37 	bl	8001114 <__aeabi_f2uiz>
 80012a6:	4603      	mov	r3, r0
 80012a8:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 80012aa:	88fb      	ldrh	r3, [r7, #6]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fcf1 	bl	8000c94 <__aeabi_i2f>
 80012b2:	4603      	mov	r3, r0
 80012b4:	490c      	ldr	r1, [pc, #48]	; (80012e8 <GET_SYS_5V+0x88>)
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fd40 	bl	8000d3c <__aeabi_fmul>
 80012bc:	4603      	mov	r3, r0
 80012be:	490b      	ldr	r1, [pc, #44]	; (80012ec <GET_SYS_5V+0x8c>)
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fd3b 	bl	8000d3c <__aeabi_fmul>
 80012c6:	4603      	mov	r3, r0
 80012c8:	603b      	str	r3, [r7, #0]
	  	return voltage+SYS5V_OFFSET;
 80012ca:	f04f 0100 	mov.w	r1, #0
 80012ce:	6838      	ldr	r0, [r7, #0]
 80012d0:	f7ff fc2c 	bl	8000b2c <__addsf3>
 80012d4:	4603      	mov	r3, r0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000268 	.word	0x20000268
 80012e4:	3e4ccccd 	.word	0x3e4ccccd
 80012e8:	3a533333 	.word	0x3a533333
 80012ec:	3fe8f5c3 	.word	0x3fe8f5c3

080012f0 <GET_DC_5V>:

float GET_DC_5V()
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=8; i<50;i+=10)
 80012fa:	2308      	movs	r3, #8
 80012fc:	717b      	strb	r3, [r7, #5]
 80012fe:	e00a      	b.n	8001316 <GET_DC_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001300:	797b      	ldrb	r3, [r7, #5]
 8001302:	4a1b      	ldr	r2, [pc, #108]	; (8001370 <GET_DC_5V+0x80>)
 8001304:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001308:	b29a      	uxth	r2, r3
 800130a:	88fb      	ldrh	r3, [r7, #6]
 800130c:	4413      	add	r3, r2
 800130e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=8; i<50;i+=10)
 8001310:	797b      	ldrb	r3, [r7, #5]
 8001312:	330a      	adds	r3, #10
 8001314:	717b      	strb	r3, [r7, #5]
 8001316:	797b      	ldrb	r3, [r7, #5]
 8001318:	2b31      	cmp	r3, #49	; 0x31
 800131a:	d9f1      	bls.n	8001300 <GET_DC_5V+0x10>
	  	}
	  	tmp*=0.2f;
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fcb8 	bl	8000c94 <__aeabi_i2f>
 8001324:	4603      	mov	r3, r0
 8001326:	4913      	ldr	r1, [pc, #76]	; (8001374 <GET_DC_5V+0x84>)
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fd07 	bl	8000d3c <__aeabi_fmul>
 800132e:	4603      	mov	r3, r0
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff feef 	bl	8001114 <__aeabi_f2uiz>
 8001336:	4603      	mov	r3, r0
 8001338:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fca9 	bl	8000c94 <__aeabi_i2f>
 8001342:	4603      	mov	r3, r0
 8001344:	490c      	ldr	r1, [pc, #48]	; (8001378 <GET_DC_5V+0x88>)
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff fcf8 	bl	8000d3c <__aeabi_fmul>
 800134c:	4603      	mov	r3, r0
 800134e:	490b      	ldr	r1, [pc, #44]	; (800137c <GET_DC_5V+0x8c>)
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff fcf3 	bl	8000d3c <__aeabi_fmul>
 8001356:	4603      	mov	r3, r0
 8001358:	603b      	str	r3, [r7, #0]
	  	return voltage+DC5V_OFFSET;
 800135a:	f04f 0100 	mov.w	r1, #0
 800135e:	6838      	ldr	r0, [r7, #0]
 8001360:	f7ff fbe4 	bl	8000b2c <__addsf3>
 8001364:	4603      	mov	r3, r0
}
 8001366:	4618      	mov	r0, r3
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000268 	.word	0x20000268
 8001374:	3e4ccccd 	.word	0x3e4ccccd
 8001378:	3a533333 	.word	0x3a533333
 800137c:	3fe8f5c3 	.word	0x3fe8f5c3

08001380 <GET_STB_5V>:

float GET_STB_5V()
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001386:	2300      	movs	r3, #0
 8001388:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=9; i<50;i+=10)
 800138a:	2309      	movs	r3, #9
 800138c:	717b      	strb	r3, [r7, #5]
 800138e:	e00a      	b.n	80013a6 <GET_STB_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001390:	797b      	ldrb	r3, [r7, #5]
 8001392:	4a1b      	ldr	r2, [pc, #108]	; (8001400 <GET_STB_5V+0x80>)
 8001394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001398:	b29a      	uxth	r2, r3
 800139a:	88fb      	ldrh	r3, [r7, #6]
 800139c:	4413      	add	r3, r2
 800139e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=9; i<50;i+=10)
 80013a0:	797b      	ldrb	r3, [r7, #5]
 80013a2:	330a      	adds	r3, #10
 80013a4:	717b      	strb	r3, [r7, #5]
 80013a6:	797b      	ldrb	r3, [r7, #5]
 80013a8:	2b31      	cmp	r3, #49	; 0x31
 80013aa:	d9f1      	bls.n	8001390 <GET_STB_5V+0x10>
	  	}
	  	tmp*=0.2f;
 80013ac:	88fb      	ldrh	r3, [r7, #6]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fc70 	bl	8000c94 <__aeabi_i2f>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4913      	ldr	r1, [pc, #76]	; (8001404 <GET_STB_5V+0x84>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff fcbf 	bl	8000d3c <__aeabi_fmul>
 80013be:	4603      	mov	r3, r0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fea7 	bl	8001114 <__aeabi_f2uiz>
 80013c6:	4603      	mov	r3, r0
 80013c8:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff fc61 	bl	8000c94 <__aeabi_i2f>
 80013d2:	4603      	mov	r3, r0
 80013d4:	490c      	ldr	r1, [pc, #48]	; (8001408 <GET_STB_5V+0x88>)
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fcb0 	bl	8000d3c <__aeabi_fmul>
 80013dc:	4603      	mov	r3, r0
 80013de:	490b      	ldr	r1, [pc, #44]	; (800140c <GET_STB_5V+0x8c>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fcab 	bl	8000d3c <__aeabi_fmul>
 80013e6:	4603      	mov	r3, r0
 80013e8:	603b      	str	r3, [r7, #0]
	  	return voltage+STB5V_OFFSET;
 80013ea:	f04f 0100 	mov.w	r1, #0
 80013ee:	6838      	ldr	r0, [r7, #0]
 80013f0:	f7ff fb9c 	bl	8000b2c <__addsf3>
 80013f4:	4603      	mov	r3, r0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000268 	.word	0x20000268
 8001404:	3e4ccccd 	.word	0x3e4ccccd
 8001408:	3a533333 	.word	0x3a533333
 800140c:	3fe8f5c3 	.word	0x3fe8f5c3

08001410 <GET_SYS_12V>:

float GET_SYS_12V()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001416:	2300      	movs	r3, #0
 8001418:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=6; i<50;i+=10)
 800141a:	2306      	movs	r3, #6
 800141c:	717b      	strb	r3, [r7, #5]
 800141e:	e00a      	b.n	8001436 <GET_SYS_12V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001420:	797b      	ldrb	r3, [r7, #5]
 8001422:	4a1b      	ldr	r2, [pc, #108]	; (8001490 <GET_SYS_12V+0x80>)
 8001424:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001428:	b29a      	uxth	r2, r3
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	4413      	add	r3, r2
 800142e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=6; i<50;i+=10)
 8001430:	797b      	ldrb	r3, [r7, #5]
 8001432:	330a      	adds	r3, #10
 8001434:	717b      	strb	r3, [r7, #5]
 8001436:	797b      	ldrb	r3, [r7, #5]
 8001438:	2b31      	cmp	r3, #49	; 0x31
 800143a:	d9f1      	bls.n	8001420 <GET_SYS_12V+0x10>
	  	}
	  	tmp*=0.2f;
 800143c:	88fb      	ldrh	r3, [r7, #6]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fc28 	bl	8000c94 <__aeabi_i2f>
 8001444:	4603      	mov	r3, r0
 8001446:	4913      	ldr	r1, [pc, #76]	; (8001494 <GET_SYS_12V+0x84>)
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fc77 	bl	8000d3c <__aeabi_fmul>
 800144e:	4603      	mov	r3, r0
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fe5f 	bl	8001114 <__aeabi_f2uiz>
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 4.6f;
 800145a:	88fb      	ldrh	r3, [r7, #6]
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff fc19 	bl	8000c94 <__aeabi_i2f>
 8001462:	4603      	mov	r3, r0
 8001464:	490c      	ldr	r1, [pc, #48]	; (8001498 <GET_SYS_12V+0x88>)
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff fc68 	bl	8000d3c <__aeabi_fmul>
 800146c:	4603      	mov	r3, r0
 800146e:	490b      	ldr	r1, [pc, #44]	; (800149c <GET_SYS_12V+0x8c>)
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff fc63 	bl	8000d3c <__aeabi_fmul>
 8001476:	4603      	mov	r3, r0
 8001478:	603b      	str	r3, [r7, #0]
	  	return voltage+SYS12V_OFFSET;
 800147a:	f04f 0100 	mov.w	r1, #0
 800147e:	6838      	ldr	r0, [r7, #0]
 8001480:	f7ff fb54 	bl	8000b2c <__addsf3>
 8001484:	4603      	mov	r3, r0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000268 	.word	0x20000268
 8001494:	3e4ccccd 	.word	0x3e4ccccd
 8001498:	3a533333 	.word	0x3a533333
 800149c:	40933333 	.word	0x40933333

080014a0 <GET_DC_12V>:

float GET_DC_12V()
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=7; i<50;i+=10)
 80014aa:	2307      	movs	r3, #7
 80014ac:	717b      	strb	r3, [r7, #5]
 80014ae:	e00a      	b.n	80014c6 <GET_DC_12V+0x26>
	  	{
	  		tmp+=adc_data[i];
 80014b0:	797b      	ldrb	r3, [r7, #5]
 80014b2:	4a1b      	ldr	r2, [pc, #108]	; (8001520 <GET_DC_12V+0x80>)
 80014b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	4413      	add	r3, r2
 80014be:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=7; i<50;i+=10)
 80014c0:	797b      	ldrb	r3, [r7, #5]
 80014c2:	330a      	adds	r3, #10
 80014c4:	717b      	strb	r3, [r7, #5]
 80014c6:	797b      	ldrb	r3, [r7, #5]
 80014c8:	2b31      	cmp	r3, #49	; 0x31
 80014ca:	d9f1      	bls.n	80014b0 <GET_DC_12V+0x10>
	  	}
	  	tmp*=0.2f;
 80014cc:	88fb      	ldrh	r3, [r7, #6]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fbe0 	bl	8000c94 <__aeabi_i2f>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4913      	ldr	r1, [pc, #76]	; (8001524 <GET_DC_12V+0x84>)
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fc2f 	bl	8000d3c <__aeabi_fmul>
 80014de:	4603      	mov	r3, r0
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fe17 	bl	8001114 <__aeabi_f2uiz>
 80014e6:	4603      	mov	r3, r0
 80014e8:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 4.6f;
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fbd1 	bl	8000c94 <__aeabi_i2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	490c      	ldr	r1, [pc, #48]	; (8001528 <GET_DC_12V+0x88>)
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fc20 	bl	8000d3c <__aeabi_fmul>
 80014fc:	4603      	mov	r3, r0
 80014fe:	490b      	ldr	r1, [pc, #44]	; (800152c <GET_DC_12V+0x8c>)
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fc1b 	bl	8000d3c <__aeabi_fmul>
 8001506:	4603      	mov	r3, r0
 8001508:	603b      	str	r3, [r7, #0]
	  	return voltage+DC12V_OFFSET;
 800150a:	f04f 0100 	mov.w	r1, #0
 800150e:	6838      	ldr	r0, [r7, #0]
 8001510:	f7ff fb0c 	bl	8000b2c <__addsf3>
 8001514:	4603      	mov	r3, r0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000268 	.word	0x20000268
 8001524:	3e4ccccd 	.word	0x3e4ccccd
 8001528:	3a533333 	.word	0x3a533333
 800152c:	40933333 	.word	0x40933333

08001530 <GET_HDD_12V_CURR>:

int16_t GET_HDD_12V_CURR()
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
	    int16_t tmp=0;
 8001536:	2300      	movs	r3, #0
 8001538:	80fb      	strh	r3, [r7, #6]
	    int16_t current;

	  	for(uint8_t i=2; i<50;i+=10)
 800153a:	2302      	movs	r3, #2
 800153c:	717b      	strb	r3, [r7, #5]
 800153e:	e00b      	b.n	8001558 <GET_HDD_12V_CURR+0x28>
	  	{
	  		tmp+=adc_data[i];
 8001540:	797b      	ldrb	r3, [r7, #5]
 8001542:	4a14      	ldr	r2, [pc, #80]	; (8001594 <GET_HDD_12V_CURR+0x64>)
 8001544:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001548:	b29a      	uxth	r2, r3
 800154a:	88fb      	ldrh	r3, [r7, #6]
 800154c:	4413      	add	r3, r2
 800154e:	b29b      	uxth	r3, r3
 8001550:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=2; i<50;i+=10)
 8001552:	797b      	ldrb	r3, [r7, #5]
 8001554:	330a      	adds	r3, #10
 8001556:	717b      	strb	r3, [r7, #5]
 8001558:	797b      	ldrb	r3, [r7, #5]
 800155a:	2b31      	cmp	r3, #49	; 0x31
 800155c:	d9f0      	bls.n	8001540 <GET_HDD_12V_CURR+0x10>
	  	}
	  	tmp/=5;
 800155e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001562:	4a0d      	ldr	r2, [pc, #52]	; (8001598 <GET_HDD_12V_CURR+0x68>)
 8001564:	fb82 1203 	smull	r1, r2, r2, r3
 8001568:	1052      	asrs	r2, r2, #1
 800156a:	17db      	asrs	r3, r3, #31
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3150) / 2;
 8001570:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001574:	f248 02e8 	movw	r2, #33000	; 0x80e8
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	0b1b      	lsrs	r3, r3, #12
 800157e:	f6a3 434e 	subw	r3, r3, #3150	; 0xc4e
 8001582:	085b      	lsrs	r3, r3, #1
 8001584:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 8001586:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 800158a:	4618      	mov	r0, r3
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	20000268 	.word	0x20000268
 8001598:	66666667 	.word	0x66666667

0800159c <GET_HDD_5V_CURR>:

int16_t GET_HDD_5V_CURR()
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
	    int16_t tmp=0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	80fb      	strh	r3, [r7, #6]
	    int16_t current;

	  	for(uint8_t i=1; i<50;i+=10)
 80015a6:	2301      	movs	r3, #1
 80015a8:	717b      	strb	r3, [r7, #5]
 80015aa:	e00b      	b.n	80015c4 <GET_HDD_5V_CURR+0x28>
	  	{
	  		tmp+=adc_data[i];
 80015ac:	797b      	ldrb	r3, [r7, #5]
 80015ae:	4a14      	ldr	r2, [pc, #80]	; (8001600 <GET_HDD_5V_CURR+0x64>)
 80015b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	4413      	add	r3, r2
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=1; i<50;i+=10)
 80015be:	797b      	ldrb	r3, [r7, #5]
 80015c0:	330a      	adds	r3, #10
 80015c2:	717b      	strb	r3, [r7, #5]
 80015c4:	797b      	ldrb	r3, [r7, #5]
 80015c6:	2b31      	cmp	r3, #49	; 0x31
 80015c8:	d9f0      	bls.n	80015ac <GET_HDD_5V_CURR+0x10>
	  	}
	  	tmp/=5;
 80015ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ce:	4a0d      	ldr	r2, [pc, #52]	; (8001604 <GET_HDD_5V_CURR+0x68>)
 80015d0:	fb82 1203 	smull	r1, r2, r2, r3
 80015d4:	1052      	asrs	r2, r2, #1
 80015d6:	17db      	asrs	r3, r3, #31
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3150) / 2;
 80015dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e0:	f248 02e8 	movw	r2, #33000	; 0x80e8
 80015e4:	fb02 f303 	mul.w	r3, r2, r3
 80015e8:	0b1b      	lsrs	r3, r3, #12
 80015ea:	f6a3 434e 	subw	r3, r3, #3150	; 0xc4e
 80015ee:	085b      	lsrs	r3, r3, #1
 80015f0:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 80015f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr
 8001600:	20000268 	.word	0x20000268
 8001604:	66666667 	.word	0x66666667

08001608 <GET_SYS_12V_CURR>:

int16_t GET_SYS_12V_CURR()
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
	    int16_t tmp=0;
 800160e:	2300      	movs	r3, #0
 8001610:	80fb      	strh	r3, [r7, #6]
	    int16_t current;

	  	for(uint8_t i=4; i<50;i+=10)
 8001612:	2304      	movs	r3, #4
 8001614:	717b      	strb	r3, [r7, #5]
 8001616:	e00b      	b.n	8001630 <GET_SYS_12V_CURR+0x28>
	  	{
	  		tmp+=adc_data[i];
 8001618:	797b      	ldrb	r3, [r7, #5]
 800161a:	4a14      	ldr	r2, [pc, #80]	; (800166c <GET_SYS_12V_CURR+0x64>)
 800161c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001620:	b29a      	uxth	r2, r3
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	4413      	add	r3, r2
 8001626:	b29b      	uxth	r3, r3
 8001628:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=4; i<50;i+=10)
 800162a:	797b      	ldrb	r3, [r7, #5]
 800162c:	330a      	adds	r3, #10
 800162e:	717b      	strb	r3, [r7, #5]
 8001630:	797b      	ldrb	r3, [r7, #5]
 8001632:	2b31      	cmp	r3, #49	; 0x31
 8001634:	d9f0      	bls.n	8001618 <GET_SYS_12V_CURR+0x10>
	  	}
	  	tmp/=5;
 8001636:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800163a:	4a0d      	ldr	r2, [pc, #52]	; (8001670 <GET_SYS_12V_CURR+0x68>)
 800163c:	fb82 1203 	smull	r1, r2, r2, r3
 8001640:	1052      	asrs	r2, r2, #1
 8001642:	17db      	asrs	r3, r3, #31
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 8001648:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800164c:	f248 02e8 	movw	r2, #33000	; 0x80e8
 8001650:	fb02 f303 	mul.w	r3, r2, r3
 8001654:	0b1b      	lsrs	r3, r3, #12
 8001656:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 800165a:	085b      	lsrs	r3, r3, #1
 800165c:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 800165e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	20000268 	.word	0x20000268
 8001670:	66666667 	.word	0x66666667

08001674 <GET_SYS_5V_CURR>:

int16_t GET_SYS_5V_CURR()
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
	    int16_t tmp=0;
 800167a:	2300      	movs	r3, #0
 800167c:	80fb      	strh	r3, [r7, #6]
	    int16_t current;

	  	for(uint8_t i=3; i<50;i+=10)
 800167e:	2303      	movs	r3, #3
 8001680:	717b      	strb	r3, [r7, #5]
 8001682:	e00b      	b.n	800169c <GET_SYS_5V_CURR+0x28>
	  	{
	  		tmp+=adc_data[i];
 8001684:	797b      	ldrb	r3, [r7, #5]
 8001686:	4a14      	ldr	r2, [pc, #80]	; (80016d8 <GET_SYS_5V_CURR+0x64>)
 8001688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800168c:	b29a      	uxth	r2, r3
 800168e:	88fb      	ldrh	r3, [r7, #6]
 8001690:	4413      	add	r3, r2
 8001692:	b29b      	uxth	r3, r3
 8001694:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=3; i<50;i+=10)
 8001696:	797b      	ldrb	r3, [r7, #5]
 8001698:	330a      	adds	r3, #10
 800169a:	717b      	strb	r3, [r7, #5]
 800169c:	797b      	ldrb	r3, [r7, #5]
 800169e:	2b31      	cmp	r3, #49	; 0x31
 80016a0:	d9f0      	bls.n	8001684 <GET_SYS_5V_CURR+0x10>
	  	}
	  	tmp/=5;
 80016a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016a6:	4a0d      	ldr	r2, [pc, #52]	; (80016dc <GET_SYS_5V_CURR+0x68>)
 80016a8:	fb82 1203 	smull	r1, r2, r2, r3
 80016ac:	1052      	asrs	r2, r2, #1
 80016ae:	17db      	asrs	r3, r3, #31
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 80016b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016b8:	f248 02e8 	movw	r2, #33000	; 0x80e8
 80016bc:	fb02 f303 	mul.w	r3, r2, r3
 80016c0:	0b1b      	lsrs	r3, r3, #12
 80016c2:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 80016c6:	085b      	lsrs	r3, r3, #1
 80016c8:	807b      	strh	r3, [r7, #2]
//	  	if (current < 0) current = 0;
	  	return current; // mA
 80016ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr
 80016d8:	20000268 	.word	0x20000268
 80016dc:	66666667 	.word	0x66666667

080016e0 <_write>:
   67, 76, 86, 96, 108, 120, 134, 148, 163, 180, 197, 216, 235, 255 };


// printf redirection to UART1
int _write(int file, char *ptr, int len)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, len+1);  // debug uart
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3301      	adds	r3, #1
 80016f4:	68b9      	ldr	r1, [r7, #8]
 80016f6:	4804      	ldr	r0, [pc, #16]	; (8001708 <_write+0x28>)
 80016f8:	f006 fa23 	bl	8007b42 <HAL_UART_Transmit>
    return len;
 80016fc:	687b      	ldr	r3, [r7, #4]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200005d0 	.word	0x200005d0

0800170c <HAL_SYSTICK_Callback>:
{
    HAL_UART_Transmit(&huart1, &ch, 1, 2);  // debug uart
}

void HAL_SYSTICK_Callback(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	static uint32_t ledswppwr, ledlevpwr, ledswpstat, ledlevstat;

     if(buzzer_time) { if(--buzzer_time == 0) BUZZ_OFF(); }
 8001710:	4b5c      	ldr	r3, [pc, #368]	; (8001884 <HAL_SYSTICK_Callback+0x178>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d00c      	beq.n	8001732 <HAL_SYSTICK_Callback+0x26>
 8001718:	4b5a      	ldr	r3, [pc, #360]	; (8001884 <HAL_SYSTICK_Callback+0x178>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	3b01      	subs	r3, #1
 800171e:	4a59      	ldr	r2, [pc, #356]	; (8001884 <HAL_SYSTICK_Callback+0x178>)
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d105      	bne.n	8001732 <HAL_SYSTICK_Callback+0x26>
 8001726:	2200      	movs	r2, #0
 8001728:	f44f 7180 	mov.w	r1, #256	; 0x100
 800172c:	4856      	ldr	r0, [pc, #344]	; (8001888 <HAL_SYSTICK_Callback+0x17c>)
 800172e:	f003 fb00 	bl	8004d32 <HAL_GPIO_WritePin>

     if(led_tim_pwr && ++ledswppwr >= led_tim_pwr)
 8001732:	4b56      	ldr	r3, [pc, #344]	; (800188c <HAL_SYSTICK_Callback+0x180>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d044      	beq.n	80017c4 <HAL_SYSTICK_Callback+0xb8>
 800173a:	4b55      	ldr	r3, [pc, #340]	; (8001890 <HAL_SYSTICK_Callback+0x184>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	3301      	adds	r3, #1
 8001740:	4a53      	ldr	r2, [pc, #332]	; (8001890 <HAL_SYSTICK_Callback+0x184>)
 8001742:	6013      	str	r3, [r2, #0]
 8001744:	4b52      	ldr	r3, [pc, #328]	; (8001890 <HAL_SYSTICK_Callback+0x184>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a50      	ldr	r2, [pc, #320]	; (800188c <HAL_SYSTICK_Callback+0x180>)
 800174a:	8812      	ldrh	r2, [r2, #0]
 800174c:	4293      	cmp	r3, r2
 800174e:	d339      	bcc.n	80017c4 <HAL_SYSTICK_Callback+0xb8>
     {
         ledswppwr = 0;
 8001750:	4b4f      	ldr	r3, [pc, #316]	; (8001890 <HAL_SYSTICK_Callback+0x184>)
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
         if(++ledlevpwr >= 64 + (led_cycles_pwr>>16))
 8001756:	4b4f      	ldr	r3, [pc, #316]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	3301      	adds	r3, #1
 800175c:	4a4d      	ldr	r2, [pc, #308]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	4b4c      	ldr	r3, [pc, #304]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a4c      	ldr	r2, [pc, #304]	; (8001898 <HAL_SYSTICK_Callback+0x18c>)
 8001766:	8812      	ldrh	r2, [r2, #0]
 8001768:	1412      	asrs	r2, r2, #16
 800176a:	3240      	adds	r2, #64	; 0x40
 800176c:	4293      	cmp	r3, r2
 800176e:	d30f      	bcc.n	8001790 <HAL_SYSTICK_Callback+0x84>
         {
             ledlevpwr = 0;
 8001770:	4b48      	ldr	r3, [pc, #288]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
             led_cycles_pwr--;
 8001776:	4b48      	ldr	r3, [pc, #288]	; (8001898 <HAL_SYSTICK_Callback+0x18c>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	3b01      	subs	r3, #1
 800177c:	b29a      	uxth	r2, r3
 800177e:	4b46      	ldr	r3, [pc, #280]	; (8001898 <HAL_SYSTICK_Callback+0x18c>)
 8001780:	801a      	strh	r2, [r3, #0]
             if((led_cycles_pwr & 0xFFFF) == 0) led_tim_pwr = 0;
 8001782:	4b45      	ldr	r3, [pc, #276]	; (8001898 <HAL_SYSTICK_Callback+0x18c>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d102      	bne.n	8001790 <HAL_SYSTICK_Callback+0x84>
 800178a:	4b40      	ldr	r3, [pc, #256]	; (800188c <HAL_SYSTICK_Callback+0x180>)
 800178c:	2200      	movs	r2, #0
 800178e:	801a      	strh	r2, [r3, #0]
         }
         if(ledlevpwr>=64) setPwrLed(0); else setPwrLed((ledlevpwr<32) ? ledlevpwr : 63-ledlevpwr);
 8001790:	4b40      	ldr	r3, [pc, #256]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b3f      	cmp	r3, #63	; 0x3f
 8001796:	d903      	bls.n	80017a0 <HAL_SYSTICK_Callback+0x94>
 8001798:	2000      	movs	r0, #0
 800179a:	f000 fac7 	bl	8001d2c <setPwrLed>
 800179e:	e01b      	b.n	80017d8 <HAL_SYSTICK_Callback+0xcc>
 80017a0:	4b3c      	ldr	r3, [pc, #240]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b1f      	cmp	r3, #31
 80017a6:	d906      	bls.n	80017b6 <HAL_SYSTICK_Callback+0xaa>
 80017a8:	4b3a      	ldr	r3, [pc, #232]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	e002      	b.n	80017bc <HAL_SYSTICK_Callback+0xb0>
 80017b6:	4b37      	ldr	r3, [pc, #220]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	4618      	mov	r0, r3
 80017be:	f000 fab5 	bl	8001d2c <setPwrLed>
 80017c2:	e009      	b.n	80017d8 <HAL_SYSTICK_Callback+0xcc>
     } else if(led_tim_pwr == 0) {ledswppwr=0; ledlevpwr=0;}
 80017c4:	4b31      	ldr	r3, [pc, #196]	; (800188c <HAL_SYSTICK_Callback+0x180>)
 80017c6:	881b      	ldrh	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d105      	bne.n	80017d8 <HAL_SYSTICK_Callback+0xcc>
 80017cc:	4b30      	ldr	r3, [pc, #192]	; (8001890 <HAL_SYSTICK_Callback+0x184>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	4b30      	ldr	r3, [pc, #192]	; (8001894 <HAL_SYSTICK_Callback+0x188>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]

     if(led_tim_stat && ++ledswpstat >= led_tim_stat)
 80017d8:	4b30      	ldr	r3, [pc, #192]	; (800189c <HAL_SYSTICK_Callback+0x190>)
 80017da:	881b      	ldrh	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d044      	beq.n	800186a <HAL_SYSTICK_Callback+0x15e>
 80017e0:	4b2f      	ldr	r3, [pc, #188]	; (80018a0 <HAL_SYSTICK_Callback+0x194>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	4a2e      	ldr	r2, [pc, #184]	; (80018a0 <HAL_SYSTICK_Callback+0x194>)
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b2d      	ldr	r3, [pc, #180]	; (80018a0 <HAL_SYSTICK_Callback+0x194>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a2b      	ldr	r2, [pc, #172]	; (800189c <HAL_SYSTICK_Callback+0x190>)
 80017f0:	8812      	ldrh	r2, [r2, #0]
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d339      	bcc.n	800186a <HAL_SYSTICK_Callback+0x15e>
     {
         ledswpstat = 0;
 80017f6:	4b2a      	ldr	r3, [pc, #168]	; (80018a0 <HAL_SYSTICK_Callback+0x194>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
         if(++ledlevstat >= 64 + (led_cycles_stat>>16))
 80017fc:	4b29      	ldr	r3, [pc, #164]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3301      	adds	r3, #1
 8001802:	4a28      	ldr	r2, [pc, #160]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	4b27      	ldr	r3, [pc, #156]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a27      	ldr	r2, [pc, #156]	; (80018a8 <HAL_SYSTICK_Callback+0x19c>)
 800180c:	8812      	ldrh	r2, [r2, #0]
 800180e:	1412      	asrs	r2, r2, #16
 8001810:	3240      	adds	r2, #64	; 0x40
 8001812:	4293      	cmp	r3, r2
 8001814:	d30f      	bcc.n	8001836 <HAL_SYSTICK_Callback+0x12a>
         {
             ledlevstat = 0;
 8001816:	4b23      	ldr	r3, [pc, #140]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
             led_cycles_stat--;
 800181c:	4b22      	ldr	r3, [pc, #136]	; (80018a8 <HAL_SYSTICK_Callback+0x19c>)
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	3b01      	subs	r3, #1
 8001822:	b29a      	uxth	r2, r3
 8001824:	4b20      	ldr	r3, [pc, #128]	; (80018a8 <HAL_SYSTICK_Callback+0x19c>)
 8001826:	801a      	strh	r2, [r3, #0]
             if((led_cycles_stat & 0xFFFF) == 0) led_tim_stat = 0;
 8001828:	4b1f      	ldr	r3, [pc, #124]	; (80018a8 <HAL_SYSTICK_Callback+0x19c>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d102      	bne.n	8001836 <HAL_SYSTICK_Callback+0x12a>
 8001830:	4b1a      	ldr	r3, [pc, #104]	; (800189c <HAL_SYSTICK_Callback+0x190>)
 8001832:	2200      	movs	r2, #0
 8001834:	801a      	strh	r2, [r3, #0]
         }
         if(ledlevstat>=64) setStatLed(0); else setStatLed((ledlevstat<32) ? ledlevstat : 63-ledlevstat);
 8001836:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2b3f      	cmp	r3, #63	; 0x3f
 800183c:	d903      	bls.n	8001846 <HAL_SYSTICK_Callback+0x13a>
 800183e:	2000      	movs	r0, #0
 8001840:	f000 fa86 	bl	8001d50 <setStatLed>
 8001844:	e01c      	b.n	8001880 <HAL_SYSTICK_Callback+0x174>
 8001846:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2b1f      	cmp	r3, #31
 800184c:	d906      	bls.n	800185c <HAL_SYSTICK_Callback+0x150>
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	b2db      	uxtb	r3, r3
 8001854:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8001858:	b2db      	uxtb	r3, r3
 800185a:	e002      	b.n	8001862 <HAL_SYSTICK_Callback+0x156>
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	4618      	mov	r0, r3
 8001864:	f000 fa74 	bl	8001d50 <setStatLed>
 8001868:	e00a      	b.n	8001880 <HAL_SYSTICK_Callback+0x174>
     } else if(led_tim_stat == 0) {ledswpstat=0; ledlevstat=0;}
 800186a:	4b0c      	ldr	r3, [pc, #48]	; (800189c <HAL_SYSTICK_Callback+0x190>)
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d106      	bne.n	8001880 <HAL_SYSTICK_Callback+0x174>
 8001872:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <HAL_SYSTICK_Callback+0x194>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <HAL_SYSTICK_Callback+0x198>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
}
 800187e:	e7ff      	b.n	8001880 <HAL_SYSTICK_Callback+0x174>
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	200002d4 	.word	0x200002d4
 8001888:	40010800 	.word	0x40010800
 800188c:	200002da 	.word	0x200002da
 8001890:	200001f8 	.word	0x200001f8
 8001894:	200001fc 	.word	0x200001fc
 8001898:	200002d8 	.word	0x200002d8
 800189c:	200002dc 	.word	0x200002dc
 80018a0:	20000200 	.word	0x20000200
 80018a4:	20000204 	.word	0x20000204
 80018a8:	200004e4 	.word	0x200004e4

080018ac <HAL_UART_RxCpltCallback>:

// UART odbieranie

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_IT(&huart1, uart_rx_buf, RX_BUF_SIZE);  // uruchom odbior na przerwaniach
 80018b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018b8:	4903      	ldr	r1, [pc, #12]	; (80018c8 <HAL_UART_RxCpltCallback+0x1c>)
 80018ba:	4804      	ldr	r0, [pc, #16]	; (80018cc <HAL_UART_RxCpltCallback+0x20>)
 80018bc:	f006 f9d2 	bl	8007c64 <HAL_UART_Receive_IT>
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	200002e0 	.word	0x200002e0
 80018cc:	200005d0 	.word	0x200005d0

080018d0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
    HAL_UART_RxCpltCallback(huart);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ffe7 	bl	80018ac <HAL_UART_RxCpltCallback>
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <UART_has_char>:

uint16_t UART_has_char()      // zwraca ilosc bajtow w buforze
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
    return (huart1.RxXferSize-huart1.RxXferCount+RX_BUF_SIZE-uart_rxtail) % RX_BUF_SIZE;
 80018ec:	4b0b      	ldr	r3, [pc, #44]	; (800191c <UART_has_char+0x34>)
 80018ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80018f0:	461a      	mov	r2, r3
 80018f2:	4b0a      	ldr	r3, [pc, #40]	; (800191c <UART_has_char+0x34>)
 80018f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80018fe:	4a08      	ldr	r2, [pc, #32]	; (8001920 <UART_has_char+0x38>)
 8001900:	8812      	ldrh	r2, [r2, #0]
 8001902:	1a9b      	subs	r3, r3, r2
 8001904:	425a      	negs	r2, r3
 8001906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800190a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800190e:	bf58      	it	pl
 8001910:	4253      	negpl	r3, r2
 8001912:	b29b      	uxth	r3, r3
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	200005d0 	.word	0x200005d0
 8001920:	200002d0 	.word	0x200002d0

08001924 <UART_receive>:

uint8_t UART_receive()       // odbierz bajt z bufora
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
    uint8_t tmp = uart_rx_buf[uart_rxtail++];
 800192a:	4b0c      	ldr	r3, [pc, #48]	; (800195c <UART_receive+0x38>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	1c5a      	adds	r2, r3, #1
 8001930:	b291      	uxth	r1, r2
 8001932:	4a0a      	ldr	r2, [pc, #40]	; (800195c <UART_receive+0x38>)
 8001934:	8011      	strh	r1, [r2, #0]
 8001936:	461a      	mov	r2, r3
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <UART_receive+0x3c>)
 800193a:	5c9b      	ldrb	r3, [r3, r2]
 800193c:	71fb      	strb	r3, [r7, #7]
    if(uart_rxtail >= RX_BUF_SIZE) uart_rxtail = 0;
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <UART_receive+0x38>)
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001946:	d302      	bcc.n	800194e <UART_receive+0x2a>
 8001948:	4b04      	ldr	r3, [pc, #16]	; (800195c <UART_receive+0x38>)
 800194a:	2200      	movs	r2, #0
 800194c:	801a      	strh	r2, [r3, #0]
    return tmp;
 800194e:	79fb      	ldrb	r3, [r7, #7]
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	200002d0 	.word	0x200002d0
 8001960:	200002e0 	.word	0x200002e0

08001964 <Buzz>:

void Buzz(uint32_t tim)   // w ms
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
   buzzer_time = tim;
 800196c:	4a06      	ldr	r2, [pc, #24]	; (8001988 <Buzz+0x24>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6013      	str	r3, [r2, #0]
   BUZZ_ON();
 8001972:	2201      	movs	r2, #1
 8001974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001978:	4804      	ldr	r0, [pc, #16]	; (800198c <Buzz+0x28>)
 800197a:	f003 f9da 	bl	8004d32 <HAL_GPIO_WritePin>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	200002d4 	.word	0x200002d4
 800198c:	40010800 	.word	0x40010800

08001990 <Round_filter_fl>:

float Round_filter_fl(uint8_t index, float value)      // index filtru
{
 8001990:	b5b0      	push	{r4, r5, r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
   static float filter[MAX_FILTERS_FL];
   if(index > MAX_FILTERS_FL-1) index = MAX_FILTERS_FL-1;  // zabezpieczenie
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <Round_filter_fl+0x16>
 80019a2:	2302      	movs	r3, #2
 80019a4:	71fb      	strb	r3, [r7, #7]
   if(filter[index] == 0) filter[index] = value * FILTSTR_FL;   // inicjalizacja pustego filtru
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	4a23      	ldr	r2, [pc, #140]	; (8001a38 <Round_filter_fl+0xa8>)
 80019aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ae:	f04f 0100 	mov.w	r1, #0
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fb56 	bl	8001064 <__aeabi_fcmpeq>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d009      	beq.n	80019d2 <Round_filter_fl+0x42>
 80019be:	79fc      	ldrb	r4, [r7, #7]
 80019c0:	491e      	ldr	r1, [pc, #120]	; (8001a3c <Round_filter_fl+0xac>)
 80019c2:	6838      	ldr	r0, [r7, #0]
 80019c4:	f7ff f9ba 	bl	8000d3c <__aeabi_fmul>
 80019c8:	4603      	mov	r3, r0
 80019ca:	461a      	mov	r2, r3
 80019cc:	4b1a      	ldr	r3, [pc, #104]	; (8001a38 <Round_filter_fl+0xa8>)
 80019ce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] -= filter[index] / FILTSTR_FL;
 80019d2:	79fc      	ldrb	r4, [r7, #7]
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	4a18      	ldr	r2, [pc, #96]	; (8001a38 <Round_filter_fl+0xa8>)
 80019d8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	4a16      	ldr	r2, [pc, #88]	; (8001a38 <Round_filter_fl+0xa8>)
 80019e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e4:	4915      	ldr	r1, [pc, #84]	; (8001a3c <Round_filter_fl+0xac>)
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff fa5c 	bl	8000ea4 <__aeabi_fdiv>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4619      	mov	r1, r3
 80019f0:	4628      	mov	r0, r5
 80019f2:	f7ff f899 	bl	8000b28 <__aeabi_fsub>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <Round_filter_fl+0xa8>)
 80019fc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] += value;
 8001a00:	79fc      	ldrb	r4, [r7, #7]
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	4a0c      	ldr	r2, [pc, #48]	; (8001a38 <Round_filter_fl+0xa8>)
 8001a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0a:	6839      	ldr	r1, [r7, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff f88d 	bl	8000b2c <__addsf3>
 8001a12:	4603      	mov	r3, r0
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <Round_filter_fl+0xa8>)
 8001a18:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   return (filter[index] / FILTSTR_FL);
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	4a06      	ldr	r2, [pc, #24]	; (8001a38 <Round_filter_fl+0xa8>)
 8001a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a24:	4905      	ldr	r1, [pc, #20]	; (8001a3c <Round_filter_fl+0xac>)
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff fa3c 	bl	8000ea4 <__aeabi_fdiv>
 8001a2c:	4603      	mov	r3, r0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bdb0      	pop	{r4, r5, r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000208 	.word	0x20000208
 8001a3c:	41a00000 	.word	0x41a00000

08001a40 <Round_filter_int>:

int16_t Round_filter_int(uint8_t index, int16_t value)      // index filtru
{
 8001a40:	b5b0      	push	{r4, r5, r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	460a      	mov	r2, r1
 8001a4a:	71fb      	strb	r3, [r7, #7]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	80bb      	strh	r3, [r7, #4]
   static float filter[MAX_FILTERS_INT];
   if(index > MAX_FILTERS_INT-1) index = MAX_FILTERS_INT-1;  // zabezpieczenie
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	2b06      	cmp	r3, #6
 8001a54:	d901      	bls.n	8001a5a <Round_filter_int+0x1a>
 8001a56:	2306      	movs	r3, #6
 8001a58:	71fb      	strb	r3, [r7, #7]
   if(filter[index] == 0) filter[index] = value * FILTSTR_INT;   // inicjalizacja pustego filtru
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	4a2a      	ldr	r2, [pc, #168]	; (8001b08 <Round_filter_int+0xc8>)
 8001a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a62:	f04f 0100 	mov.w	r1, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff fafc 	bl	8001064 <__aeabi_fcmpeq>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00a      	beq.n	8001a88 <Round_filter_int+0x48>
 8001a72:	79fc      	ldrb	r4, [r7, #7]
 8001a74:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a78:	00db      	lsls	r3, r3, #3
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff f90a 	bl	8000c94 <__aeabi_i2f>
 8001a80:	4602      	mov	r2, r0
 8001a82:	4b21      	ldr	r3, [pc, #132]	; (8001b08 <Round_filter_int+0xc8>)
 8001a84:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] -= filter[index] / FILTSTR_INT;
 8001a88:	79fc      	ldrb	r4, [r7, #7]
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	4a1e      	ldr	r2, [pc, #120]	; (8001b08 <Round_filter_int+0xc8>)
 8001a8e:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	4a1c      	ldr	r2, [pc, #112]	; (8001b08 <Round_filter_int+0xc8>)
 8001a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a9a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fa00 	bl	8000ea4 <__aeabi_fdiv>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4628      	mov	r0, r5
 8001aaa:	f7ff f83d 	bl	8000b28 <__aeabi_fsub>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <Round_filter_int+0xc8>)
 8001ab4:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] += value;
 8001ab8:	79fc      	ldrb	r4, [r7, #7]
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	4a12      	ldr	r2, [pc, #72]	; (8001b08 <Round_filter_int+0xc8>)
 8001abe:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8001ac2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f8e4 	bl	8000c94 <__aeabi_i2f>
 8001acc:	4603      	mov	r3, r0
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4628      	mov	r0, r5
 8001ad2:	f7ff f82b 	bl	8000b2c <__addsf3>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <Round_filter_int+0xc8>)
 8001adc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   return (filter[index] / FILTSTR_INT);
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	4a09      	ldr	r2, [pc, #36]	; (8001b08 <Round_filter_int+0xc8>)
 8001ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae8:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff f9d9 	bl	8000ea4 <__aeabi_fdiv>
 8001af2:	4603      	mov	r3, r0
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fae7 	bl	80010c8 <__aeabi_f2iz>
 8001afa:	4603      	mov	r3, r0
 8001afc:	b21b      	sxth	r3, r3
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bdb0      	pop	{r4, r5, r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000214 	.word	0x20000214

08001b0c <MCUgoSleep>:

void MCUgoSleep()
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
	stop_meas();
 8001b10:	f000 fc7f 	bl	8002412 <stop_meas>
    // przygotowanie pinu wakeup
    HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8001b14:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001b18:	f004 fa5a 	bl	8005fd0 <HAL_PWR_DisableWakeUpPin>
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001b1c:	4a08      	ldr	r2, [pc, #32]	; (8001b40 <MCUgoSleep+0x34>)
 8001b1e:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <MCUgoSleep+0x34>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	6013      	str	r3, [r2, #0]
    HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001b28:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001b2c:	f004 fa34 	bl	8005f98 <HAL_PWR_EnableWakeUpPin>
    // dobranoc
    printf("Sleep\r\n");
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <MCUgoSleep+0x38>)
 8001b32:	f007 fa35 	bl	8008fa0 <puts>
    HAL_PWR_EnterSTANDBYMode();
 8001b36:	f004 fa67 	bl	8006008 <HAL_PWR_EnterSTANDBYMode>
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40007000 	.word	0x40007000
 8001b44:	0800ade0 	.word	0x0800ade0

08001b48 <checkPowerOff>:


void checkPowerOff()
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  if(Power_SW_READ() && rpiTout == 0) //nacisniety power, ale jeszcze nie rozpoczeto wylaczania
 8001b4c:	2110      	movs	r1, #16
 8001b4e:	484c      	ldr	r0, [pc, #304]	; (8001c80 <checkPowerOff+0x138>)
 8001b50:	f003 f8d8 	bl	8004d04 <HAL_GPIO_ReadPin>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d02d      	beq.n	8001bb6 <checkPowerOff+0x6e>
 8001b5a:	4b4a      	ldr	r3, [pc, #296]	; (8001c84 <checkPowerOff+0x13c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d129      	bne.n	8001bb6 <checkPowerOff+0x6e>
  {
     Buzz(300);
 8001b62:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b66:	f7ff fefd 	bl	8001964 <Buzz>
     if(offTim && HAL_GetTick() - offTim > 2000)    // 2 sekundy naciskania
 8001b6a:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <checkPowerOff+0x140>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d027      	beq.n	8001bc2 <checkPowerOff+0x7a>
 8001b72:	f001 ff07 	bl	8003984 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	4b43      	ldr	r3, [pc, #268]	; (8001c88 <checkPowerOff+0x140>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001b82:	d91e      	bls.n	8001bc2 <checkPowerOff+0x7a>
     {
    	 ledSweepStat(10,10,5);
 8001b84:	2205      	movs	r2, #5
 8001b86:	210a      	movs	r1, #10
 8001b88:	200a      	movs	r0, #10
 8001b8a:	f000 f913 	bl	8001db4 <ledSweepStat>
    	 ledSweepPwr(10,10,5);
 8001b8e:	2205      	movs	r2, #5
 8001b90:	210a      	movs	r1, #10
 8001b92:	200a      	movs	r0, #10
 8001b94:	f000 f8ee 	bl	8001d74 <ledSweepPwr>
    	 printf("Wylaczanie w toku ...\r\n");
 8001b98:	483c      	ldr	r0, [pc, #240]	; (8001c8c <checkPowerOff+0x144>)
 8001b9a:	f007 fa01 	bl	8008fa0 <puts>
         rpiTout = HAL_GetTick();  // zaznacz ze wylaczanie w toku i wystartowao o...
 8001b9e:	f001 fef1 	bl	8003984 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	4b37      	ldr	r3, [pc, #220]	; (8001c84 <checkPowerOff+0x13c>)
 8001ba6:	601a      	str	r2, [r3, #0]
         RPI_POWER_OFF();           // wymuszenie rpi off
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bae:	4834      	ldr	r0, [pc, #208]	; (8001c80 <checkPowerOff+0x138>)
 8001bb0:	f003 f8bf 	bl	8004d32 <HAL_GPIO_WritePin>
     if(offTim && HAL_GetTick() - offTim > 2000)    // 2 sekundy naciskania
 8001bb4:	e005      	b.n	8001bc2 <checkPowerOff+0x7a>
     }
  } else offTim = HAL_GetTick();   // puszczony knefel, uaktualniaj offTim
 8001bb6:	f001 fee5 	bl	8003984 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	4b32      	ldr	r3, [pc, #200]	; (8001c88 <checkPowerOff+0x140>)
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	e000      	b.n	8001bc4 <checkPowerOff+0x7c>
     if(offTim && HAL_GetTick() - offTim > 2000)    // 2 sekundy naciskania
 8001bc2:	bf00      	nop

  if(rpiTout && HAL_GetTick() - rpiTout > 120000)   // rozpoczeto wylaczanie i przekroczono 120 sek na shutdown PI
 8001bc4:	4b2f      	ldr	r3, [pc, #188]	; (8001c84 <checkPowerOff+0x13c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d025      	beq.n	8001c18 <checkPowerOff+0xd0>
 8001bcc:	f001 feda 	bl	8003984 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	4b2c      	ldr	r3, [pc, #176]	; (8001c84 <checkPowerOff+0x13c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	4a2d      	ldr	r2, [pc, #180]	; (8001c90 <checkPowerOff+0x148>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d91c      	bls.n	8001c18 <checkPowerOff+0xd0>
  {
      rpiTout = 0;
 8001bde:	4b29      	ldr	r3, [pc, #164]	; (8001c84 <checkPowerOff+0x13c>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
      stop_meas();
 8001be4:	f000 fc15 	bl	8002412 <stop_meas>
      Buzz(1000);
 8001be8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bec:	f7ff feba 	bl	8001964 <Buzz>
 	  ledSweepStat(20,10,5);
 8001bf0:	2205      	movs	r2, #5
 8001bf2:	210a      	movs	r1, #10
 8001bf4:	2014      	movs	r0, #20
 8001bf6:	f000 f8dd 	bl	8001db4 <ledSweepStat>
      POWER_OFF();
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c00:	481f      	ldr	r0, [pc, #124]	; (8001c80 <checkPowerOff+0x138>)
 8001c02:	f003 f896 	bl	8004d32 <HAL_GPIO_WritePin>
      printf("Power OFF\r\n");
 8001c06:	4823      	ldr	r0, [pc, #140]	; (8001c94 <checkPowerOff+0x14c>)
 8001c08:	f007 f9ca 	bl	8008fa0 <puts>
      HAL_Delay(3000);
 8001c0c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001c10:	f001 fec2 	bl	8003998 <HAL_Delay>
      MCUgoSleep();
 8001c14:	f7ff ff7a 	bl	8001b0c <MCUgoSleep>
  }
  if(RPI_FB_READ() == 0 && HAL_GetTick() - rpiTout < 115000)   // rpi potwierdzilo wylaczenie i wiecej niz 5s do konca tout
 8001c18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c1c:	4818      	ldr	r0, [pc, #96]	; (8001c80 <checkPowerOff+0x138>)
 8001c1e:	f003 f871 	bl	8004d04 <HAL_GPIO_ReadPin>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d114      	bne.n	8001c52 <checkPowerOff+0x10a>
 8001c28:	f001 feac 	bl	8003984 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <checkPowerOff+0x13c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	4a18      	ldr	r2, [pc, #96]	; (8001c98 <checkPowerOff+0x150>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d80b      	bhi.n	8001c52 <checkPowerOff+0x10a>
  {
	  printf("RPI Power off Feedback\r\n");
 8001c3a:	4818      	ldr	r0, [pc, #96]	; (8001c9c <checkPowerOff+0x154>)
 8001c3c:	f007 f9b0 	bl	8008fa0 <puts>
      rpiTout = HAL_GetTick() - 115000;     // za 5s wylacz system (wczesniejszy if to zrobi, tu tylko przyspieszamy czas)
 8001c40:	f001 fea0 	bl	8003984 <HAL_GetTick>
 8001c44:	4603      	mov	r3, r0
 8001c46:	f5a3 33e0 	sub.w	r3, r3, #114688	; 0x1c000
 8001c4a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001c4e:	4a0d      	ldr	r2, [pc, #52]	; (8001c84 <checkPowerOff+0x13c>)
 8001c50:	6013      	str	r3, [r2, #0]
  }

  if(rpiTout)
 8001c52:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <checkPowerOff+0x13c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00f      	beq.n	8001c7a <checkPowerOff+0x132>
  {
 	  ledSweepStat(20,0xFFFF,15);
 8001c5a:	220f      	movs	r2, #15
 8001c5c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001c60:	2014      	movs	r0, #20
 8001c62:	f000 f8a7 	bl	8001db4 <ledSweepStat>
 	  ledSweepStat(10,0xFFFF,30);
 8001c66:	221e      	movs	r2, #30
 8001c68:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001c6c:	200a      	movs	r0, #10
 8001c6e:	f000 f8a1 	bl	8001db4 <ledSweepStat>
 	  Buzz(500);
 8001c72:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c76:	f7ff fe75 	bl	8001964 <Buzz>

	  //... tutaj jakies mruganie (nieblokujce) sygnalizujce e trwa wyczanie systemu
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40010c00 	.word	0x40010c00
 8001c84:	200004e0 	.word	0x200004e0
 8001c88:	200002cc 	.word	0x200002cc
 8001c8c:	0800ade8 	.word	0x0800ade8
 8001c90:	0001d4c0 	.word	0x0001d4c0
 8001c94:	0800ae00 	.word	0x0800ae00
 8001c98:	0001c137 	.word	0x0001c137
 8001c9c:	0800ae0c 	.word	0x0800ae0c

08001ca0 <CLI>:

void CLI() {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
    int len = UART_has_char();
 8001ca6:	f7ff fe1f 	bl	80018e8 <UART_has_char>
 8001caa:	4603      	mov	r3, r0
 8001cac:	603b      	str	r3, [r7, #0]
    if(len) { for(int i=0; i<len; ++i) CLI_proc(UART_receive()); }
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d00f      	beq.n	8001cd4 <CLI+0x34>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	e008      	b.n	8001ccc <CLI+0x2c>
 8001cba:	f7ff fe33 	bl	8001924 <UART_receive>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 f947 	bl	8001f54 <CLI_proc>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	dbf2      	blt.n	8001cba <CLI+0x1a>
}
 8001cd4:	bf00      	nop
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <setPwmLed>:

void setPwmLed(uint8_t pwm, uint32_t channel)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08a      	sub	sp, #40	; 0x28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	6039      	str	r1, [r7, #0]
 8001ce6:	71fb      	strb	r3, [r7, #7]
    TIM_OC_InitTypeDef sConfig;
    memset(&sConfig, 0, sizeof(sConfig));
 8001ce8:	f107 030c 	add.w	r3, r7, #12
 8001cec:	221c      	movs	r2, #28
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f006 fc77 	bl	80085e4 <memset>
    sConfig.OCMode = (pwm==0) ? TIM_OCMODE_FORCED_INACTIVE : TIM_OCMODE_PWM1;
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <setPwmLed+0x24>
 8001cfc:	2340      	movs	r3, #64	; 0x40
 8001cfe:	e000      	b.n	8001d02 <setPwmLed+0x26>
 8001d00:	2360      	movs	r3, #96	; 0x60
 8001d02:	60fb      	str	r3, [r7, #12]
    sConfig.Pulse = pwm;
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	613b      	str	r3, [r7, #16]
    HAL_TIM_OC_ConfigChannel(&htim2, &sConfig, channel);
 8001d08:	f107 030c 	add.w	r3, r7, #12
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4805      	ldr	r0, [pc, #20]	; (8001d28 <setPwmLed+0x4c>)
 8001d12:	f005 f9bb 	bl	800708c <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, channel);
 8001d16:	6839      	ldr	r1, [r7, #0]
 8001d18:	4803      	ldr	r0, [pc, #12]	; (8001d28 <setPwmLed+0x4c>)
 8001d1a:	f005 f80d 	bl	8006d38 <HAL_TIM_PWM_Start>
}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	; 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000068c 	.word	0x2000068c

08001d2c <setPwrLed>:

void setPwrLed(uint8_t bri)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
    setPwmLed(bri_corr[bri], TIM_CHANNEL_2);
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	4a04      	ldr	r2, [pc, #16]	; (8001d4c <setPwrLed+0x20>)
 8001d3a:	5cd3      	ldrb	r3, [r2, r3]
 8001d3c:	2104      	movs	r1, #4
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff ffcc 	bl	8001cdc <setPwmLed>
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	0800b198 	.word	0x0800b198

08001d50 <setStatLed>:

void setStatLed(uint8_t bri)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	71fb      	strb	r3, [r7, #7]
    setPwmLed(bri_corr[bri], TIM_CHANNEL_1);
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <setStatLed+0x20>)
 8001d5e:	5cd3      	ldrb	r3, [r2, r3]
 8001d60:	2100      	movs	r1, #0
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff ffba 	bl	8001cdc <setPwmLed>
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	0800b198 	.word	0x0800b198

08001d74 <ledSweepPwr>:

void ledSweepPwr(uint16_t spd, uint16_t cnt, uint16_t wait)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	80fb      	strh	r3, [r7, #6]
 8001d7e:	460b      	mov	r3, r1
 8001d80:	80bb      	strh	r3, [r7, #4]
 8001d82:	4613      	mov	r3, r2
 8001d84:	807b      	strh	r3, [r7, #2]
    led_tim_pwr = spd;
 8001d86:	4a09      	ldr	r2, [pc, #36]	; (8001dac <ledSweepPwr+0x38>)
 8001d88:	88fb      	ldrh	r3, [r7, #6]
 8001d8a:	8013      	strh	r3, [r2, #0]
    led_cycles_pwr = cnt | (wait<<16);
 8001d8c:	887b      	ldrh	r3, [r7, #2]
 8001d8e:	041b      	lsls	r3, r3, #16
 8001d90:	b21a      	sxth	r2, r3
 8001d92:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	b21b      	sxth	r3, r3
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <ledSweepPwr+0x3c>)
 8001d9e:	801a      	strh	r2, [r3, #0]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	200002da 	.word	0x200002da
 8001db0:	200002d8 	.word	0x200002d8

08001db4 <ledSweepStat>:

void ledSweepStat(uint16_t spd, uint16_t cnt, uint16_t wait)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	80fb      	strh	r3, [r7, #6]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	80bb      	strh	r3, [r7, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	807b      	strh	r3, [r7, #2]
    led_tim_stat = spd;
 8001dc6:	4a09      	ldr	r2, [pc, #36]	; (8001dec <ledSweepStat+0x38>)
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	8013      	strh	r3, [r2, #0]
    led_cycles_stat = cnt | (wait<<16);
 8001dcc:	887b      	ldrh	r3, [r7, #2]
 8001dce:	041b      	lsls	r3, r3, #16
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	b21b      	sxth	r3, r3
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	4b04      	ldr	r3, [pc, #16]	; (8001df0 <ledSweepStat+0x3c>)
 8001dde:	801a      	strh	r2, [r3, #0]
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bc80      	pop	{r7}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	200002dc 	.word	0x200002dc
 8001df0:	200004e4 	.word	0x200004e4

08001df4 <help>:
#include "ctype.h"
#include <stdio.h>
#include <string.h>

void help(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
	printf("\r\n --CLI-- \r\n");
 8001df8:	4806      	ldr	r0, [pc, #24]	; (8001e14 <help+0x20>)
 8001dfa:	f007 f8d1 	bl	8008fa0 <puts>
	printf("?,help - Show help\r\n");
 8001dfe:	4806      	ldr	r0, [pc, #24]	; (8001e18 <help+0x24>)
 8001e00:	f007 f8ce 	bl	8008fa0 <puts>
	printf("debug 0..2      0 - off, 1 - LTC4015 registers, 2 - voltage & current\r\n");
 8001e04:	4805      	ldr	r0, [pc, #20]	; (8001e1c <help+0x28>)
 8001e06:	f007 f8cb 	bl	8008fa0 <puts>
	printf("-------\r\n");
 8001e0a:	4805      	ldr	r0, [pc, #20]	; (8001e20 <help+0x2c>)
 8001e0c:	f007 f8c8 	bl	8008fa0 <puts>
}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	0800ae24 	.word	0x0800ae24
 8001e18:	0800ae34 	.word	0x0800ae34
 8001e1c:	0800ae48 	.word	0x0800ae48
 8001e20:	0800ae90 	.word	0x0800ae90

08001e24 <find>:

char * find(const char *arg2)							// find token in cmdline
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	int i,j,k;
	for(i=0; clibuf[i]; i++)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
 8001e30:	e033      	b.n	8001e9a <find+0x76>
		for(j=i, k=0; tolower(clibuf[j]) == arg2[k]; j++, k++)
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	e011      	b.n	8001e60 <find+0x3c>
			if(!arg2[k+1]) return (clibuf+(j+1));
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	4413      	add	r3, r2
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d104      	bne.n	8001e54 <find+0x30>
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	4a18      	ldr	r2, [pc, #96]	; (8001eb0 <find+0x8c>)
 8001e50:	4413      	add	r3, r2
 8001e52:	e029      	b.n	8001ea8 <find+0x84>
		for(j=i, k=0; tolower(clibuf[j]) == arg2[k]; j++, k++)
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	3301      	adds	r3, #1
 8001e58:	613b      	str	r3, [r7, #16]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	4a13      	ldr	r2, [pc, #76]	; (8001eb0 <find+0x8c>)
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4413      	add	r3, r2
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	72fb      	strb	r3, [r7, #11]
 8001e6a:	f006 fb9b 	bl	80085a4 <__locale_ctype_ptr>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	7afb      	ldrb	r3, [r7, #11]
 8001e72:	3301      	adds	r3, #1
 8001e74:	4413      	add	r3, r2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d102      	bne.n	8001e86 <find+0x62>
 8001e80:	7afb      	ldrb	r3, [r7, #11]
 8001e82:	3320      	adds	r3, #32
 8001e84:	e000      	b.n	8001e88 <find+0x64>
 8001e86:	7afb      	ldrb	r3, [r7, #11]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	440a      	add	r2, r1
 8001e8e:	7812      	ldrb	r2, [r2, #0]
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d0d3      	beq.n	8001e3c <find+0x18>
	for(i=0; clibuf[i]; i++)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	3301      	adds	r3, #1
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	4a05      	ldr	r2, [pc, #20]	; (8001eb0 <find+0x8c>)
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1c5      	bne.n	8001e32 <find+0xe>
	return NULL;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000230 	.word	0x20000230

08001eb4 <getval>:

char * getval(char *p, int32_t *val, int32_t min, int32_t max)		// get s32 value from cmdline
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	603b      	str	r3, [r7, #0]
	int32_t tmp = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
	if(*p == ' ') p++;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b20      	cmp	r3, #32
 8001ecc:	d102      	bne.n	8001ed4 <getval+0x20>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
	uint8_t sign = (*p == '-') ? 1:0;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b2d      	cmp	r3, #45	; 0x2d
 8001eda:	bf0c      	ite	eq
 8001edc:	2301      	moveq	r3, #1
 8001ede:	2300      	movne	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	74fb      	strb	r3, [r7, #19]
	while(*p)
 8001ee4:	e016      	b.n	8001f14 <getval+0x60>
	{
		if(*p >= '0' && *p <= '9') {tmp *= 10; tmp += *p - '0'; p++;}
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b2f      	cmp	r3, #47	; 0x2f
 8001eec:	d916      	bls.n	8001f1c <getval+0x68>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b39      	cmp	r3, #57	; 0x39
 8001ef4:	d812      	bhi.n	8001f1c <getval+0x68>
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	617b      	str	r3, [r7, #20]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	3b30      	subs	r3, #48	; 0x30
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	3301      	adds	r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
	while(*p)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1e4      	bne.n	8001ee6 <getval+0x32>
		else break;
	}
	if(sign) tmp = -tmp;
 8001f1c:	7cfb      	ldrb	r3, [r7, #19]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d002      	beq.n	8001f28 <getval+0x74>
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	425b      	negs	r3, r3
 8001f26:	617b      	str	r3, [r7, #20]
	if(tmp >= min && tmp <= max) *val = tmp; else printf("Bad value\r\n");
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	db07      	blt.n	8001f40 <getval+0x8c>
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	dc03      	bgt.n	8001f40 <getval+0x8c>
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	697a      	ldr	r2, [r7, #20]
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	e002      	b.n	8001f46 <getval+0x92>
 8001f40:	4803      	ldr	r0, [pc, #12]	; (8001f50 <getval+0x9c>)
 8001f42:	f007 f82d 	bl	8008fa0 <puts>
	return p;
 8001f46:	68fb      	ldr	r3, [r7, #12]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	0800ae9c 	.word	0x0800ae9c

08001f54 <CLI_proc>:
    *val = tmp;
    return p;
}

void CLI_proc(char ch)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
	char *p;
	if(cliptr < sizeof(clibuf)) clibuf[cliptr++] = ch;
 8001f5e:	4b2f      	ldr	r3, [pc, #188]	; (800201c <CLI_proc+0xc8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2b1f      	cmp	r3, #31
 8001f64:	d807      	bhi.n	8001f76 <CLI_proc+0x22>
 8001f66:	4b2d      	ldr	r3, [pc, #180]	; (800201c <CLI_proc+0xc8>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	492b      	ldr	r1, [pc, #172]	; (800201c <CLI_proc+0xc8>)
 8001f6e:	600a      	str	r2, [r1, #0]
 8001f70:	492b      	ldr	r1, [pc, #172]	; (8002020 <CLI_proc+0xcc>)
 8001f72:	79fa      	ldrb	r2, [r7, #7]
 8001f74:	54ca      	strb	r2, [r1, r3]
	if(ch == 10)	// LF
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	2b0a      	cmp	r3, #10
 8001f7a:	d14c      	bne.n	8002016 <CLI_proc+0xc2>
	{
	    if(clibuf[cliptr-1] == 13) cliptr--;
 8001f7c:	4b27      	ldr	r3, [pc, #156]	; (800201c <CLI_proc+0xc8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	4a27      	ldr	r2, [pc, #156]	; (8002020 <CLI_proc+0xcc>)
 8001f84:	5cd3      	ldrb	r3, [r2, r3]
 8001f86:	2b0d      	cmp	r3, #13
 8001f88:	d104      	bne.n	8001f94 <CLI_proc+0x40>
 8001f8a:	4b24      	ldr	r3, [pc, #144]	; (800201c <CLI_proc+0xc8>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	4a22      	ldr	r2, [pc, #136]	; (800201c <CLI_proc+0xc8>)
 8001f92:	6013      	str	r3, [r2, #0]
		memset(clibuf+cliptr, 0, sizeof(clibuf)-cliptr);
 8001f94:	4b21      	ldr	r3, [pc, #132]	; (800201c <CLI_proc+0xc8>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4b21      	ldr	r3, [pc, #132]	; (8002020 <CLI_proc+0xcc>)
 8001f9c:	18d0      	adds	r0, r2, r3
 8001f9e:	4b1f      	ldr	r3, [pc, #124]	; (800201c <CLI_proc+0xc8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f1c3 0320 	rsb	r3, r3, #32
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	2100      	movs	r1, #0
 8001faa:	f006 fb1b 	bl	80085e4 <memset>
		cliptr = 0;
 8001fae:	4b1b      	ldr	r3, [pc, #108]	; (800201c <CLI_proc+0xc8>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
// Main commands ------------------------------------------------------------------------------
		if(find("?")==clibuf+1 || find("help")==clibuf+4)	{help(); return;}
 8001fb4:	481b      	ldr	r0, [pc, #108]	; (8002024 <CLI_proc+0xd0>)
 8001fb6:	f7ff ff35 	bl	8001e24 <find>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	4b1a      	ldr	r3, [pc, #104]	; (8002028 <CLI_proc+0xd4>)
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d006      	beq.n	8001fd0 <CLI_proc+0x7c>
 8001fc2:	481a      	ldr	r0, [pc, #104]	; (800202c <CLI_proc+0xd8>)
 8001fc4:	f7ff ff2e 	bl	8001e24 <find>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	4b19      	ldr	r3, [pc, #100]	; (8002030 <CLI_proc+0xdc>)
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d102      	bne.n	8001fd6 <CLI_proc+0x82>
 8001fd0:	f7ff ff10 	bl	8001df4 <help>
 8001fd4:	e01f      	b.n	8002016 <CLI_proc+0xc2>
// ................................................................................
        if((p = find("debug ")))
 8001fd6:	4817      	ldr	r0, [pc, #92]	; (8002034 <CLI_proc+0xe0>)
 8001fd8:	f7ff ff24 	bl	8001e24 <find>
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d018      	beq.n	8002016 <CLI_proc+0xc2>
        {
            int32_t tmp = -1;
 8001fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe8:	60bb      	str	r3, [r7, #8]
            getval(p, &tmp, 0, 2);
 8001fea:	f107 0108 	add.w	r1, r7, #8
 8001fee:	2302      	movs	r3, #2
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	68f8      	ldr	r0, [r7, #12]
 8001ff4:	f7ff ff5e 	bl	8001eb4 <getval>
            if(tmp >= 0)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	db0a      	blt.n	8002014 <CLI_proc+0xc0>
            {
                debug_level = tmp;
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	b2da      	uxtb	r2, r3
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <CLI_proc+0xe4>)
 8002004:	701a      	strb	r2, [r3, #0]
                printf("Debug: %u\r\n", debug_level);
 8002006:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <CLI_proc+0xe4>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	4619      	mov	r1, r3
 800200c:	480b      	ldr	r0, [pc, #44]	; (800203c <CLI_proc+0xe8>)
 800200e:	f006 ff53 	bl	8008eb8 <iprintf>
            }
            return;
 8002012:	bf00      	nop
 8002014:	bf00      	nop
        }

	}
}
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20000250 	.word	0x20000250
 8002020:	20000230 	.word	0x20000230
 8002024:	0800aec0 	.word	0x0800aec0
 8002028:	20000231 	.word	0x20000231
 800202c:	0800aec4 	.word	0x0800aec4
 8002030:	20000234 	.word	0x20000234
 8002034:	0800aecc 	.word	0x0800aecc
 8002038:	20000264 	.word	0x20000264
 800203c:	0800aed4 	.word	0x0800aed4

08002040 <i2c_read16>:
#include <math.h>

#define LTC_ADDR 0xD0

uint8_t i2c_read16(uint16_t offset, uint16_t *value)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b088      	sub	sp, #32
 8002044:	af04      	add	r7, sp, #16
 8002046:	4603      	mov	r3, r0
 8002048:	6039      	str	r1, [r7, #0]
 800204a:	80fb      	strh	r3, [r7, #6]
	uint16_t tmp;
    uint8_t res = HAL_I2C_Mem_Read(&hi2c1, LTC_ADDR, offset, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&tmp, 2, 8);
 800204c:	88fa      	ldrh	r2, [r7, #6]
 800204e:	2308      	movs	r3, #8
 8002050:	9302      	str	r3, [sp, #8]
 8002052:	2302      	movs	r3, #2
 8002054:	9301      	str	r3, [sp, #4]
 8002056:	f107 030c 	add.w	r3, r7, #12
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	2301      	movs	r3, #1
 800205e:	21d0      	movs	r1, #208	; 0xd0
 8002060:	4806      	ldr	r0, [pc, #24]	; (800207c <i2c_read16+0x3c>)
 8002062:	f003 f8b1 	bl	80051c8 <HAL_I2C_Mem_Read>
 8002066:	4603      	mov	r3, r0
 8002068:	73fb      	strb	r3, [r7, #15]
    *value = tmp;
 800206a:	89ba      	ldrh	r2, [r7, #12]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	801a      	strh	r2, [r3, #0]
    return res;
 8002070:	7bfb      	ldrb	r3, [r7, #15]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	2000052c 	.word	0x2000052c

08002080 <i2c_write16>:

uint8_t i2c_write16(uint16_t offset, uint16_t value)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b088      	sub	sp, #32
 8002084:	af04      	add	r7, sp, #16
 8002086:	4603      	mov	r3, r0
 8002088:	460a      	mov	r2, r1
 800208a:	80fb      	strh	r3, [r7, #6]
 800208c:	4613      	mov	r3, r2
 800208e:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = value;
 8002090:	88bb      	ldrh	r3, [r7, #4]
 8002092:	81bb      	strh	r3, [r7, #12]
    uint8_t res = HAL_I2C_Mem_Write(&hi2c1, LTC_ADDR, offset, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&tmp, 2, 8);
 8002094:	88fa      	ldrh	r2, [r7, #6]
 8002096:	2308      	movs	r3, #8
 8002098:	9302      	str	r3, [sp, #8]
 800209a:	2302      	movs	r3, #2
 800209c:	9301      	str	r3, [sp, #4]
 800209e:	f107 030c 	add.w	r3, r7, #12
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	2301      	movs	r3, #1
 80020a6:	21d0      	movs	r1, #208	; 0xd0
 80020a8:	4804      	ldr	r0, [pc, #16]	; (80020bc <i2c_write16+0x3c>)
 80020aa:	f002 ff93 	bl	8004fd4 <HAL_I2C_Mem_Write>
 80020ae:	4603      	mov	r3, r0
 80020b0:	73fb      	strb	r3, [r7, #15]
    return res;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	2000052c 	.word	0x2000052c

080020c0 <clr_bit>:

void clr_bit(unsigned char sub_address, unsigned short new_word) {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	460a      	mov	r2, r1
 80020ca:	71fb      	strb	r3, [r7, #7]
 80020cc:	4613      	mov	r3, r2
 80020ce:	80bb      	strh	r3, [r7, #4]
    unsigned short old_word;
    i2c_read16(sub_address, &old_word);
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	f107 020e 	add.w	r2, r7, #14
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ffb0 	bl	8002040 <i2c_read16>
    old_word &= ~new_word;
 80020e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	b21a      	sxth	r2, r3
 80020e8:	89fb      	ldrh	r3, [r7, #14]
 80020ea:	b21b      	sxth	r3, r3
 80020ec:	4013      	ands	r3, r2
 80020ee:	b21b      	sxth	r3, r3
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	81fb      	strh	r3, [r7, #14]
    i2c_write16(sub_address, old_word);
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	89fa      	ldrh	r2, [r7, #14]
 80020fa:	4611      	mov	r1, r2
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff ffbf 	bl	8002080 <i2c_write16>
}
 8002102:	bf00      	nop
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <set_bit>:

void set_bit(unsigned char sub_address, unsigned short new_word) {
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	460a      	mov	r2, r1
 8002114:	71fb      	strb	r3, [r7, #7]
 8002116:	4613      	mov	r3, r2
 8002118:	80bb      	strh	r3, [r7, #4]
    unsigned short old_word;
    i2c_read16(sub_address, &old_word);
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	b29b      	uxth	r3, r3
 800211e:	f107 020e 	add.w	r2, r7, #14
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff ff8b 	bl	8002040 <i2c_read16>
    old_word |= new_word;
 800212a:	89fa      	ldrh	r2, [r7, #14]
 800212c:	88bb      	ldrh	r3, [r7, #4]
 800212e:	4313      	orrs	r3, r2
 8002130:	b29b      	uxth	r3, r3
 8002132:	81fb      	strh	r3, [r7, #14]
    i2c_write16(sub_address, old_word);
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	b29b      	uxth	r3, r3
 8002138:	89fa      	ldrh	r2, [r7, #14]
 800213a:	4611      	mov	r1, r2
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff9f 	bl	8002080 <i2c_write16>
}
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <LTC4015_check>:

// Checking
uint8_t LTC4015_check()
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;
	uint8_t res;
	printf("Checking LTC4015 ... ");
 8002152:	4815      	ldr	r0, [pc, #84]	; (80021a8 <LTC4015_check+0x5c>)
 8002154:	f006 feb0 	bl	8008eb8 <iprintf>
	for (int i = 0; i < 10; i++) {
 8002158:	2300      	movs	r3, #0
 800215a:	60bb      	str	r3, [r7, #8]
 800215c:	e01c      	b.n	8002198 <LTC4015_check+0x4c>
		status = HAL_I2C_IsDeviceReady(&hi2c1, LTC_ADDR, 3, 1500);
 800215e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002162:	2203      	movs	r2, #3
 8002164:	21d0      	movs	r1, #208	; 0xd0
 8002166:	4811      	ldr	r0, [pc, #68]	; (80021ac <LTC4015_check+0x60>)
 8002168:	f003 fa90 	bl	800568c <HAL_I2C_IsDeviceReady>
 800216c:	4603      	mov	r3, r0
 800216e:	71fb      	strb	r3, [r7, #7]
		HAL_Delay(100);
 8002170:	2064      	movs	r0, #100	; 0x64
 8002172:	f001 fc11 	bl	8003998 <HAL_Delay>
	    if (status == HAL_OK) {
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d105      	bne.n	8002188 <LTC4015_check+0x3c>
	    	printf("OK !\r\n");
 800217c:	480c      	ldr	r0, [pc, #48]	; (80021b0 <LTC4015_check+0x64>)
 800217e:	f006 ff0f 	bl	8008fa0 <puts>
	    	res = 1;
 8002182:	2301      	movs	r3, #1
 8002184:	73fb      	strb	r3, [r7, #15]
	        break;
 8002186:	e00a      	b.n	800219e <LTC4015_check+0x52>
	    } else {
	    	printf("not ready\r\n");
 8002188:	480a      	ldr	r0, [pc, #40]	; (80021b4 <LTC4015_check+0x68>)
 800218a:	f006 ff09 	bl	8008fa0 <puts>
	    	res = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 10; i++) {
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	3301      	adds	r3, #1
 8002196:	60bb      	str	r3, [r7, #8]
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2b09      	cmp	r3, #9
 800219c:	dddf      	ble.n	800215e <LTC4015_check+0x12>
	    }
	}
	return res;
 800219e:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3710      	adds	r7, #16
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	0800aee0 	.word	0x0800aee0
 80021ac:	2000052c 	.word	0x2000052c
 80021b0:	0800aef8 	.word	0x0800aef8
 80021b4:	0800af00 	.word	0x0800af00

080021b8 <LTC4015_VBAT_limits>:

// LTC4015 configuration

void LTC4015_VBAT_limits (float lo, float hi, uint8_t _cells, uint8_t _chem)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	4611      	mov	r1, r2
 80021c4:	461a      	mov	r2, r3
 80021c6:	460b      	mov	r3, r1
 80021c8:	71fb      	strb	r3, [r7, #7]
 80021ca:	4613      	mov	r3, r2
 80021cc:	71bb      	strb	r3, [r7, #6]
	uint16_t val_l,val_h;
	float chem_const;

	if(_chem >= 0 && _chem <=6) chem_const = 0.000192264f;
 80021ce:	79bb      	ldrb	r3, [r7, #6]
 80021d0:	2b06      	cmp	r3, #6
 80021d2:	d802      	bhi.n	80021da <LTC4015_VBAT_limits+0x22>
 80021d4:	4b20      	ldr	r3, [pc, #128]	; (8002258 <LTC4015_VBAT_limits+0xa0>)
 80021d6:	617b      	str	r3, [r7, #20]
 80021d8:	e001      	b.n	80021de <LTC4015_VBAT_limits+0x26>
	else chem_const = 0.000128176f;
 80021da:	4b20      	ldr	r3, [pc, #128]	; (800225c <LTC4015_VBAT_limits+0xa4>)
 80021dc:	617b      	str	r3, [r7, #20]

	val_l = (uint16_t)(lo / (_cells * chem_const));
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7fe fd57 	bl	8000c94 <__aeabi_i2f>
 80021e6:	4603      	mov	r3, r0
 80021e8:	6979      	ldr	r1, [r7, #20]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe fda6 	bl	8000d3c <__aeabi_fmul>
 80021f0:	4603      	mov	r3, r0
 80021f2:	4619      	mov	r1, r3
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f7fe fe55 	bl	8000ea4 <__aeabi_fdiv>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe ff89 	bl	8001114 <__aeabi_f2uiz>
 8002202:	4603      	mov	r3, r0
 8002204:	827b      	strh	r3, [r7, #18]
	val_h = (uint16_t)(hi / (_cells * chem_const));
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe fd43 	bl	8000c94 <__aeabi_i2f>
 800220e:	4603      	mov	r3, r0
 8002210:	6979      	ldr	r1, [r7, #20]
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe fd92 	bl	8000d3c <__aeabi_fmul>
 8002218:	4603      	mov	r3, r0
 800221a:	4619      	mov	r1, r3
 800221c:	68b8      	ldr	r0, [r7, #8]
 800221e:	f7fe fe41 	bl	8000ea4 <__aeabi_fdiv>
 8002222:	4603      	mov	r3, r0
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe ff75 	bl	8001114 <__aeabi_f2uiz>
 800222a:	4603      	mov	r3, r0
 800222c:	823b      	strh	r3, [r7, #16]

	printf("VBAT LO: %d   VBAT HI: %d \r\n", val_l, val_h);
 800222e:	8a7b      	ldrh	r3, [r7, #18]
 8002230:	8a3a      	ldrh	r2, [r7, #16]
 8002232:	4619      	mov	r1, r3
 8002234:	480a      	ldr	r0, [pc, #40]	; (8002260 <LTC4015_VBAT_limits+0xa8>)
 8002236:	f006 fe3f 	bl	8008eb8 <iprintf>
	i2c_write16(VBAT_LO_ALERT_LIMIT, val_l);
 800223a:	8a7b      	ldrh	r3, [r7, #18]
 800223c:	4619      	mov	r1, r3
 800223e:	2001      	movs	r0, #1
 8002240:	f7ff ff1e 	bl	8002080 <i2c_write16>
	i2c_write16(VBAT_HI_ALERT_LIMIT, val_h);
 8002244:	8a3b      	ldrh	r3, [r7, #16]
 8002246:	4619      	mov	r1, r3
 8002248:	2002      	movs	r0, #2
 800224a:	f7ff ff19 	bl	8002080 <i2c_write16>
}
 800224e:	bf00      	nop
 8002250:	3718      	adds	r7, #24
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	39499a79 	.word	0x39499a79
 800225c:	390666fc 	.word	0x390666fc
 8002260:	0800af0c 	.word	0x0800af0c

08002264 <LTC4015_VIN_limits>:

void LTC4015_VIN_limits (float lo, float hi)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
	uint16_t val_l,val_h;

	val_l = (uint16_t)(lo / 0.001648f);
 800226e:	4914      	ldr	r1, [pc, #80]	; (80022c0 <LTC4015_VIN_limits+0x5c>)
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7fe fe17 	bl	8000ea4 <__aeabi_fdiv>
 8002276:	4603      	mov	r3, r0
 8002278:	4618      	mov	r0, r3
 800227a:	f7fe ff4b 	bl	8001114 <__aeabi_f2uiz>
 800227e:	4603      	mov	r3, r0
 8002280:	81fb      	strh	r3, [r7, #14]
	val_h = (uint16_t)(hi / 0.001648f);
 8002282:	490f      	ldr	r1, [pc, #60]	; (80022c0 <LTC4015_VIN_limits+0x5c>)
 8002284:	6838      	ldr	r0, [r7, #0]
 8002286:	f7fe fe0d 	bl	8000ea4 <__aeabi_fdiv>
 800228a:	4603      	mov	r3, r0
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe ff41 	bl	8001114 <__aeabi_f2uiz>
 8002292:	4603      	mov	r3, r0
 8002294:	81bb      	strh	r3, [r7, #12]

	printf("VIN LO: %d   VIN HI: %d \r\n", val_l, val_h);
 8002296:	89fb      	ldrh	r3, [r7, #14]
 8002298:	89ba      	ldrh	r2, [r7, #12]
 800229a:	4619      	mov	r1, r3
 800229c:	4809      	ldr	r0, [pc, #36]	; (80022c4 <LTC4015_VIN_limits+0x60>)
 800229e:	f006 fe0b 	bl	8008eb8 <iprintf>
	i2c_write16(VIN_LO_ALERT_LIMIT, val_l);
 80022a2:	89fb      	ldrh	r3, [r7, #14]
 80022a4:	4619      	mov	r1, r3
 80022a6:	2003      	movs	r0, #3
 80022a8:	f7ff feea 	bl	8002080 <i2c_write16>
	i2c_write16(VIN_HI_ALERT_LIMIT, val_h);
 80022ac:	89bb      	ldrh	r3, [r7, #12]
 80022ae:	4619      	mov	r1, r3
 80022b0:	2004      	movs	r0, #4
 80022b2:	f7ff fee5 	bl	8002080 <i2c_write16>
}
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	3ad801b4 	.word	0x3ad801b4
 80022c4:	0800af2c 	.word	0x0800af2c

080022c8 <LTC4015_set_charge_voltage>:

void LTC4015_set_charge_voltage(float ch_volt, uint8_t _cells, uint8_t _chem)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	460b      	mov	r3, r1
 80022d2:	70fb      	strb	r3, [r7, #3]
 80022d4:	4613      	mov	r3, r2
 80022d6:	70bb      	strb	r3, [r7, #2]
	uint8_t val;
	float ch_cell;

	ch_cell = ch_volt/_cells;
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fe fcda 	bl	8000c94 <__aeabi_i2f>
 80022e0:	4603      	mov	r3, r0
 80022e2:	4619      	mov	r1, r3
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f7fe fddd 	bl	8000ea4 <__aeabi_fdiv>
 80022ea:	4603      	mov	r3, r0
 80022ec:	60bb      	str	r3, [r7, #8]

	if(_chem >= 0 && _chem <=3)
 80022ee:	78bb      	ldrb	r3, [r7, #2]
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d810      	bhi.n	8002316 <LTC4015_set_charge_voltage+0x4e>
		{
			ch_cell -= 3.8125f;
 80022f4:	4923      	ldr	r1, [pc, #140]	; (8002384 <LTC4015_set_charge_voltage+0xbc>)
 80022f6:	68b8      	ldr	r0, [r7, #8]
 80022f8:	f7fe fc16 	bl	8000b28 <__aeabi_fsub>
 80022fc:	4603      	mov	r3, r0
 80022fe:	60bb      	str	r3, [r7, #8]
			val = (uint8_t)(ch_cell * 80);
 8002300:	4921      	ldr	r1, [pc, #132]	; (8002388 <LTC4015_set_charge_voltage+0xc0>)
 8002302:	68b8      	ldr	r0, [r7, #8]
 8002304:	f7fe fd1a 	bl	8000d3c <__aeabi_fmul>
 8002308:	4603      	mov	r3, r0
 800230a:	4618      	mov	r0, r3
 800230c:	f7fe ff02 	bl	8001114 <__aeabi_f2uiz>
 8002310:	4603      	mov	r3, r0
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	e027      	b.n	8002366 <LTC4015_set_charge_voltage+0x9e>
		}
	else if (_chem >= 4 && _chem <=6)
 8002316:	78bb      	ldrb	r3, [r7, #2]
 8002318:	2b03      	cmp	r3, #3
 800231a:	d913      	bls.n	8002344 <LTC4015_set_charge_voltage+0x7c>
 800231c:	78bb      	ldrb	r3, [r7, #2]
 800231e:	2b06      	cmp	r3, #6
 8002320:	d810      	bhi.n	8002344 <LTC4015_set_charge_voltage+0x7c>
		{
			ch_cell -= 3.4125f;
 8002322:	491a      	ldr	r1, [pc, #104]	; (800238c <LTC4015_set_charge_voltage+0xc4>)
 8002324:	68b8      	ldr	r0, [r7, #8]
 8002326:	f7fe fbff 	bl	8000b28 <__aeabi_fsub>
 800232a:	4603      	mov	r3, r0
 800232c:	60bb      	str	r3, [r7, #8]
			val = (uint8_t)(ch_cell * 80);
 800232e:	4916      	ldr	r1, [pc, #88]	; (8002388 <LTC4015_set_charge_voltage+0xc0>)
 8002330:	68b8      	ldr	r0, [r7, #8]
 8002332:	f7fe fd03 	bl	8000d3c <__aeabi_fmul>
 8002336:	4603      	mov	r3, r0
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe feeb 	bl	8001114 <__aeabi_f2uiz>
 800233e:	4603      	mov	r3, r0
 8002340:	73fb      	strb	r3, [r7, #15]
 8002342:	e010      	b.n	8002366 <LTC4015_set_charge_voltage+0x9e>
		}
	else
		{
			ch_cell -= 2.0;
 8002344:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002348:	68b8      	ldr	r0, [r7, #8]
 800234a:	f7fe fbed 	bl	8000b28 <__aeabi_fsub>
 800234e:	4603      	mov	r3, r0
 8002350:	60bb      	str	r3, [r7, #8]
			val = (uint8_t)(ch_cell * 105);
 8002352:	490f      	ldr	r1, [pc, #60]	; (8002390 <LTC4015_set_charge_voltage+0xc8>)
 8002354:	68b8      	ldr	r0, [r7, #8]
 8002356:	f7fe fcf1 	bl	8000d3c <__aeabi_fmul>
 800235a:	4603      	mov	r3, r0
 800235c:	4618      	mov	r0, r3
 800235e:	f7fe fed9 	bl	8001114 <__aeabi_f2uiz>
 8002362:	4603      	mov	r3, r0
 8002364:	73fb      	strb	r3, [r7, #15]
		}
	i2c_write16(VCHARGE_SETTING, val);
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	b29b      	uxth	r3, r3
 800236a:	4619      	mov	r1, r3
 800236c:	201b      	movs	r0, #27
 800236e:	f7ff fe87 	bl	8002080 <i2c_write16>
	printf("Vcharge : %d \r\n", val);
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	4619      	mov	r1, r3
 8002376:	4807      	ldr	r0, [pc, #28]	; (8002394 <LTC4015_set_charge_voltage+0xcc>)
 8002378:	f006 fd9e 	bl	8008eb8 <iprintf>
}
 800237c:	bf00      	nop
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40740000 	.word	0x40740000
 8002388:	42a00000 	.word	0x42a00000
 800238c:	405a6666 	.word	0x405a6666
 8002390:	42d20000 	.word	0x42d20000
 8002394:	0800af48 	.word	0x0800af48

08002398 <LTC4015_set_charge_current>:

void LTC4015_set_charge_current(float ch_curr, uint8_t rsnb)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	70fb      	strb	r3, [r7, #3]
	uint8_t val;
	val = (uint8_t)((ch_curr * rsnb) - 1);
 80023a4:	78fb      	ldrb	r3, [r7, #3]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fe fc74 	bl	8000c94 <__aeabi_i2f>
 80023ac:	4603      	mov	r3, r0
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe fcc3 	bl	8000d3c <__aeabi_fmul>
 80023b6:	4603      	mov	r3, r0
 80023b8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe fbb3 	bl	8000b28 <__aeabi_fsub>
 80023c2:	4603      	mov	r3, r0
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7fe fea5 	bl	8001114 <__aeabi_f2uiz>
 80023ca:	4603      	mov	r3, r0
 80023cc:	73fb      	strb	r3, [r7, #15]
	i2c_write16(ICHARGE_TARGET, val);
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	4619      	mov	r1, r3
 80023d4:	201a      	movs	r0, #26
 80023d6:	f7ff fe53 	bl	8002080 <i2c_write16>
	printf("Icharge : %d \r\n", val);
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	4619      	mov	r1, r3
 80023de:	4803      	ldr	r0, [pc, #12]	; (80023ec <LTC4015_set_charge_current+0x54>)
 80023e0:	f006 fd6a 	bl	8008eb8 <iprintf>
}
 80023e4:	bf00      	nop
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	0800af58 	.word	0x0800af58

080023f0 <start_charging>:

// Control bits
inline void stop_charging()  	{ set_bit(CONFIG_BITS, suspend_charger); }
inline void start_charging()    { clr_bit(CONFIG_BITS, suspend_charger); }
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023f8:	2014      	movs	r0, #20
 80023fa:	f7ff fe61 	bl	80020c0 <clr_bit>
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}

08002402 <start_meas>:

inline void start_meas()		{ set_bit(CONFIG_BITS, force_meas_sys_on); }
 8002402:	b580      	push	{r7, lr}
 8002404:	af00      	add	r7, sp, #0
 8002406:	2110      	movs	r1, #16
 8002408:	2014      	movs	r0, #20
 800240a:	f7ff fe7e 	bl	800210a <set_bit>
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}

08002412 <stop_meas>:
inline void stop_meas()			{ clr_bit(CONFIG_BITS, force_meas_sys_on); }
 8002412:	b580      	push	{r7, lr}
 8002414:	af00      	add	r7, sp, #0
 8002416:	2110      	movs	r1, #16
 8002418:	2014      	movs	r0, #20
 800241a:	f7ff fe51 	bl	80020c0 <clr_bit>
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}

08002422 <stop_run_bsr>:

inline void start_run_bsr()		{ set_bit(CONFIG_BITS, run_bsr); }
inline void stop_run_bsr()		{ clr_bit(CONFIG_BITS, run_bsr); }
 8002422:	b580      	push	{r7, lr}
 8002424:	af00      	add	r7, sp, #0
 8002426:	2120      	movs	r1, #32
 8002428:	2014      	movs	r0, #20
 800242a:	f7ff fe49 	bl	80020c0 <clr_bit>
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}

08002432 <disable_jeita>:

// Charger config bits
inline void enable_jeita()		{ set_bit(CHARGER_CONFIG_BITS, en_jeita); }
inline void disable_jeita()		{ clr_bit(CHARGER_CONFIG_BITS, en_jeita); }
 8002432:	b580      	push	{r7, lr}
 8002434:	af00      	add	r7, sp, #0
 8002436:	2101      	movs	r1, #1
 8002438:	2029      	movs	r0, #41	; 0x29
 800243a:	f7ff fe41 	bl	80020c0 <clr_bit>
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <read_register_val>:

// LTC4015 read registers

uint16_t read_register_val(uint8_t reg)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
	uint16_t value;
	if(i2c_read16(reg, &value)) return -1;
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	b29b      	uxth	r3, r3
 8002452:	f107 020e 	add.w	r2, r7, #14
 8002456:	4611      	mov	r1, r2
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fdf1 	bl	8002040 <i2c_read16>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d002      	beq.n	800246a <read_register_val+0x26>
 8002464:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002468:	e006      	b.n	8002478 <read_register_val+0x34>
	printf("REG : %#04X , Value: %#04X \r\n", reg, value);
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	89fa      	ldrh	r2, [r7, #14]
 800246e:	4619      	mov	r1, r3
 8002470:	4803      	ldr	r0, [pc, #12]	; (8002480 <read_register_val+0x3c>)
 8002472:	f006 fd21 	bl	8008eb8 <iprintf>
    return value;
 8002476:	89fb      	ldrh	r3, [r7, #14]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	0800af68 	.word	0x0800af68

08002484 <LTC4015_get_vin>:

float LTC4015_get_vin()
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
    uint16_t value;
    float val;
    if(i2c_read16(VIN, &value)) return -1;
 800248a:	1cbb      	adds	r3, r7, #2
 800248c:	4619      	mov	r1, r3
 800248e:	203b      	movs	r0, #59	; 0x3b
 8002490:	f7ff fdd6 	bl	8002040 <i2c_read16>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <LTC4015_get_vin+0x1a>
 800249a:	4b09      	ldr	r3, [pc, #36]	; (80024c0 <LTC4015_get_vin+0x3c>)
 800249c:	e00b      	b.n	80024b6 <LTC4015_get_vin+0x32>
    val = value * 0.001648f;
 800249e:	887b      	ldrh	r3, [r7, #2]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7fe fbf7 	bl	8000c94 <__aeabi_i2f>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4906      	ldr	r1, [pc, #24]	; (80024c4 <LTC4015_get_vin+0x40>)
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fe fc46 	bl	8000d3c <__aeabi_fmul>
 80024b0:	4603      	mov	r3, r0
 80024b2:	607b      	str	r3, [r7, #4]
    return (float)val;
 80024b4:	687b      	ldr	r3, [r7, #4]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	bf800000 	.word	0xbf800000
 80024c4:	3ad801b4 	.word	0x3ad801b4

080024c8 <LTC4015_get_vbat>:


float LTC4015_get_vbat(uint8_t _cells, uint8_t _chem)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	460a      	mov	r2, r1
 80024d2:	71fb      	strb	r3, [r7, #7]
 80024d4:	4613      	mov	r3, r2
 80024d6:	71bb      	strb	r3, [r7, #6]
    uint16_t value;
    float val;
	float chem_const;
	if(_chem >= 0 && _chem <=6) chem_const = 0.000192264f;
 80024d8:	79bb      	ldrb	r3, [r7, #6]
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d802      	bhi.n	80024e4 <LTC4015_get_vbat+0x1c>
 80024de:	4b13      	ldr	r3, [pc, #76]	; (800252c <LTC4015_get_vbat+0x64>)
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	e001      	b.n	80024e8 <LTC4015_get_vbat+0x20>
	else chem_const = 0.000128176f;
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <LTC4015_get_vbat+0x68>)
 80024e6:	617b      	str	r3, [r7, #20]
    if(i2c_read16(VBAT, &value)) return -1;
 80024e8:	f107 030e 	add.w	r3, r7, #14
 80024ec:	4619      	mov	r1, r3
 80024ee:	203a      	movs	r0, #58	; 0x3a
 80024f0:	f7ff fda6 	bl	8002040 <i2c_read16>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <LTC4015_get_vbat+0x36>
 80024fa:	4b0e      	ldr	r3, [pc, #56]	; (8002534 <LTC4015_get_vbat+0x6c>)
 80024fc:	e012      	b.n	8002524 <LTC4015_get_vbat+0x5c>
    value *= _cells;
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	b29b      	uxth	r3, r3
 8002502:	89fa      	ldrh	r2, [r7, #14]
 8002504:	fb02 f303 	mul.w	r3, r2, r3
 8002508:	b29b      	uxth	r3, r3
 800250a:	81fb      	strh	r3, [r7, #14]
    val = value * chem_const;
 800250c:	89fb      	ldrh	r3, [r7, #14]
 800250e:	4618      	mov	r0, r3
 8002510:	f7fe fbc0 	bl	8000c94 <__aeabi_i2f>
 8002514:	4603      	mov	r3, r0
 8002516:	6979      	ldr	r1, [r7, #20]
 8002518:	4618      	mov	r0, r3
 800251a:	f7fe fc0f 	bl	8000d3c <__aeabi_fmul>
 800251e:	4603      	mov	r3, r0
 8002520:	613b      	str	r3, [r7, #16]
    return (float)val;
 8002522:	693b      	ldr	r3, [r7, #16]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	39499a79 	.word	0x39499a79
 8002530:	390666fc 	.word	0x390666fc
 8002534:	bf800000 	.word	0xbf800000

08002538 <LTC4015_get_iin>:

int16_t LTC4015_get_iin(uint8_t rsni)
{
 8002538:	b5b0      	push	{r4, r5, r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
	uint16_t value;
	int16_t curr;
	if(i2c_read16(IIN, &value)) return -1;
 8002542:	f107 030c 	add.w	r3, r7, #12
 8002546:	4619      	mov	r1, r3
 8002548:	203e      	movs	r0, #62	; 0x3e
 800254a:	f7ff fd79 	bl	8002040 <i2c_read16>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <LTC4015_get_iin+0x22>
 8002554:	f04f 33ff 	mov.w	r3, #4294967295
 8002558:	e029      	b.n	80025ae <LTC4015_get_iin+0x76>
	curr = round((int16_t)value * 1.46487f) / rsni;
 800255a:	89bb      	ldrh	r3, [r7, #12]
 800255c:	b21b      	sxth	r3, r3
 800255e:	4618      	mov	r0, r3
 8002560:	f7fe fb98 	bl	8000c94 <__aeabi_i2f>
 8002564:	4603      	mov	r3, r0
 8002566:	4914      	ldr	r1, [pc, #80]	; (80025b8 <LTC4015_get_iin+0x80>)
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe fbe7 	bl	8000d3c <__aeabi_fmul>
 800256e:	4603      	mov	r3, r0
 8002570:	4618      	mov	r0, r3
 8002572:	f7fd ff59 	bl	8000428 <__aeabi_f2d>
 8002576:	4603      	mov	r3, r0
 8002578:	460c      	mov	r4, r1
 800257a:	4618      	mov	r0, r3
 800257c:	4621      	mov	r1, r4
 800257e:	f008 fbdb 	bl	800ad38 <round>
 8002582:	4604      	mov	r4, r0
 8002584:	460d      	mov	r5, r1
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	4618      	mov	r0, r3
 800258a:	f7fd ff3b 	bl	8000404 <__aeabi_i2d>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4620      	mov	r0, r4
 8002594:	4629      	mov	r1, r5
 8002596:	f7fe f8c5 	bl	8000724 <__aeabi_ddiv>
 800259a:	4603      	mov	r3, r0
 800259c:	460c      	mov	r4, r1
 800259e:	4618      	mov	r0, r3
 80025a0:	4621      	mov	r1, r4
 80025a2:	f7fe fa45 	bl	8000a30 <__aeabi_d2iz>
 80025a6:	4603      	mov	r3, r0
 80025a8:	81fb      	strh	r3, [r7, #14]
	return curr;
 80025aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bdb0      	pop	{r4, r5, r7, pc}
 80025b6:	bf00      	nop
 80025b8:	3fbb80dc 	.word	0x3fbb80dc

080025bc <LTC4015_get_ibat>:

int16_t LTC4015_get_ibat(uint8_t rsnb)
{
 80025bc:	b5b0      	push	{r4, r5, r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
	uint16_t value;
	int16_t curr;
	if(i2c_read16(IBAT, &value)) return -1;
 80025c6:	f107 030c 	add.w	r3, r7, #12
 80025ca:	4619      	mov	r1, r3
 80025cc:	203d      	movs	r0, #61	; 0x3d
 80025ce:	f7ff fd37 	bl	8002040 <i2c_read16>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <LTC4015_get_ibat+0x22>
 80025d8:	f04f 33ff 	mov.w	r3, #4294967295
 80025dc:	e029      	b.n	8002632 <LTC4015_get_ibat+0x76>
	curr = round((int16_t)value * 1.46487f) / rsnb;
 80025de:	89bb      	ldrh	r3, [r7, #12]
 80025e0:	b21b      	sxth	r3, r3
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fb56 	bl	8000c94 <__aeabi_i2f>
 80025e8:	4603      	mov	r3, r0
 80025ea:	4914      	ldr	r1, [pc, #80]	; (800263c <LTC4015_get_ibat+0x80>)
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fba5 	bl	8000d3c <__aeabi_fmul>
 80025f2:	4603      	mov	r3, r0
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fd ff17 	bl	8000428 <__aeabi_f2d>
 80025fa:	4603      	mov	r3, r0
 80025fc:	460c      	mov	r4, r1
 80025fe:	4618      	mov	r0, r3
 8002600:	4621      	mov	r1, r4
 8002602:	f008 fb99 	bl	800ad38 <round>
 8002606:	4604      	mov	r4, r0
 8002608:	460d      	mov	r5, r1
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	4618      	mov	r0, r3
 800260e:	f7fd fef9 	bl	8000404 <__aeabi_i2d>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4620      	mov	r0, r4
 8002618:	4629      	mov	r1, r5
 800261a:	f7fe f883 	bl	8000724 <__aeabi_ddiv>
 800261e:	4603      	mov	r3, r0
 8002620:	460c      	mov	r4, r1
 8002622:	4618      	mov	r0, r3
 8002624:	4621      	mov	r1, r4
 8002626:	f7fe fa03 	bl	8000a30 <__aeabi_d2iz>
 800262a:	4603      	mov	r3, r0
 800262c:	81fb      	strh	r3, [r7, #14]
	return curr;
 800262e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002632:	4618      	mov	r0, r3
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bdb0      	pop	{r4, r5, r7, pc}
 800263a:	bf00      	nop
 800263c:	3fbb80dc 	.word	0x3fbb80dc

08002640 <LTC4015_get_dietemp>:

float LTC4015_get_dietemp()
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
	uint16_t value;
	float temp;
	if(i2c_read16(DIE_TEMP, &value)) return -1;
 8002646:	1cbb      	adds	r3, r7, #2
 8002648:	4619      	mov	r1, r3
 800264a:	203f      	movs	r0, #63	; 0x3f
 800264c:	f7ff fcf8 	bl	8002040 <i2c_read16>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <LTC4015_get_dietemp+0x1a>
 8002656:	4b0a      	ldr	r3, [pc, #40]	; (8002680 <LTC4015_get_dietemp+0x40>)
 8002658:	e00e      	b.n	8002678 <LTC4015_get_dietemp+0x38>
	temp = (value - 12010) / 45.6f;
 800265a:	887b      	ldrh	r3, [r7, #2]
 800265c:	f5a3 533b 	sub.w	r3, r3, #11968	; 0x2ec0
 8002660:	3b2a      	subs	r3, #42	; 0x2a
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe fb16 	bl	8000c94 <__aeabi_i2f>
 8002668:	4603      	mov	r3, r0
 800266a:	4906      	ldr	r1, [pc, #24]	; (8002684 <LTC4015_get_dietemp+0x44>)
 800266c:	4618      	mov	r0, r3
 800266e:	f7fe fc19 	bl	8000ea4 <__aeabi_fdiv>
 8002672:	4603      	mov	r3, r0
 8002674:	607b      	str	r3, [r7, #4]
	return temp;
 8002676:	687b      	ldr	r3, [r7, #4]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	bf800000 	.word	0xbf800000
 8002684:	42366666 	.word	0x42366666

08002688 <LTC4015_get_cells>:


uint8_t LTC4015_get_cells()
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
	uint16_t tmp;
	i2c_read16(CHEM_CELLS, &tmp);
 800268e:	1d3b      	adds	r3, r7, #4
 8002690:	4619      	mov	r1, r3
 8002692:	2043      	movs	r0, #67	; 0x43
 8002694:	f7ff fcd4 	bl	8002040 <i2c_read16>
	uint8_t cell_count = tmp & 0x0F;
 8002698:	88bb      	ldrh	r3, [r7, #4]
 800269a:	b2db      	uxtb	r3, r3
 800269c:	f003 030f 	and.w	r3, r3, #15
 80026a0:	71fb      	strb	r3, [r7, #7]
	return cell_count;
 80026a2:	79fb      	ldrb	r3, [r7, #7]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <LTC4015_get_chem>:

uint8_t LTC4015_get_chem()
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
	uint16_t tmp;
	uint8_t chem;
	i2c_read16(CHEM_CELLS, &tmp);
 80026b2:	1d3b      	adds	r3, r7, #4
 80026b4:	4619      	mov	r1, r3
 80026b6:	2043      	movs	r0, #67	; 0x43
 80026b8:	f7ff fcc2 	bl	8002040 <i2c_read16>
	chem = (tmp >> chem) & 0x0F;
 80026bc:	88bb      	ldrh	r3, [r7, #4]
 80026be:	461a      	mov	r2, r3
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	fa42 f303 	asr.w	r3, r2, r3
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	f003 030f 	and.w	r3, r3, #15
 80026cc:	71fb      	strb	r3, [r7, #7]
	return chem;
 80026ce:	79fb      	ldrb	r3, [r7, #7]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <LTC4015_init>:

void LTC4015_init()
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
	start_meas();
 80026dc:	f7ff fe91 	bl	8002402 <start_meas>
	HAL_Delay(15);
 80026e0:	200f      	movs	r0, #15
 80026e2:	f001 f959 	bl	8003998 <HAL_Delay>
//	LTC4015_VBAT_limits(0,0);
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026f2:	f001 f8ef 	bl	80038d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026f6:	f000 fb65 	bl	8002dc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026fa:	f000 fda5 	bl	8003248 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80026fe:	f000 fd31 	bl	8003164 <MX_USART1_UART_Init>
  printf("Initializing ...\r\n");
 8002702:	48a5      	ldr	r0, [pc, #660]	; (8002998 <main+0x2ac>)
 8002704:	f006 fc4c 	bl	8008fa0 <puts>
  MX_USART3_UART_Init();
 8002708:	f000 fd56 	bl	80031b8 <MX_USART3_UART_Init>
  //  MX_IWDG_Init();
  POWER_OFF();
 800270c:	2200      	movs	r2, #0
 800270e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002712:	48a2      	ldr	r0, [pc, #648]	; (800299c <main+0x2b0>)
 8002714:	f002 fb0d 	bl	8004d32 <HAL_GPIO_WritePin>
  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8002718:	4ba1      	ldr	r3, [pc, #644]	; (80029a0 <main+0x2b4>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b02      	cmp	r3, #2
 8002722:	d105      	bne.n	8002730 <main+0x44>
  {
    /* Clear Standby flag */
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8002724:	4a9e      	ldr	r2, [pc, #632]	; (80029a0 <main+0x2b4>)
 8002726:	4b9e      	ldr	r3, [pc, #632]	; (80029a0 <main+0x2b4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f043 0308 	orr.w	r3, r3, #8
 800272e:	6013      	str	r3, [r2, #0]
  }
  uint32_t timon = HAL_GetTick();
 8002730:	f001 f928 	bl	8003984 <HAL_GetTick>
 8002734:	6078      	str	r0, [r7, #4]
  while(Power_SW_READ() == GPIO_PIN_SET)
 8002736:	e02d      	b.n	8002794 <main+0xa8>
  {
    if(HAL_GetTick() - timon > 1000)     // 1 sekunda naciskania
 8002738:	f001 f924 	bl	8003984 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002746:	d925      	bls.n	8002794 <main+0xa8>
    {
    	BUZZ_ON();
 8002748:	2201      	movs	r2, #1
 800274a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800274e:	4895      	ldr	r0, [pc, #596]	; (80029a4 <main+0x2b8>)
 8002750:	f002 faef 	bl	8004d32 <HAL_GPIO_WritePin>
    	HAL_Delay(1000);
 8002754:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002758:	f001 f91e 	bl	8003998 <HAL_Delay>
    	BUZZ_OFF();
 800275c:	2200      	movs	r2, #0
 800275e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002762:	4890      	ldr	r0, [pc, #576]	; (80029a4 <main+0x2b8>)
 8002764:	f002 fae5 	bl	8004d32 <HAL_GPIO_WritePin>
    	RPI_POWER_ON();
 8002768:	2201      	movs	r2, #1
 800276a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800276e:	488b      	ldr	r0, [pc, #556]	; (800299c <main+0x2b0>)
 8002770:	f002 fadf 	bl	8004d32 <HAL_GPIO_WritePin>
    	timon = HAL_GetTick();
 8002774:	f001 f906 	bl	8003984 <HAL_GetTick>
 8002778:	6078      	str	r0, [r7, #4]
        POWER_ON();    // podtrzymaj zasilanie
 800277a:	2201      	movs	r2, #1
 800277c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002780:	4886      	ldr	r0, [pc, #536]	; (800299c <main+0x2b0>)
 8002782:	f002 fad6 	bl	8004d32 <HAL_GPIO_WritePin>
    	printf("Power ON\r\n");
 8002786:	4888      	ldr	r0, [pc, #544]	; (80029a8 <main+0x2bc>)
 8002788:	f006 fc0a 	bl	8008fa0 <puts>
    	run_state = CHECKING;
 800278c:	4b87      	ldr	r3, [pc, #540]	; (80029ac <main+0x2c0>)
 800278e:	2201      	movs	r2, #1
 8002790:	701a      	strb	r2, [r3, #0]
        break;                // przerwij petle while
 8002792:	e006      	b.n	80027a2 <main+0xb6>
  while(Power_SW_READ() == GPIO_PIN_SET)
 8002794:	2110      	movs	r1, #16
 8002796:	4881      	ldr	r0, [pc, #516]	; (800299c <main+0x2b0>)
 8002798:	f002 fab4 	bl	8004d04 <HAL_GPIO_ReadPin>
 800279c:	4603      	mov	r3, r0
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d0ca      	beq.n	8002738 <main+0x4c>
    }

  //  WDR();    // reset watchdoga
  }
  if(run_state == WARMUP)
 80027a2:	4b82      	ldr	r3, [pc, #520]	; (80029ac <main+0x2c0>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d105      	bne.n	80027b6 <main+0xca>
  {
      HAL_Delay(300);
 80027aa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027ae:	f001 f8f3 	bl	8003998 <HAL_Delay>
      MCUgoSleep();
 80027b2:	f7ff f9ab 	bl	8001b0c <MCUgoSleep>
  }

  MX_DMA_Init();
 80027b6:	f000 fd29 	bl	800320c <MX_DMA_Init>
  HAL_UART_RxCpltCallback(&huart1);
 80027ba:	487d      	ldr	r0, [pc, #500]	; (80029b0 <main+0x2c4>)
 80027bc:	f7ff f876 	bl	80018ac <HAL_UART_RxCpltCallback>
  MX_ADC1_Init();
 80027c0:	f000 fb5e 	bl	8002e80 <MX_ADC1_Init>
  MX_I2C1_Init();
 80027c4:	f000 fc1c 	bl	8003000 <MX_I2C1_Init>
  MX_TIM2_Init();
 80027c8:	f000 fc4a 	bl	8003060 <MX_TIM2_Init>
  HAL_TIM_Base_Init(&htim2);
 80027cc:	4879      	ldr	r0, [pc, #484]	; (80029b4 <main+0x2c8>)
 80027ce:	f004 f9c1 	bl	8006b54 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim2);
 80027d2:	4878      	ldr	r0, [pc, #480]	; (80029b4 <main+0x2c8>)
 80027d4:	f004 fa16 	bl	8006c04 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Init(&htim2);
 80027d8:	4876      	ldr	r0, [pc, #472]	; (80029b4 <main+0x2c8>)
 80027da:	f004 fa5d 	bl	8006c98 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80027de:	2104      	movs	r1, #4
 80027e0:	4874      	ldr	r0, [pc, #464]	; (80029b4 <main+0x2c8>)
 80027e2:	f004 faa9 	bl	8006d38 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN 2 */

  ADC_DMA_Start();
 80027e6:	f7fe fcb5 	bl	8001154 <ADC_DMA_Start>
  HAL_Delay(10);
 80027ea:	200a      	movs	r0, #10
 80027ec:	f001 f8d4 	bl	8003998 <HAL_Delay>


  if (LTC4015_check())
 80027f0:	f7ff fcac 	bl	800214c <LTC4015_check>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d048      	beq.n	800288c <main+0x1a0>
  {
	num_cells = LTC4015_get_cells();
 80027fa:	f7ff ff45 	bl	8002688 <LTC4015_get_cells>
 80027fe:	4603      	mov	r3, r0
 8002800:	461a      	mov	r2, r3
 8002802:	4b6d      	ldr	r3, [pc, #436]	; (80029b8 <main+0x2cc>)
 8002804:	701a      	strb	r2, [r3, #0]
	chem_type = LTC4015_get_chem();
 8002806:	f7ff ff51 	bl	80026ac <LTC4015_get_chem>
 800280a:	4603      	mov	r3, r0
 800280c:	461a      	mov	r2, r3
 800280e:	4b6b      	ldr	r3, [pc, #428]	; (80029bc <main+0x2d0>)
 8002810:	701a      	strb	r2, [r3, #0]
	printf("Chem type : %d   Num cells : %d \r\n", chem_type, num_cells);
 8002812:	4b6a      	ldr	r3, [pc, #424]	; (80029bc <main+0x2d0>)
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	4619      	mov	r1, r3
 8002818:	4b67      	ldr	r3, [pc, #412]	; (80029b8 <main+0x2cc>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	461a      	mov	r2, r3
 800281e:	4868      	ldr	r0, [pc, #416]	; (80029c0 <main+0x2d4>)
 8002820:	f006 fb4a 	bl	8008eb8 <iprintf>
	LTC4015_init(); //pusta
 8002824:	f7ff ff58 	bl	80026d8 <LTC4015_init>
	LTC4015_VBAT_limits(CHARGER_VBAT_LO_LIMIT, CHARGER_VBAT_HI_LIMIT, num_cells, chem_type);
 8002828:	4b63      	ldr	r3, [pc, #396]	; (80029b8 <main+0x2cc>)
 800282a:	781a      	ldrb	r2, [r3, #0]
 800282c:	4b63      	ldr	r3, [pc, #396]	; (80029bc <main+0x2d0>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	4964      	ldr	r1, [pc, #400]	; (80029c4 <main+0x2d8>)
 8002832:	4865      	ldr	r0, [pc, #404]	; (80029c8 <main+0x2dc>)
 8002834:	f7ff fcc0 	bl	80021b8 <LTC4015_VBAT_limits>
	HAL_Delay(10);
 8002838:	200a      	movs	r0, #10
 800283a:	f001 f8ad 	bl	8003998 <HAL_Delay>
	LTC4015_VIN_limits(CHARGER_VIN_LO_LIMIT,CHARGER_VIN_HI_LIMIT);
 800283e:	4963      	ldr	r1, [pc, #396]	; (80029cc <main+0x2e0>)
 8002840:	4863      	ldr	r0, [pc, #396]	; (80029d0 <main+0x2e4>)
 8002842:	f7ff fd0f 	bl	8002264 <LTC4015_VIN_limits>
	HAL_Delay(10);
 8002846:	200a      	movs	r0, #10
 8002848:	f001 f8a6 	bl	8003998 <HAL_Delay>
	LTC4015_set_charge_voltage(CHARGER_VOLTAGE, num_cells, chem_type);
 800284c:	4b5a      	ldr	r3, [pc, #360]	; (80029b8 <main+0x2cc>)
 800284e:	7819      	ldrb	r1, [r3, #0]
 8002850:	4b5a      	ldr	r3, [pc, #360]	; (80029bc <main+0x2d0>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	485f      	ldr	r0, [pc, #380]	; (80029d4 <main+0x2e8>)
 8002858:	f7ff fd36 	bl	80022c8 <LTC4015_set_charge_voltage>
	HAL_Delay(10);
 800285c:	200a      	movs	r0, #10
 800285e:	f001 f89b 	bl	8003998 <HAL_Delay>
	LTC4015_set_charge_current(CHARGER_CURRENT, RSNB);
 8002862:	2103      	movs	r1, #3
 8002864:	485c      	ldr	r0, [pc, #368]	; (80029d8 <main+0x2ec>)
 8002866:	f7ff fd97 	bl	8002398 <LTC4015_set_charge_current>
	stop_run_bsr();
 800286a:	f7ff fdda 	bl	8002422 <stop_run_bsr>
	HAL_Delay(100);
 800286e:	2064      	movs	r0, #100	; 0x64
 8002870:	f001 f892 	bl	8003998 <HAL_Delay>
	disable_jeita();
 8002874:	f7ff fddd 	bl	8002432 <disable_jeita>
	HAL_Delay(1000);
 8002878:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800287c:	f001 f88c 	bl	8003998 <HAL_Delay>
	start_charging();
 8002880:	f7ff fdb6 	bl	80023f0 <start_charging>
	HAL_Delay(1000);
 8002884:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002888:	f001 f886 	bl	8003998 <HAL_Delay>
  }


  ticks = HAL_GetTick();
 800288c:	f001 f87a 	bl	8003984 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	4b52      	ldr	r3, [pc, #328]	; (80029dc <main+0x2f0>)
 8002894:	601a      	str	r2, [r3, #0]
  ticks20 = HAL_GetTick();
 8002896:	f001 f875 	bl	8003984 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	4b50      	ldr	r3, [pc, #320]	; (80029e0 <main+0x2f4>)
 800289e:	601a      	str	r2, [r3, #0]
  ticks100 = HAL_GetTick();
 80028a0:	f001 f870 	bl	8003984 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	4b4f      	ldr	r3, [pc, #316]	; (80029e4 <main+0x2f8>)
 80028a8:	601a      	str	r2, [r3, #0]
  ticks5s = HAL_GetTick();
 80028aa:	f001 f86b 	bl	8003984 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	4b4d      	ldr	r3, [pc, #308]	; (80029e8 <main+0x2fc>)
 80028b2:	601a      	str	r2, [r3, #0]
//  STAT_LED_ON();
//  PWR_LED_ON();
  while (1)
  {
    /* USER CODE END WHILE */
	  checkPowerOff();
 80028b4:	f7ff f948 	bl	8001b48 <checkPowerOff>
	  CLI();
 80028b8:	f7ff f9f2 	bl	8001ca0 <CLI>
	  if(debug_level > 2) debug_level = 0;
 80028bc:	4b4b      	ldr	r3, [pc, #300]	; (80029ec <main+0x300>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d902      	bls.n	80028ca <main+0x1de>
 80028c4:	4b49      	ldr	r3, [pc, #292]	; (80029ec <main+0x300>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	701a      	strb	r2, [r3, #0]
	  if(HAL_GetTick()-ticks20 >= 20)
 80028ca:	f001 f85b 	bl	8003984 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	4b43      	ldr	r3, [pc, #268]	; (80029e0 <main+0x2f4>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b13      	cmp	r3, #19
 80028d8:	d920      	bls.n	800291c <main+0x230>
	  {
	      ticks20 = HAL_GetTick();
 80028da:	f001 f853 	bl	8003984 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	4b3f      	ldr	r3, [pc, #252]	; (80029e0 <main+0x2f4>)
 80028e2:	601a      	str	r2, [r3, #0]
	      ps_pg_state = PS_PG_READ();
 80028e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028e8:	482c      	ldr	r0, [pc, #176]	; (800299c <main+0x2b0>)
 80028ea:	f002 fa0b 	bl	8004d04 <HAL_GPIO_ReadPin>
 80028ee:	4603      	mov	r3, r0
 80028f0:	461a      	mov	r2, r3
 80028f2:	4b3f      	ldr	r3, [pc, #252]	; (80029f0 <main+0x304>)
 80028f4:	701a      	strb	r2, [r3, #0]
	      rpi_feedback = RPI_FB_READ();
 80028f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028fa:	4828      	ldr	r0, [pc, #160]	; (800299c <main+0x2b0>)
 80028fc:	f002 fa02 	bl	8004d04 <HAL_GPIO_ReadPin>
 8002900:	4603      	mov	r3, r0
 8002902:	461a      	mov	r2, r3
 8002904:	4b3b      	ldr	r3, [pc, #236]	; (80029f4 <main+0x308>)
 8002906:	701a      	strb	r2, [r3, #0]
	      smbalert = SMBALERT_READ();
 8002908:	2120      	movs	r1, #32
 800290a:	4824      	ldr	r0, [pc, #144]	; (800299c <main+0x2b0>)
 800290c:	f002 f9fa 	bl	8004d04 <HAL_GPIO_ReadPin>
 8002910:	4603      	mov	r3, r0
 8002912:	461a      	mov	r2, r3
 8002914:	4b38      	ldr	r3, [pc, #224]	; (80029f8 <main+0x30c>)
 8002916:	701a      	strb	r2, [r3, #0]
	      supply_check_select();
 8002918:	f000 f9b4 	bl	8002c84 <supply_check_select>
	  }

	  if(HAL_GetTick()-ticks100 >= 100)
 800291c:	f001 f832 	bl	8003984 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	4b30      	ldr	r3, [pc, #192]	; (80029e4 <main+0x2f8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b63      	cmp	r3, #99	; 0x63
 800292a:	d90a      	bls.n	8002942 <main+0x256>
	  {
	      ticks100 = HAL_GetTick();
 800292c:	f001 f82a 	bl	8003984 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	4b2c      	ldr	r3, [pc, #176]	; (80029e4 <main+0x2f8>)
 8002934:	601a      	str	r2, [r3, #0]
	      fill_temperature_table();
 8002936:	f000 f909 	bl	8002b4c <fill_temperature_table>
	      fill_voltage_table();
 800293a:	f000 f925 	bl	8002b88 <fill_voltage_table>
	      fill_current_table();
 800293e:	f000 f957 	bl	8002bf0 <fill_current_table>
	  }

	  if(HAL_GetTick()-ticks >= 1000)
 8002942:	f001 f81f 	bl	8003984 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	4b24      	ldr	r3, [pc, #144]	; (80029dc <main+0x2f0>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002952:	d311      	bcc.n	8002978 <main+0x28c>
	  {
	      ticks = HAL_GetTick();
 8002954:	f001 f816 	bl	8003984 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	4b20      	ldr	r3, [pc, #128]	; (80029dc <main+0x2f0>)
 800295c:	601a      	str	r2, [r3, #0]
//	      PWR_LED_TOGGLE();
	      switch (debug_level)
 800295e:	4b23      	ldr	r3, [pc, #140]	; (80029ec <main+0x300>)
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d002      	beq.n	800296c <main+0x280>
 8002966:	2b02      	cmp	r3, #2
 8002968:	d003      	beq.n	8002972 <main+0x286>
	      		  print_volt_curr();
	      		  break;

	      	  case 0:
	      	  default:
	      		  break;
 800296a:	e005      	b.n	8002978 <main+0x28c>
	      		  print_regs();
 800296c:	f000 f8ba 	bl	8002ae4 <print_regs>
	      		  break;
 8002970:	e002      	b.n	8002978 <main+0x28c>
	      		  print_volt_curr();
 8002972:	f000 f843 	bl	80029fc <print_volt_curr>
	      		  break;
 8002976:	bf00      	nop
	      }

	   }

	  if(HAL_GetTick()-ticks5s >= 5000)
 8002978:	f001 f804 	bl	8003984 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <main+0x2fc>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	f241 3287 	movw	r2, #4999	; 0x1387
 8002988:	4293      	cmp	r3, r2
 800298a:	d993      	bls.n	80028b4 <main+0x1c8>
	  {
		  ticks5s = HAL_GetTick();
 800298c:	f000 fffa 	bl	8003984 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <main+0x2fc>)
 8002994:	601a      	str	r2, [r3, #0]
	  checkPowerOff();
 8002996:	e78d      	b.n	80028b4 <main+0x1c8>
 8002998:	0800af88 	.word	0x0800af88
 800299c:	40010c00 	.word	0x40010c00
 80029a0:	40007000 	.word	0x40007000
 80029a4:	40010800 	.word	0x40010800
 80029a8:	0800af9c 	.word	0x0800af9c
 80029ac:	20000254 	.word	0x20000254
 80029b0:	200005d0 	.word	0x200005d0
 80029b4:	2000068c 	.word	0x2000068c
 80029b8:	200006d9 	.word	0x200006d9
 80029bc:	200006da 	.word	0x200006da
 80029c0:	0800afa8 	.word	0x0800afa8
 80029c4:	41080000 	.word	0x41080000
 80029c8:	40c00000 	.word	0x40c00000
 80029cc:	414ccccd 	.word	0x414ccccd
 80029d0:	412ccccd 	.word	0x412ccccd
 80029d4:	41066666 	.word	0x41066666
 80029d8:	40b00000 	.word	0x40b00000
 80029dc:	20000688 	.word	0x20000688
 80029e0:	200005cc 	.word	0x200005cc
 80029e4:	20000634 	.word	0x20000634
 80029e8:	200006d4 	.word	0x200006d4
 80029ec:	20000264 	.word	0x20000264
 80029f0:	20000630 	.word	0x20000630
 80029f4:	200006d8 	.word	0x200006d8
 80029f8:	20000598 	.word	0x20000598

080029fc <print_volt_curr>:
  }
  /* USER CODE END 3 */
}

void print_volt_curr()
{
 80029fc:	b598      	push	{r3, r4, r7, lr}
 80029fe:	af00      	add	r7, sp, #0
//	printf("Temp round: %3.1f\r\n", temp_table[0]);
//	printf("5V SYS: %2.2f  ", volt_table[0]);
//	printf("5V DC: %2.2f \r\n", volt_table[1]);
//	printf("12V SYS: %2.2f \r\n", volt_table[3]);
//	printf("5V STB: %2.2f \r\n", volt_table[2]);
	printf("Vin: %2.2f  V , ", volt_table[5]);
 8002a00:	4b2a      	ldr	r3, [pc, #168]	; (8002aac <print_volt_curr+0xb0>)
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fd fd0f 	bl	8000428 <__aeabi_f2d>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	460c      	mov	r4, r1
 8002a0e:	461a      	mov	r2, r3
 8002a10:	4623      	mov	r3, r4
 8002a12:	4827      	ldr	r0, [pc, #156]	; (8002ab0 <print_volt_curr+0xb4>)
 8002a14:	f006 fa50 	bl	8008eb8 <iprintf>
	printf("Vbat: %2.2f V\r\n", volt_table[6]);
 8002a18:	4b24      	ldr	r3, [pc, #144]	; (8002aac <print_volt_curr+0xb0>)
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fd fd03 	bl	8000428 <__aeabi_f2d>
 8002a22:	4603      	mov	r3, r0
 8002a24:	460c      	mov	r4, r1
 8002a26:	461a      	mov	r2, r3
 8002a28:	4623      	mov	r3, r4
 8002a2a:	4822      	ldr	r0, [pc, #136]	; (8002ab4 <print_volt_curr+0xb8>)
 8002a2c:	f006 fa44 	bl	8008eb8 <iprintf>
	printf("5V SYS Curr : %d mA , ", curr_table[0]);
 8002a30:	4b21      	ldr	r3, [pc, #132]	; (8002ab8 <print_volt_curr+0xbc>)
 8002a32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a36:	4619      	mov	r1, r3
 8002a38:	4820      	ldr	r0, [pc, #128]	; (8002abc <print_volt_curr+0xc0>)
 8002a3a:	f006 fa3d 	bl	8008eb8 <iprintf>
	printf("5V HDD Curr : %d mA\r\n", curr_table[2]);
 8002a3e:	4b1e      	ldr	r3, [pc, #120]	; (8002ab8 <print_volt_curr+0xbc>)
 8002a40:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a44:	4619      	mov	r1, r3
 8002a46:	481e      	ldr	r0, [pc, #120]	; (8002ac0 <print_volt_curr+0xc4>)
 8002a48:	f006 fa36 	bl	8008eb8 <iprintf>
	printf("12V SYS Curr : %d mA , ", curr_table[1]);
 8002a4c:	4b1a      	ldr	r3, [pc, #104]	; (8002ab8 <print_volt_curr+0xbc>)
 8002a4e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a52:	4619      	mov	r1, r3
 8002a54:	481b      	ldr	r0, [pc, #108]	; (8002ac4 <print_volt_curr+0xc8>)
 8002a56:	f006 fa2f 	bl	8008eb8 <iprintf>
	printf("12V HDD Curr : %d mA\r\n", curr_table[3]);
 8002a5a:	4b17      	ldr	r3, [pc, #92]	; (8002ab8 <print_volt_curr+0xbc>)
 8002a5c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002a60:	4619      	mov	r1, r3
 8002a62:	4819      	ldr	r0, [pc, #100]	; (8002ac8 <print_volt_curr+0xcc>)
 8002a64:	f006 fa28 	bl	8008eb8 <iprintf>
	printf("IIN Curr : %d mA , ", curr_table[4]);
 8002a68:	4b13      	ldr	r3, [pc, #76]	; (8002ab8 <print_volt_curr+0xbc>)
 8002a6a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4816      	ldr	r0, [pc, #88]	; (8002acc <print_volt_curr+0xd0>)
 8002a72:	f006 fa21 	bl	8008eb8 <iprintf>
	printf("IBAT Curr : %d mA\r\n", curr_table[5]);
 8002a76:	4b10      	ldr	r3, [pc, #64]	; (8002ab8 <print_volt_curr+0xbc>)
 8002a78:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4814      	ldr	r0, [pc, #80]	; (8002ad0 <print_volt_curr+0xd4>)
 8002a80:	f006 fa1a 	bl	8008eb8 <iprintf>
	printf("SMBALERT : %d \r\n", smbalert);
 8002a84:	4b13      	ldr	r3, [pc, #76]	; (8002ad4 <print_volt_curr+0xd8>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4813      	ldr	r0, [pc, #76]	; (8002ad8 <print_volt_curr+0xdc>)
 8002a8c:	f006 fa14 	bl	8008eb8 <iprintf>
	printf("DIE TEMP : %2.2f deg C\r\n", temp_table[1]);
 8002a90:	4b12      	ldr	r3, [pc, #72]	; (8002adc <print_volt_curr+0xe0>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7fd fcc7 	bl	8000428 <__aeabi_f2d>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	460c      	mov	r4, r1
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	4623      	mov	r3, r4
 8002aa2:	480f      	ldr	r0, [pc, #60]	; (8002ae0 <print_volt_curr+0xe4>)
 8002aa4:	f006 fa08 	bl	8008eb8 <iprintf>
}
 8002aa8:	bf00      	nop
 8002aaa:	bd98      	pop	{r3, r4, r7, pc}
 8002aac:	20000614 	.word	0x20000614
 8002ab0:	0800afcc 	.word	0x0800afcc
 8002ab4:	0800afe0 	.word	0x0800afe0
 8002ab8:	2000067c 	.word	0x2000067c
 8002abc:	0800aff0 	.word	0x0800aff0
 8002ac0:	0800b008 	.word	0x0800b008
 8002ac4:	0800b020 	.word	0x0800b020
 8002ac8:	0800b038 	.word	0x0800b038
 8002acc:	0800b050 	.word	0x0800b050
 8002ad0:	0800b064 	.word	0x0800b064
 8002ad4:	20000598 	.word	0x20000598
 8002ad8:	0800b078 	.word	0x0800b078
 8002adc:	2000058c 	.word	0x2000058c
 8002ae0:	0800b08c 	.word	0x0800b08c

08002ae4 <print_regs>:


void print_regs()
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
//	  read_register_val(0x0D);
//	  read_register_val(0x0E);
//	  read_register_val(0x0F);
//	  read_register_val(0x14);
//	  read_register_val(0x29);
	  printf("--- CHARGER STATE ---\r\n");
 8002ae8:	4812      	ldr	r0, [pc, #72]	; (8002b34 <print_regs+0x50>)
 8002aea:	f006 fa59 	bl	8008fa0 <puts>
	  read_register_val(0x34);
 8002aee:	2034      	movs	r0, #52	; 0x34
 8002af0:	f7ff fca8 	bl	8002444 <read_register_val>
	  printf("--- CHARGE STATUS ---\r\n");
 8002af4:	4810      	ldr	r0, [pc, #64]	; (8002b38 <print_regs+0x54>)
 8002af6:	f006 fa53 	bl	8008fa0 <puts>
	  read_register_val(0x35);
 8002afa:	2035      	movs	r0, #53	; 0x35
 8002afc:	f7ff fca2 	bl	8002444 <read_register_val>
	  printf("--- LIMIT ALERTS ---\r\n");
 8002b00:	480e      	ldr	r0, [pc, #56]	; (8002b3c <print_regs+0x58>)
 8002b02:	f006 fa4d 	bl	8008fa0 <puts>
	  read_register_val(0x36);
 8002b06:	2036      	movs	r0, #54	; 0x36
 8002b08:	f7ff fc9c 	bl	8002444 <read_register_val>
	  printf("--- CHARGER STATE ALERTS ---\r\n");
 8002b0c:	480c      	ldr	r0, [pc, #48]	; (8002b40 <print_regs+0x5c>)
 8002b0e:	f006 fa47 	bl	8008fa0 <puts>
	  read_register_val(0x37);
 8002b12:	2037      	movs	r0, #55	; 0x37
 8002b14:	f7ff fc96 	bl	8002444 <read_register_val>
	  printf("--- CHARGE STATUS ALERTS ---\r\n");
 8002b18:	480a      	ldr	r0, [pc, #40]	; (8002b44 <print_regs+0x60>)
 8002b1a:	f006 fa41 	bl	8008fa0 <puts>
	  read_register_val(0x38);
 8002b1e:	2038      	movs	r0, #56	; 0x38
 8002b20:	f7ff fc90 	bl	8002444 <read_register_val>
	  printf("--- SYSTEM STATUS ---\r\n");
 8002b24:	4808      	ldr	r0, [pc, #32]	; (8002b48 <print_regs+0x64>)
 8002b26:	f006 fa3b 	bl	8008fa0 <puts>
	  read_register_val(0x39);
 8002b2a:	2039      	movs	r0, #57	; 0x39
 8002b2c:	f7ff fc8a 	bl	8002444 <read_register_val>
//	  read_register_val(0x45);
//	  read_register_val(0x47);
//	  read_register_val(0x4A);
}
 8002b30:	bf00      	nop
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	0800b0a8 	.word	0x0800b0a8
 8002b38:	0800b0c0 	.word	0x0800b0c0
 8002b3c:	0800b0d8 	.word	0x0800b0d8
 8002b40:	0800b0f0 	.word	0x0800b0f0
 8002b44:	0800b110 	.word	0x0800b110
 8002b48:	0800b130 	.word	0x0800b130

08002b4c <fill_temperature_table>:

void fill_temperature_table(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
    temp_table[0] = Round_filter_fl(1,GET_Buff_Temp());
 8002b50:	f7fe fb16 	bl	8001180 <GET_Buff_Temp>
 8002b54:	4603      	mov	r3, r0
 8002b56:	4619      	mov	r1, r3
 8002b58:	2001      	movs	r0, #1
 8002b5a:	f7fe ff19 	bl	8001990 <Round_filter_fl>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <fill_temperature_table+0x38>)
 8002b62:	601a      	str	r2, [r3, #0]
    temp_table[1] = Round_filter_fl(2,LTC4015_get_dietemp());
 8002b64:	f7ff fd6c 	bl	8002640 <LTC4015_get_dietemp>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	2002      	movs	r0, #2
 8002b6e:	f7fe ff0f 	bl	8001990 <Round_filter_fl>
 8002b72:	4602      	mov	r2, r0
 8002b74:	4b03      	ldr	r3, [pc, #12]	; (8002b84 <fill_temperature_table+0x38>)
 8002b76:	605a      	str	r2, [r3, #4]
    temp_table[2] = 0; // TODO: NTC Temp
 8002b78:	4b02      	ldr	r3, [pc, #8]	; (8002b84 <fill_temperature_table+0x38>)
 8002b7a:	f04f 0200 	mov.w	r2, #0
 8002b7e:	609a      	str	r2, [r3, #8]
}
 8002b80:	bf00      	nop
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	2000058c 	.word	0x2000058c

08002b88 <fill_voltage_table>:

void fill_voltage_table(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
    volt_table[0] = GET_SYS_5V();
 8002b8c:	f7fe fb68 	bl	8001260 <GET_SYS_5V>
 8002b90:	4602      	mov	r2, r0
 8002b92:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <fill_voltage_table+0x5c>)
 8002b94:	601a      	str	r2, [r3, #0]
    volt_table[1] = GET_DC_5V();
 8002b96:	f7fe fbab 	bl	80012f0 <GET_DC_5V>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	4b11      	ldr	r3, [pc, #68]	; (8002be4 <fill_voltage_table+0x5c>)
 8002b9e:	605a      	str	r2, [r3, #4]
    volt_table[2] = GET_STB_5V();
 8002ba0:	f7fe fbee 	bl	8001380 <GET_STB_5V>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	4b0f      	ldr	r3, [pc, #60]	; (8002be4 <fill_voltage_table+0x5c>)
 8002ba8:	609a      	str	r2, [r3, #8]
    volt_table[3] = GET_SYS_12V();
 8002baa:	f7fe fc31 	bl	8001410 <GET_SYS_12V>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	; (8002be4 <fill_voltage_table+0x5c>)
 8002bb2:	60da      	str	r2, [r3, #12]
    volt_table[4] = GET_DC_12V();
 8002bb4:	f7fe fc74 	bl	80014a0 <GET_DC_12V>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	4b0a      	ldr	r3, [pc, #40]	; (8002be4 <fill_voltage_table+0x5c>)
 8002bbc:	611a      	str	r2, [r3, #16]
    volt_table[5] = LTC4015_get_vin();
 8002bbe:	f7ff fc61 	bl	8002484 <LTC4015_get_vin>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	4b07      	ldr	r3, [pc, #28]	; (8002be4 <fill_voltage_table+0x5c>)
 8002bc6:	615a      	str	r2, [r3, #20]
    volt_table[6] = LTC4015_get_vbat(num_cells, chem_type);
 8002bc8:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <fill_voltage_table+0x60>)
 8002bca:	781a      	ldrb	r2, [r3, #0]
 8002bcc:	4b07      	ldr	r3, [pc, #28]	; (8002bec <fill_voltage_table+0x64>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4610      	mov	r0, r2
 8002bd4:	f7ff fc78 	bl	80024c8 <LTC4015_get_vbat>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	4b02      	ldr	r3, [pc, #8]	; (8002be4 <fill_voltage_table+0x5c>)
 8002bdc:	619a      	str	r2, [r3, #24]
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000614 	.word	0x20000614
 8002be8:	200006d9 	.word	0x200006d9
 8002bec:	200006da 	.word	0x200006da

08002bf0 <fill_current_table>:

void fill_current_table(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
    curr_table[0] = Round_filter_int(1,GET_SYS_5V_CURR());
 8002bf4:	f7fe fd3e 	bl	8001674 <GET_SYS_5V_CURR>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	f7fe ff1f 	bl	8001a40 <Round_filter_int>
 8002c02:	4603      	mov	r3, r0
 8002c04:	461a      	mov	r2, r3
 8002c06:	4b1e      	ldr	r3, [pc, #120]	; (8002c80 <fill_current_table+0x90>)
 8002c08:	801a      	strh	r2, [r3, #0]
    curr_table[1] = Round_filter_int(2,GET_SYS_12V_CURR());
 8002c0a:	f7fe fcfd 	bl	8001608 <GET_SYS_12V_CURR>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	4619      	mov	r1, r3
 8002c12:	2002      	movs	r0, #2
 8002c14:	f7fe ff14 	bl	8001a40 <Round_filter_int>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4b18      	ldr	r3, [pc, #96]	; (8002c80 <fill_current_table+0x90>)
 8002c1e:	805a      	strh	r2, [r3, #2]
    curr_table[2] = Round_filter_int(3,GET_HDD_5V_CURR());
 8002c20:	f7fe fcbc 	bl	800159c <GET_HDD_5V_CURR>
 8002c24:	4603      	mov	r3, r0
 8002c26:	4619      	mov	r1, r3
 8002c28:	2003      	movs	r0, #3
 8002c2a:	f7fe ff09 	bl	8001a40 <Round_filter_int>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	461a      	mov	r2, r3
 8002c32:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <fill_current_table+0x90>)
 8002c34:	809a      	strh	r2, [r3, #4]
    curr_table[3] = Round_filter_int(4,GET_HDD_12V_CURR());
 8002c36:	f7fe fc7b 	bl	8001530 <GET_HDD_12V_CURR>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	2004      	movs	r0, #4
 8002c40:	f7fe fefe 	bl	8001a40 <Round_filter_int>
 8002c44:	4603      	mov	r3, r0
 8002c46:	461a      	mov	r2, r3
 8002c48:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <fill_current_table+0x90>)
 8002c4a:	80da      	strh	r2, [r3, #6]
    curr_table[4] = Round_filter_int(5,LTC4015_get_iin(RSNI));
 8002c4c:	2003      	movs	r0, #3
 8002c4e:	f7ff fc73 	bl	8002538 <LTC4015_get_iin>
 8002c52:	4603      	mov	r3, r0
 8002c54:	4619      	mov	r1, r3
 8002c56:	2005      	movs	r0, #5
 8002c58:	f7fe fef2 	bl	8001a40 <Round_filter_int>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	461a      	mov	r2, r3
 8002c60:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <fill_current_table+0x90>)
 8002c62:	811a      	strh	r2, [r3, #8]
	curr_table[5] = Round_filter_int(6,LTC4015_get_ibat(RSNB));
 8002c64:	2003      	movs	r0, #3
 8002c66:	f7ff fca9 	bl	80025bc <LTC4015_get_ibat>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	2006      	movs	r0, #6
 8002c70:	f7fe fee6 	bl	8001a40 <Round_filter_int>
 8002c74:	4603      	mov	r3, r0
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b01      	ldr	r3, [pc, #4]	; (8002c80 <fill_current_table+0x90>)
 8002c7a:	815a      	strh	r2, [r3, #10]
}
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	2000067c 	.word	0x2000067c

08002c84 <supply_check_select>:

void supply_check_select()
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
	if((volt_table[2] <= 5.4f && volt_table[2] >= 4.5f) && ps_pg_state == 0 && (run_state == RUNNING_BUFFER || run_state == CHECKING)) ps_count++;
 8002c88:	4b42      	ldr	r3, [pc, #264]	; (8002d94 <supply_check_select+0x110>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	4942      	ldr	r1, [pc, #264]	; (8002d98 <supply_check_select+0x114>)
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fe f9fc 	bl	800108c <__aeabi_fcmple>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d01b      	beq.n	8002cd2 <supply_check_select+0x4e>
 8002c9a:	4b3e      	ldr	r3, [pc, #248]	; (8002d94 <supply_check_select+0x110>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	493f      	ldr	r1, [pc, #252]	; (8002d9c <supply_check_select+0x118>)
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fe f9fd 	bl	80010a0 <__aeabi_fcmpge>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d012      	beq.n	8002cd2 <supply_check_select+0x4e>
 8002cac:	4b3c      	ldr	r3, [pc, #240]	; (8002da0 <supply_check_select+0x11c>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10e      	bne.n	8002cd2 <supply_check_select+0x4e>
 8002cb4:	4b3b      	ldr	r3, [pc, #236]	; (8002da4 <supply_check_select+0x120>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d003      	beq.n	8002cc4 <supply_check_select+0x40>
 8002cbc:	4b39      	ldr	r3, [pc, #228]	; (8002da4 <supply_check_select+0x120>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d106      	bne.n	8002cd2 <supply_check_select+0x4e>
 8002cc4:	4b38      	ldr	r3, [pc, #224]	; (8002da8 <supply_check_select+0x124>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	4b36      	ldr	r3, [pc, #216]	; (8002da8 <supply_check_select+0x124>)
 8002cce:	701a      	strb	r2, [r3, #0]
 8002cd0:	e002      	b.n	8002cd8 <supply_check_select+0x54>
	else ps_count = 0;
 8002cd2:	4b35      	ldr	r3, [pc, #212]	; (8002da8 <supply_check_select+0x124>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	701a      	strb	r2, [r3, #0]
	if(ps_count > 8 && ps_count < 12) { PS_ON(); printf("PS-ON ! \r\n"); }
 8002cd8:	4b33      	ldr	r3, [pc, #204]	; (8002da8 <supply_check_select+0x124>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d90c      	bls.n	8002cfa <supply_check_select+0x76>
 8002ce0:	4b31      	ldr	r3, [pc, #196]	; (8002da8 <supply_check_select+0x124>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b0b      	cmp	r3, #11
 8002ce6:	d808      	bhi.n	8002cfa <supply_check_select+0x76>
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cee:	482f      	ldr	r0, [pc, #188]	; (8002dac <supply_check_select+0x128>)
 8002cf0:	f002 f81f 	bl	8004d32 <HAL_GPIO_WritePin>
 8002cf4:	482e      	ldr	r0, [pc, #184]	; (8002db0 <supply_check_select+0x12c>)
 8002cf6:	f006 f953 	bl	8008fa0 <puts>
	if (ps_pg_state == 1) pg_count++;
 8002cfa:	4b29      	ldr	r3, [pc, #164]	; (8002da0 <supply_check_select+0x11c>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d106      	bne.n	8002d10 <supply_check_select+0x8c>
 8002d02:	4b2c      	ldr	r3, [pc, #176]	; (8002db4 <supply_check_select+0x130>)
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	3301      	adds	r3, #1
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	; (8002db4 <supply_check_select+0x130>)
 8002d0c:	701a      	strb	r2, [r3, #0]
 8002d0e:	e002      	b.n	8002d16 <supply_check_select+0x92>
	else pg_count = 0;
 8002d10:	4b28      	ldr	r3, [pc, #160]	; (8002db4 <supply_check_select+0x130>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
	if(pg_count > 10 && run_state == RUNNING_BUFFER)
 8002d16:	4b27      	ldr	r3, [pc, #156]	; (8002db4 <supply_check_select+0x130>)
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	2b0a      	cmp	r3, #10
 8002d1c:	d91a      	bls.n	8002d54 <supply_check_select+0xd0>
 8002d1e:	4b21      	ldr	r3, [pc, #132]	; (8002da4 <supply_check_select+0x120>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d116      	bne.n	8002d54 <supply_check_select+0xd0>
	{
		ps_count = 0;
 8002d26:	4b20      	ldr	r3, [pc, #128]	; (8002da8 <supply_check_select+0x124>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
		pg_count = 0;
 8002d2c:	4b21      	ldr	r3, [pc, #132]	; (8002db4 <supply_check_select+0x130>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	701a      	strb	r2, [r3, #0]
		_5V_SEL_PS();
 8002d32:	2201      	movs	r2, #1
 8002d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d38:	481c      	ldr	r0, [pc, #112]	; (8002dac <supply_check_select+0x128>)
 8002d3a:	f001 fffa 	bl	8004d32 <HAL_GPIO_WritePin>
		_12V_SEL_PS();
 8002d3e:	2201      	movs	r2, #1
 8002d40:	2104      	movs	r1, #4
 8002d42:	481d      	ldr	r0, [pc, #116]	; (8002db8 <supply_check_select+0x134>)
 8002d44:	f001 fff5 	bl	8004d32 <HAL_GPIO_WritePin>
		run_state = RUNNING_PS;
 8002d48:	4b16      	ldr	r3, [pc, #88]	; (8002da4 <supply_check_select+0x120>)
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	701a      	strb	r2, [r3, #0]
		printf("PS select \r\n");
 8002d4e:	481b      	ldr	r0, [pc, #108]	; (8002dbc <supply_check_select+0x138>)
 8002d50:	f006 f926 	bl	8008fa0 <puts>
//		PWR_LED_ON();
	}


	if (ps_pg_state == 0 && (run_state == RUNNING_PS || run_state == CHECKING))
 8002d54:	4b12      	ldr	r3, [pc, #72]	; (8002da0 <supply_check_select+0x11c>)
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d118      	bne.n	8002d8e <supply_check_select+0x10a>
 8002d5c:	4b11      	ldr	r3, [pc, #68]	; (8002da4 <supply_check_select+0x120>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b03      	cmp	r3, #3
 8002d62:	d003      	beq.n	8002d6c <supply_check_select+0xe8>
 8002d64:	4b0f      	ldr	r3, [pc, #60]	; (8002da4 <supply_check_select+0x120>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d110      	bne.n	8002d8e <supply_check_select+0x10a>
	{
		_5V_SEL_BUF();
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d72:	480e      	ldr	r0, [pc, #56]	; (8002dac <supply_check_select+0x128>)
 8002d74:	f001 ffdd 	bl	8004d32 <HAL_GPIO_WritePin>
		_12V_SEL_BUF();
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2104      	movs	r1, #4
 8002d7c:	480e      	ldr	r0, [pc, #56]	; (8002db8 <supply_check_select+0x134>)
 8002d7e:	f001 ffd8 	bl	8004d32 <HAL_GPIO_WritePin>
		run_state = RUNNING_BUFFER;
 8002d82:	4b08      	ldr	r3, [pc, #32]	; (8002da4 <supply_check_select+0x120>)
 8002d84:	2204      	movs	r2, #4
 8002d86:	701a      	strb	r2, [r3, #0]
		printf("Buffer select \r\n");
 8002d88:	480d      	ldr	r0, [pc, #52]	; (8002dc0 <supply_check_select+0x13c>)
 8002d8a:	f006 f909 	bl	8008fa0 <puts>
//		ledSweepPwr(4,0xFFFF,30);
	}
}
 8002d8e:	bf00      	nop
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20000614 	.word	0x20000614
 8002d98:	40accccd 	.word	0x40accccd
 8002d9c:	40900000 	.word	0x40900000
 8002da0:	20000630 	.word	0x20000630
 8002da4:	20000254 	.word	0x20000254
 8002da8:	20000255 	.word	0x20000255
 8002dac:	40010800 	.word	0x40010800
 8002db0:	0800b148 	.word	0x0800b148
 8002db4:	20000256 	.word	0x20000256
 8002db8:	40010c00 	.word	0x40010c00
 8002dbc:	0800b154 	.word	0x0800b154
 8002dc0:	0800b160 	.word	0x0800b160

08002dc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b094      	sub	sp, #80	; 0x50
 8002dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dce:	2228      	movs	r2, #40	; 0x28
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f005 fc06 	bl	80085e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dd8:	f107 0314 	add.w	r3, r7, #20
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	609a      	str	r2, [r3, #8]
 8002de4:	60da      	str	r2, [r3, #12]
 8002de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002de8:	1d3b      	adds	r3, r7, #4
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	605a      	str	r2, [r3, #4]
 8002df0:	609a      	str	r2, [r3, #8]
 8002df2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002df4:	2309      	movs	r3, #9
 8002df6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002df8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e02:	2301      	movs	r3, #1
 8002e04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002e06:	2301      	movs	r3, #1
 8002e08:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002e14:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002e18:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f003 f90a 	bl	8006038 <HAL_RCC_OscConfig>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002e2a:	f000 fa95 	bl	8003358 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e2e:	230f      	movs	r3, #15
 8002e30:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e32:	2302      	movs	r3, #2
 8002e34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e36:	2300      	movs	r3, #0
 8002e38:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e3e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e40:	2300      	movs	r3, #0
 8002e42:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e44:	f107 0314 	add.w	r3, r7, #20
 8002e48:	2102      	movs	r1, #2
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f003 fb74 	bl	8006538 <HAL_RCC_ClockConfig>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002e56:	f000 fa7f 	bl	8003358 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002e5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e62:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e64:	1d3b      	adds	r3, r7, #4
 8002e66:	4618      	mov	r0, r3
 8002e68:	f003 fd02 	bl	8006870 <HAL_RCCEx_PeriphCLKConfig>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002e72:	f000 fa71 	bl	8003358 <Error_Handler>
  }
}
 8002e76:	bf00      	nop
 8002e78:	3750      	adds	r7, #80	; 0x50
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e86:	1d3b      	adds	r3, r7, #4
 8002e88:	2200      	movs	r2, #0
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	605a      	str	r2, [r3, #4]
 8002e8e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002e90:	4b59      	ldr	r3, [pc, #356]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002e92:	4a5a      	ldr	r2, [pc, #360]	; (8002ffc <MX_ADC1_Init+0x17c>)
 8002e94:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002e96:	4b58      	ldr	r3, [pc, #352]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002e98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002e9e:	4b56      	ldr	r3, [pc, #344]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ea4:	4b54      	ldr	r3, [pc, #336]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002eaa:	4b53      	ldr	r3, [pc, #332]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002eac:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002eb0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002eb2:	4b51      	ldr	r3, [pc, #324]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 10;
 8002eb8:	4b4f      	ldr	r3, [pc, #316]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002eba:	220a      	movs	r2, #10
 8002ebc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ebe:	484e      	ldr	r0, [pc, #312]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002ec0:	f000 fd8c 	bl	80039dc <HAL_ADC_Init>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002eca:	f000 fa45 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002ece:	2310      	movs	r3, #16
 8002ed0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002ed6:	2307      	movs	r3, #7
 8002ed8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002eda:	1d3b      	adds	r3, r7, #4
 8002edc:	4619      	mov	r1, r3
 8002ede:	4846      	ldr	r0, [pc, #280]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002ee0:	f000 ff4e 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002eea:	f000 fa35 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002efa:	1d3b      	adds	r3, r7, #4
 8002efc:	4619      	mov	r1, r3
 8002efe:	483e      	ldr	r0, [pc, #248]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002f00:	f000 ff3e 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002f0a:	f000 fa25 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002f12:	2303      	movs	r3, #3
 8002f14:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f16:	1d3b      	adds	r3, r7, #4
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4837      	ldr	r0, [pc, #220]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002f1c:	f000 ff30 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8002f26:	f000 fa17 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002f2e:	2304      	movs	r3, #4
 8002f30:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f32:	1d3b      	adds	r3, r7, #4
 8002f34:	4619      	mov	r1, r3
 8002f36:	4830      	ldr	r0, [pc, #192]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002f38:	f000 ff22 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8002f42:	f000 fa09 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002f46:	2304      	movs	r3, #4
 8002f48:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002f4a:	2305      	movs	r3, #5
 8002f4c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f4e:	1d3b      	adds	r3, r7, #4
 8002f50:	4619      	mov	r1, r3
 8002f52:	4829      	ldr	r0, [pc, #164]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002f54:	f000 ff14 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8002f5e:	f000 f9fb 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002f62:	2305      	movs	r3, #5
 8002f64:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002f66:	2306      	movs	r3, #6
 8002f68:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f6a:	1d3b      	adds	r3, r7, #4
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4822      	ldr	r0, [pc, #136]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002f70:	f000 ff06 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8002f7a:	f000 f9ed 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002f7e:	2306      	movs	r3, #6
 8002f80:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002f82:	2307      	movs	r3, #7
 8002f84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f86:	1d3b      	adds	r3, r7, #4
 8002f88:	4619      	mov	r1, r3
 8002f8a:	481b      	ldr	r0, [pc, #108]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002f8c:	f000 fef8 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8002f96:	f000 f9df 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002f9a:	2307      	movs	r3, #7
 8002f9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8002f9e:	2308      	movs	r3, #8
 8002fa0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fa2:	1d3b      	adds	r3, r7, #4
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4814      	ldr	r0, [pc, #80]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002fa8:	f000 feea 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8002fb2:	f000 f9d1 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002fb6:	2308      	movs	r3, #8
 8002fb8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8002fba:	2309      	movs	r3, #9
 8002fbc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	480d      	ldr	r0, [pc, #52]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002fc4:	f000 fedc 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8002fce:	f000 f9c3 	bl	8003358 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002fd2:	2309      	movs	r3, #9
 8002fd4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8002fd6:	230a      	movs	r3, #10
 8002fd8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fda:	1d3b      	adds	r3, r7, #4
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4806      	ldr	r0, [pc, #24]	; (8002ff8 <MX_ADC1_Init+0x178>)
 8002fe0:	f000 fece 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8002fea:	f000 f9b5 	bl	8003358 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002fee:	bf00      	nop
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	2000059c 	.word	0x2000059c
 8002ffc:	40012400 	.word	0x40012400

08003000 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003004:	4b13      	ldr	r3, [pc, #76]	; (8003054 <MX_I2C1_Init+0x54>)
 8003006:	4a14      	ldr	r2, [pc, #80]	; (8003058 <MX_I2C1_Init+0x58>)
 8003008:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800300a:	4b12      	ldr	r3, [pc, #72]	; (8003054 <MX_I2C1_Init+0x54>)
 800300c:	4a13      	ldr	r2, [pc, #76]	; (800305c <MX_I2C1_Init+0x5c>)
 800300e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8003010:	4b10      	ldr	r3, [pc, #64]	; (8003054 <MX_I2C1_Init+0x54>)
 8003012:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003016:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003018:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <MX_I2C1_Init+0x54>)
 800301a:	2200      	movs	r2, #0
 800301c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800301e:	4b0d      	ldr	r3, [pc, #52]	; (8003054 <MX_I2C1_Init+0x54>)
 8003020:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003024:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003026:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <MX_I2C1_Init+0x54>)
 8003028:	2200      	movs	r2, #0
 800302a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800302c:	4b09      	ldr	r3, [pc, #36]	; (8003054 <MX_I2C1_Init+0x54>)
 800302e:	2200      	movs	r2, #0
 8003030:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003032:	4b08      	ldr	r3, [pc, #32]	; (8003054 <MX_I2C1_Init+0x54>)
 8003034:	2200      	movs	r2, #0
 8003036:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003038:	4b06      	ldr	r3, [pc, #24]	; (8003054 <MX_I2C1_Init+0x54>)
 800303a:	2200      	movs	r2, #0
 800303c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800303e:	4805      	ldr	r0, [pc, #20]	; (8003054 <MX_I2C1_Init+0x54>)
 8003040:	f001 fe90 	bl	8004d64 <HAL_I2C_Init>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800304a:	f000 f985 	bl	8003358 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	2000052c 	.word	0x2000052c
 8003058:	40005400 	.word	0x40005400
 800305c:	00061a80 	.word	0x00061a80

08003060 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b08e      	sub	sp, #56	; 0x38
 8003064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003066:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	605a      	str	r2, [r3, #4]
 8003070:	609a      	str	r2, [r3, #8]
 8003072:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003074:	f107 0320 	add.w	r3, r7, #32
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800307e:	1d3b      	adds	r3, r7, #4
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	605a      	str	r2, [r3, #4]
 8003086:	609a      	str	r2, [r3, #8]
 8003088:	60da      	str	r2, [r3, #12]
 800308a:	611a      	str	r2, [r3, #16]
 800308c:	615a      	str	r2, [r3, #20]
 800308e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003090:	4b33      	ldr	r3, [pc, #204]	; (8003160 <MX_TIM2_Init+0x100>)
 8003092:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003096:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 562;
 8003098:	4b31      	ldr	r3, [pc, #196]	; (8003160 <MX_TIM2_Init+0x100>)
 800309a:	f240 2232 	movw	r2, #562	; 0x232
 800309e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030a0:	4b2f      	ldr	r3, [pc, #188]	; (8003160 <MX_TIM2_Init+0x100>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 256;
 80030a6:	4b2e      	ldr	r3, [pc, #184]	; (8003160 <MX_TIM2_Init+0x100>)
 80030a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ae:	4b2c      	ldr	r3, [pc, #176]	; (8003160 <MX_TIM2_Init+0x100>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030b4:	4b2a      	ldr	r3, [pc, #168]	; (8003160 <MX_TIM2_Init+0x100>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80030ba:	4829      	ldr	r0, [pc, #164]	; (8003160 <MX_TIM2_Init+0x100>)
 80030bc:	f003 fd4a 	bl	8006b54 <HAL_TIM_Base_Init>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80030c6:	f000 f947 	bl	8003358 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030ce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80030d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030d4:	4619      	mov	r1, r3
 80030d6:	4822      	ldr	r0, [pc, #136]	; (8003160 <MX_TIM2_Init+0x100>)
 80030d8:	f004 f8ee 	bl	80072b8 <HAL_TIM_ConfigClockSource>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80030e2:	f000 f939 	bl	8003358 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80030e6:	481e      	ldr	r0, [pc, #120]	; (8003160 <MX_TIM2_Init+0x100>)
 80030e8:	f003 fdd6 	bl	8006c98 <HAL_TIM_PWM_Init>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80030f2:	f000 f931 	bl	8003358 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030f6:	2300      	movs	r3, #0
 80030f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030fa:	2300      	movs	r3, #0
 80030fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80030fe:	f107 0320 	add.w	r3, r7, #32
 8003102:	4619      	mov	r1, r3
 8003104:	4816      	ldr	r0, [pc, #88]	; (8003160 <MX_TIM2_Init+0x100>)
 8003106:	f004 fc5f 	bl	80079c8 <HAL_TIMEx_MasterConfigSynchronization>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003110:	f000 f922 	bl	8003358 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003114:	2360      	movs	r3, #96	; 0x60
 8003116:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8003118:	2332      	movs	r3, #50	; 0x32
 800311a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800311c:	2302      	movs	r3, #2
 800311e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003124:	1d3b      	adds	r3, r7, #4
 8003126:	2200      	movs	r2, #0
 8003128:	4619      	mov	r1, r3
 800312a:	480d      	ldr	r0, [pc, #52]	; (8003160 <MX_TIM2_Init+0x100>)
 800312c:	f004 f806 	bl	800713c <HAL_TIM_PWM_ConfigChannel>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003136:	f000 f90f 	bl	8003358 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800313a:	1d3b      	adds	r3, r7, #4
 800313c:	2204      	movs	r2, #4
 800313e:	4619      	mov	r1, r3
 8003140:	4807      	ldr	r0, [pc, #28]	; (8003160 <MX_TIM2_Init+0x100>)
 8003142:	f003 fffb 	bl	800713c <HAL_TIM_PWM_ConfigChannel>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800314c:	f000 f904 	bl	8003358 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003150:	4803      	ldr	r0, [pc, #12]	; (8003160 <MX_TIM2_Init+0x100>)
 8003152:	f000 fa11 	bl	8003578 <HAL_TIM_MspPostInit>

}
 8003156:	bf00      	nop
 8003158:	3738      	adds	r7, #56	; 0x38
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	2000068c 	.word	0x2000068c

08003164 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003168:	4b11      	ldr	r3, [pc, #68]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 800316a:	4a12      	ldr	r2, [pc, #72]	; (80031b4 <MX_USART1_UART_Init+0x50>)
 800316c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800316e:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 8003170:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003174:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003176:	4b0e      	ldr	r3, [pc, #56]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 8003178:	2200      	movs	r2, #0
 800317a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800317c:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 800317e:	2200      	movs	r2, #0
 8003180:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003182:	4b0b      	ldr	r3, [pc, #44]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 8003184:	2200      	movs	r2, #0
 8003186:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003188:	4b09      	ldr	r3, [pc, #36]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 800318a:	220c      	movs	r2, #12
 800318c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800318e:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 8003190:	2200      	movs	r2, #0
 8003192:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 8003196:	2200      	movs	r2, #0
 8003198:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800319a:	4805      	ldr	r0, [pc, #20]	; (80031b0 <MX_USART1_UART_Init+0x4c>)
 800319c:	f004 fc84 	bl	8007aa8 <HAL_UART_Init>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80031a6:	f000 f8d7 	bl	8003358 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031aa:	bf00      	nop
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	200005d0 	.word	0x200005d0
 80031b4:	40013800 	.word	0x40013800

080031b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80031bc:	4b11      	ldr	r3, [pc, #68]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031be:	4a12      	ldr	r2, [pc, #72]	; (8003208 <MX_USART3_UART_Init+0x50>)
 80031c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80031c2:	4b10      	ldr	r3, [pc, #64]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80031ca:	4b0e      	ldr	r3, [pc, #56]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80031d0:	4b0c      	ldr	r3, [pc, #48]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80031d6:	4b0b      	ldr	r3, [pc, #44]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031d8:	2200      	movs	r2, #0
 80031da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80031dc:	4b09      	ldr	r3, [pc, #36]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031de:	220c      	movs	r2, #12
 80031e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031e2:	4b08      	ldr	r3, [pc, #32]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80031e8:	4b06      	ldr	r3, [pc, #24]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031ee:	4805      	ldr	r0, [pc, #20]	; (8003204 <MX_USART3_UART_Init+0x4c>)
 80031f0:	f004 fc5a 	bl	8007aa8 <HAL_UART_Init>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80031fa:	f000 f8ad 	bl	8003358 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80031fe:	bf00      	nop
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	200004e8 	.word	0x200004e8
 8003208:	40004800 	.word	0x40004800

0800320c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003212:	4a0c      	ldr	r2, [pc, #48]	; (8003244 <MX_DMA_Init+0x38>)
 8003214:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <MX_DMA_Init+0x38>)
 8003216:	695b      	ldr	r3, [r3, #20]
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6153      	str	r3, [r2, #20]
 800321e:	4b09      	ldr	r3, [pc, #36]	; (8003244 <MX_DMA_Init+0x38>)
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	607b      	str	r3, [r7, #4]
 8003228:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 12, 0);
 800322a:	2200      	movs	r2, #0
 800322c:	210c      	movs	r1, #12
 800322e:	200b      	movs	r0, #11
 8003230:	f001 f921 	bl	8004476 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003234:	200b      	movs	r0, #11
 8003236:	f001 f93a 	bl	80044ae <HAL_NVIC_EnableIRQ>

}
 800323a:	bf00      	nop
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	40021000 	.word	0x40021000

08003248 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800324e:	f107 0310 	add.w	r3, r7, #16
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800325c:	4a3a      	ldr	r2, [pc, #232]	; (8003348 <MX_GPIO_Init+0x100>)
 800325e:	4b3a      	ldr	r3, [pc, #232]	; (8003348 <MX_GPIO_Init+0x100>)
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	f043 0310 	orr.w	r3, r3, #16
 8003266:	6193      	str	r3, [r2, #24]
 8003268:	4b37      	ldr	r3, [pc, #220]	; (8003348 <MX_GPIO_Init+0x100>)
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	f003 0310 	and.w	r3, r3, #16
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003274:	4a34      	ldr	r2, [pc, #208]	; (8003348 <MX_GPIO_Init+0x100>)
 8003276:	4b34      	ldr	r3, [pc, #208]	; (8003348 <MX_GPIO_Init+0x100>)
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	f043 0320 	orr.w	r3, r3, #32
 800327e:	6193      	str	r3, [r2, #24]
 8003280:	4b31      	ldr	r3, [pc, #196]	; (8003348 <MX_GPIO_Init+0x100>)
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	f003 0320 	and.w	r3, r3, #32
 8003288:	60bb      	str	r3, [r7, #8]
 800328a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800328c:	4a2e      	ldr	r2, [pc, #184]	; (8003348 <MX_GPIO_Init+0x100>)
 800328e:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <MX_GPIO_Init+0x100>)
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	f043 0304 	orr.w	r3, r3, #4
 8003296:	6193      	str	r3, [r2, #24]
 8003298:	4b2b      	ldr	r3, [pc, #172]	; (8003348 <MX_GPIO_Init+0x100>)
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	607b      	str	r3, [r7, #4]
 80032a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a4:	4a28      	ldr	r2, [pc, #160]	; (8003348 <MX_GPIO_Init+0x100>)
 80032a6:	4b28      	ldr	r3, [pc, #160]	; (8003348 <MX_GPIO_Init+0x100>)
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	f043 0308 	orr.w	r3, r3, #8
 80032ae:	6193      	str	r3, [r2, #24]
 80032b0:	4b25      	ldr	r3, [pc, #148]	; (8003348 <MX_GPIO_Init+0x100>)
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	f003 0308 	and.w	r3, r3, #8
 80032b8:	603b      	str	r3, [r7, #0]
 80032ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _12V_SEL_Pin|MAIN_SW_Pin|RPI_OFF_Pin|PWR_LED_Pin
 80032bc:	2200      	movs	r2, #0
 80032be:	f246 210c 	movw	r1, #25100	; 0x620c
 80032c2:	4822      	ldr	r0, [pc, #136]	; (800334c <MX_GPIO_Init+0x104>)
 80032c4:	f001 fd35 	bl	8004d32 <HAL_GPIO_WritePin>
                          |LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TP2_Pin|PS_ONOFF_Pin|_5V_SEL_Pin|STAT_LED_Pin, GPIO_PIN_RESET);
 80032c8:	2200      	movs	r2, #0
 80032ca:	f44f 4119 	mov.w	r1, #39168	; 0x9900
 80032ce:	4820      	ldr	r0, [pc, #128]	; (8003350 <MX_GPIO_Init+0x108>)
 80032d0:	f001 fd2f 	bl	8004d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80032d4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80032d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032da:	2303      	movs	r3, #3
 80032dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032de:	f107 0310 	add.w	r3, r7, #16
 80032e2:	4619      	mov	r1, r3
 80032e4:	481b      	ldr	r0, [pc, #108]	; (8003354 <MX_GPIO_Init+0x10c>)
 80032e6:	f001 fbb3 	bl	8004a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : _12V_SEL_Pin MAIN_SW_Pin RPI_OFF_Pin PWR_LED_Pin
                           LED1_Pin */
  GPIO_InitStruct.Pin = _12V_SEL_Pin|MAIN_SW_Pin|RPI_OFF_Pin|PWR_LED_Pin
 80032ea:	f246 230c 	movw	r3, #25100	; 0x620c
 80032ee:	613b      	str	r3, [r7, #16]
                          |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032f0:	2301      	movs	r3, #1
 80032f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f4:	2300      	movs	r3, #0
 80032f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f8:	2302      	movs	r3, #2
 80032fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032fc:	f107 0310 	add.w	r3, r7, #16
 8003300:	4619      	mov	r1, r3
 8003302:	4812      	ldr	r0, [pc, #72]	; (800334c <MX_GPIO_Init+0x104>)
 8003304:	f001 fba4 	bl	8004a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PS_PG_Pin RPI_FB_Pin But_ONOFF_Pin SMBALERT_Pin */
  GPIO_InitStruct.Pin = PS_PG_Pin|RPI_FB_Pin|But_ONOFF_Pin|SMBALERT_Pin;
 8003308:	f249 0330 	movw	r3, #36912	; 0x9030
 800330c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003312:	2300      	movs	r3, #0
 8003314:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003316:	f107 0310 	add.w	r3, r7, #16
 800331a:	4619      	mov	r1, r3
 800331c:	480b      	ldr	r0, [pc, #44]	; (800334c <MX_GPIO_Init+0x104>)
 800331e:	f001 fb97 	bl	8004a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP2_Pin PS_ONOFF_Pin _5V_SEL_Pin STAT_LED_Pin */
  GPIO_InitStruct.Pin = TP2_Pin|PS_ONOFF_Pin|_5V_SEL_Pin|STAT_LED_Pin;
 8003322:	f44f 4319 	mov.w	r3, #39168	; 0x9900
 8003326:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003328:	2301      	movs	r3, #1
 800332a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332c:	2300      	movs	r3, #0
 800332e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003330:	2302      	movs	r3, #2
 8003332:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003334:	f107 0310 	add.w	r3, r7, #16
 8003338:	4619      	mov	r1, r3
 800333a:	4805      	ldr	r0, [pc, #20]	; (8003350 <MX_GPIO_Init+0x108>)
 800333c:	f001 fb88 	bl	8004a50 <HAL_GPIO_Init>

}
 8003340:	bf00      	nop
 8003342:	3720      	adds	r7, #32
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	40021000 	.word	0x40021000
 800334c:	40010c00 	.word	0x40010c00
 8003350:	40010800 	.word	0x40010800
 8003354:	40011000 	.word	0x40011000

08003358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800335c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800335e:	e7fe      	b.n	800335e <Error_Handler+0x6>

08003360 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003366:	4a15      	ldr	r2, [pc, #84]	; (80033bc <HAL_MspInit+0x5c>)
 8003368:	4b14      	ldr	r3, [pc, #80]	; (80033bc <HAL_MspInit+0x5c>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	6193      	str	r3, [r2, #24]
 8003372:	4b12      	ldr	r3, [pc, #72]	; (80033bc <HAL_MspInit+0x5c>)
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	60bb      	str	r3, [r7, #8]
 800337c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800337e:	4a0f      	ldr	r2, [pc, #60]	; (80033bc <HAL_MspInit+0x5c>)
 8003380:	4b0e      	ldr	r3, [pc, #56]	; (80033bc <HAL_MspInit+0x5c>)
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003388:	61d3      	str	r3, [r2, #28]
 800338a:	4b0c      	ldr	r3, [pc, #48]	; (80033bc <HAL_MspInit+0x5c>)
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003392:	607b      	str	r3, [r7, #4]
 8003394:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003396:	4b0a      	ldr	r3, [pc, #40]	; (80033c0 <HAL_MspInit+0x60>)
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80033a2:	60fb      	str	r3, [r7, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033aa:	60fb      	str	r3, [r7, #12]
 80033ac:	4a04      	ldr	r2, [pc, #16]	; (80033c0 <HAL_MspInit+0x60>)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033b2:	bf00      	nop
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40010000 	.word	0x40010000

080033c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b08a      	sub	sp, #40	; 0x28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033cc:	f107 0318 	add.w	r3, r7, #24
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	605a      	str	r2, [r3, #4]
 80033d6:	609a      	str	r2, [r3, #8]
 80033d8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a33      	ldr	r2, [pc, #204]	; (80034ac <HAL_ADC_MspInit+0xe8>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d15f      	bne.n	80034a4 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033e4:	4a32      	ldr	r2, [pc, #200]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 80033e6:	4b32      	ldr	r3, [pc, #200]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033ee:	6193      	str	r3, [r2, #24]
 80033f0:	4b2f      	ldr	r3, [pc, #188]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033f8:	617b      	str	r3, [r7, #20]
 80033fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033fc:	4a2c      	ldr	r2, [pc, #176]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 80033fe:	4b2c      	ldr	r3, [pc, #176]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f043 0304 	orr.w	r3, r3, #4
 8003406:	6193      	str	r3, [r2, #24]
 8003408:	4b29      	ldr	r3, [pc, #164]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	613b      	str	r3, [r7, #16]
 8003412:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003414:	4a26      	ldr	r2, [pc, #152]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 8003416:	4b26      	ldr	r3, [pc, #152]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f043 0308 	orr.w	r3, r3, #8
 800341e:	6193      	str	r3, [r2, #24]
 8003420:	4b23      	ldr	r3, [pc, #140]	; (80034b0 <HAL_ADC_MspInit+0xec>)
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	f003 0308 	and.w	r3, r3, #8
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = HDD_5V_CURR_Pin|HDD_12V_CURR_Pin|SYS_5V_CURR_Pin|SYS_12V_CURR_Pin
 800342c:	23fe      	movs	r3, #254	; 0xfe
 800342e:	61bb      	str	r3, [r7, #24]
                          |SYS_5V_V_Pin|SYS_12V_V_Pin|DC_12V_V_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003430:	2303      	movs	r3, #3
 8003432:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003434:	f107 0318 	add.w	r3, r7, #24
 8003438:	4619      	mov	r1, r3
 800343a:	481e      	ldr	r0, [pc, #120]	; (80034b4 <HAL_ADC_MspInit+0xf0>)
 800343c:	f001 fb08 	bl	8004a50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DC_5V_V_Pin|PS_5V_stb_V_Pin;
 8003440:	2303      	movs	r3, #3
 8003442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003444:	2303      	movs	r3, #3
 8003446:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003448:	f107 0318 	add.w	r3, r7, #24
 800344c:	4619      	mov	r1, r3
 800344e:	481a      	ldr	r0, [pc, #104]	; (80034b8 <HAL_ADC_MspInit+0xf4>)
 8003450:	f001 fafe 	bl	8004a50 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003454:	4b19      	ldr	r3, [pc, #100]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 8003456:	4a1a      	ldr	r2, [pc, #104]	; (80034c0 <HAL_ADC_MspInit+0xfc>)
 8003458:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800345a:	4b18      	ldr	r3, [pc, #96]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 800345c:	2200      	movs	r2, #0
 800345e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003460:	4b16      	ldr	r3, [pc, #88]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 8003462:	2200      	movs	r2, #0
 8003464:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003466:	4b15      	ldr	r3, [pc, #84]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 8003468:	2280      	movs	r2, #128	; 0x80
 800346a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800346c:	4b13      	ldr	r3, [pc, #76]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 800346e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003472:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003474:	4b11      	ldr	r3, [pc, #68]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 8003476:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800347a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800347c:	4b0f      	ldr	r3, [pc, #60]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 800347e:	2220      	movs	r2, #32
 8003480:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003482:	4b0e      	ldr	r3, [pc, #56]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 8003484:	2200      	movs	r2, #0
 8003486:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003488:	480c      	ldr	r0, [pc, #48]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 800348a:	f001 f831 	bl	80044f0 <HAL_DMA_Init>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8003494:	f7ff ff60 	bl	8003358 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a08      	ldr	r2, [pc, #32]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 800349c:	621a      	str	r2, [r3, #32]
 800349e:	4a07      	ldr	r2, [pc, #28]	; (80034bc <HAL_ADC_MspInit+0xf8>)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80034a4:	bf00      	nop
 80034a6:	3728      	adds	r7, #40	; 0x28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40012400 	.word	0x40012400
 80034b0:	40021000 	.word	0x40021000
 80034b4:	40010800 	.word	0x40010800
 80034b8:	40010c00 	.word	0x40010c00
 80034bc:	20000638 	.word	0x20000638
 80034c0:	40020008 	.word	0x40020008

080034c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b088      	sub	sp, #32
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034cc:	f107 0310 	add.w	r3, r7, #16
 80034d0:	2200      	movs	r2, #0
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	605a      	str	r2, [r3, #4]
 80034d6:	609a      	str	r2, [r3, #8]
 80034d8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a15      	ldr	r2, [pc, #84]	; (8003534 <HAL_I2C_MspInit+0x70>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d123      	bne.n	800352c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034e4:	4a14      	ldr	r2, [pc, #80]	; (8003538 <HAL_I2C_MspInit+0x74>)
 80034e6:	4b14      	ldr	r3, [pc, #80]	; (8003538 <HAL_I2C_MspInit+0x74>)
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	f043 0308 	orr.w	r3, r3, #8
 80034ee:	6193      	str	r3, [r2, #24]
 80034f0:	4b11      	ldr	r3, [pc, #68]	; (8003538 <HAL_I2C_MspInit+0x74>)
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	f003 0308 	and.w	r3, r3, #8
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034fc:	23c0      	movs	r3, #192	; 0xc0
 80034fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003500:	2312      	movs	r3, #18
 8003502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003504:	2303      	movs	r3, #3
 8003506:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003508:	f107 0310 	add.w	r3, r7, #16
 800350c:	4619      	mov	r1, r3
 800350e:	480b      	ldr	r0, [pc, #44]	; (800353c <HAL_I2C_MspInit+0x78>)
 8003510:	f001 fa9e 	bl	8004a50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003514:	4a08      	ldr	r2, [pc, #32]	; (8003538 <HAL_I2C_MspInit+0x74>)
 8003516:	4b08      	ldr	r3, [pc, #32]	; (8003538 <HAL_I2C_MspInit+0x74>)
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800351e:	61d3      	str	r3, [r2, #28]
 8003520:	4b05      	ldr	r3, [pc, #20]	; (8003538 <HAL_I2C_MspInit+0x74>)
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800352c:	bf00      	nop
 800352e:	3720      	adds	r7, #32
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40005400 	.word	0x40005400
 8003538:	40021000 	.word	0x40021000
 800353c:	40010c00 	.word	0x40010c00

08003540 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003550:	d10b      	bne.n	800356a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003552:	4a08      	ldr	r2, [pc, #32]	; (8003574 <HAL_TIM_PWM_MspInit+0x34>)
 8003554:	4b07      	ldr	r3, [pc, #28]	; (8003574 <HAL_TIM_PWM_MspInit+0x34>)
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	61d3      	str	r3, [r2, #28]
 800355e:	4b05      	ldr	r3, [pc, #20]	; (8003574 <HAL_TIM_PWM_MspInit+0x34>)
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800356a:	bf00      	nop
 800356c:	3714      	adds	r7, #20
 800356e:	46bd      	mov	sp, r7
 8003570:	bc80      	pop	{r7}
 8003572:	4770      	bx	lr
 8003574:	40021000 	.word	0x40021000

08003578 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b088      	sub	sp, #32
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003580:	f107 030c 	add.w	r3, r7, #12
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
 8003588:	605a      	str	r2, [r3, #4]
 800358a:	609a      	str	r2, [r3, #8]
 800358c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003596:	d129      	bne.n	80035ec <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003598:	4a16      	ldr	r2, [pc, #88]	; (80035f4 <HAL_TIM_MspPostInit+0x7c>)
 800359a:	4b16      	ldr	r3, [pc, #88]	; (80035f4 <HAL_TIM_MspPostInit+0x7c>)
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	f043 0308 	orr.w	r3, r3, #8
 80035a2:	6193      	str	r3, [r2, #24]
 80035a4:	4b13      	ldr	r3, [pc, #76]	; (80035f4 <HAL_TIM_MspPostInit+0x7c>)
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	60bb      	str	r3, [r7, #8]
 80035ae:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWR_LED_Pin;
 80035b0:	2308      	movs	r3, #8
 80035b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b4:	2302      	movs	r3, #2
 80035b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b8:	2302      	movs	r3, #2
 80035ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWR_LED_GPIO_Port, &GPIO_InitStruct);
 80035bc:	f107 030c 	add.w	r3, r7, #12
 80035c0:	4619      	mov	r1, r3
 80035c2:	480d      	ldr	r0, [pc, #52]	; (80035f8 <HAL_TIM_MspPostInit+0x80>)
 80035c4:	f001 fa44 	bl	8004a50 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <HAL_TIM_MspPostInit+0x84>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	61fb      	str	r3, [r7, #28]
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d4:	61fb      	str	r3, [r7, #28]
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80035dc:	61fb      	str	r3, [r7, #28]
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035e4:	61fb      	str	r3, [r7, #28]
 80035e6:	4a05      	ldr	r2, [pc, #20]	; (80035fc <HAL_TIM_MspPostInit+0x84>)
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80035ec:	bf00      	nop
 80035ee:	3720      	adds	r7, #32
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40021000 	.word	0x40021000
 80035f8:	40010c00 	.word	0x40010c00
 80035fc:	40010000 	.word	0x40010000

08003600 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	; 0x28
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003608:	f107 0318 	add.w	r3, r7, #24
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	605a      	str	r2, [r3, #4]
 8003612:	609a      	str	r2, [r3, #8]
 8003614:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a40      	ldr	r2, [pc, #256]	; (800371c <HAL_UART_MspInit+0x11c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d13a      	bne.n	8003696 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003620:	4a3f      	ldr	r2, [pc, #252]	; (8003720 <HAL_UART_MspInit+0x120>)
 8003622:	4b3f      	ldr	r3, [pc, #252]	; (8003720 <HAL_UART_MspInit+0x120>)
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800362a:	6193      	str	r3, [r2, #24]
 800362c:	4b3c      	ldr	r3, [pc, #240]	; (8003720 <HAL_UART_MspInit+0x120>)
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003638:	4a39      	ldr	r2, [pc, #228]	; (8003720 <HAL_UART_MspInit+0x120>)
 800363a:	4b39      	ldr	r3, [pc, #228]	; (8003720 <HAL_UART_MspInit+0x120>)
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	f043 0304 	orr.w	r3, r3, #4
 8003642:	6193      	str	r3, [r2, #24]
 8003644:	4b36      	ldr	r3, [pc, #216]	; (8003720 <HAL_UART_MspInit+0x120>)
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	613b      	str	r3, [r7, #16]
 800364e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Debug_TX_Pin;
 8003650:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003654:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003656:	2302      	movs	r3, #2
 8003658:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800365a:	2303      	movs	r3, #3
 800365c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Debug_TX_GPIO_Port, &GPIO_InitStruct);
 800365e:	f107 0318 	add.w	r3, r7, #24
 8003662:	4619      	mov	r1, r3
 8003664:	482f      	ldr	r0, [pc, #188]	; (8003724 <HAL_UART_MspInit+0x124>)
 8003666:	f001 f9f3 	bl	8004a50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Debug_RX_Pin;
 800366a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800366e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003670:	2300      	movs	r3, #0
 8003672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003674:	2300      	movs	r3, #0
 8003676:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(Debug_RX_GPIO_Port, &GPIO_InitStruct);
 8003678:	f107 0318 	add.w	r3, r7, #24
 800367c:	4619      	mov	r1, r3
 800367e:	4829      	ldr	r0, [pc, #164]	; (8003724 <HAL_UART_MspInit+0x124>)
 8003680:	f001 f9e6 	bl	8004a50 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003684:	2200      	movs	r2, #0
 8003686:	2100      	movs	r1, #0
 8003688:	2025      	movs	r0, #37	; 0x25
 800368a:	f000 fef4 	bl	8004476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800368e:	2025      	movs	r0, #37	; 0x25
 8003690:	f000 ff0d 	bl	80044ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003694:	e03e      	b.n	8003714 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a23      	ldr	r2, [pc, #140]	; (8003728 <HAL_UART_MspInit+0x128>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d139      	bne.n	8003714 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 80036a0:	4a1f      	ldr	r2, [pc, #124]	; (8003720 <HAL_UART_MspInit+0x120>)
 80036a2:	4b1f      	ldr	r3, [pc, #124]	; (8003720 <HAL_UART_MspInit+0x120>)
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036aa:	61d3      	str	r3, [r2, #28]
 80036ac:	4b1c      	ldr	r3, [pc, #112]	; (8003720 <HAL_UART_MspInit+0x120>)
 80036ae:	69db      	ldr	r3, [r3, #28]
 80036b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036b4:	60fb      	str	r3, [r7, #12]
 80036b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036b8:	4a19      	ldr	r2, [pc, #100]	; (8003720 <HAL_UART_MspInit+0x120>)
 80036ba:	4b19      	ldr	r3, [pc, #100]	; (8003720 <HAL_UART_MspInit+0x120>)
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	f043 0308 	orr.w	r3, r3, #8
 80036c2:	6193      	str	r3, [r2, #24]
 80036c4:	4b16      	ldr	r3, [pc, #88]	; (8003720 <HAL_UART_MspInit+0x120>)
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	f003 0308 	and.w	r3, r3, #8
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RPI_TX_Pin;
 80036d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d6:	2302      	movs	r3, #2
 80036d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036da:	2303      	movs	r3, #3
 80036dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RPI_TX_GPIO_Port, &GPIO_InitStruct);
 80036de:	f107 0318 	add.w	r3, r7, #24
 80036e2:	4619      	mov	r1, r3
 80036e4:	4811      	ldr	r0, [pc, #68]	; (800372c <HAL_UART_MspInit+0x12c>)
 80036e6:	f001 f9b3 	bl	8004a50 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RPI_RX_Pin;
 80036ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036f0:	2300      	movs	r3, #0
 80036f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f4:	2300      	movs	r3, #0
 80036f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RPI_RX_GPIO_Port, &GPIO_InitStruct);
 80036f8:	f107 0318 	add.w	r3, r7, #24
 80036fc:	4619      	mov	r1, r3
 80036fe:	480b      	ldr	r0, [pc, #44]	; (800372c <HAL_UART_MspInit+0x12c>)
 8003700:	f001 f9a6 	bl	8004a50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003704:	2200      	movs	r2, #0
 8003706:	2100      	movs	r1, #0
 8003708:	2027      	movs	r0, #39	; 0x27
 800370a:	f000 feb4 	bl	8004476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800370e:	2027      	movs	r0, #39	; 0x27
 8003710:	f000 fecd 	bl	80044ae <HAL_NVIC_EnableIRQ>
}
 8003714:	bf00      	nop
 8003716:	3728      	adds	r7, #40	; 0x28
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40013800 	.word	0x40013800
 8003720:	40021000 	.word	0x40021000
 8003724:	40010800 	.word	0x40010800
 8003728:	40004800 	.word	0x40004800
 800372c:	40010c00 	.word	0x40010c00

08003730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003734:	e7fe      	b.n	8003734 <NMI_Handler+0x4>

08003736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003736:	b480      	push	{r7}
 8003738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800373a:	e7fe      	b.n	800373a <HardFault_Handler+0x4>

0800373c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003740:	e7fe      	b.n	8003740 <MemManage_Handler+0x4>

08003742 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003742:	b480      	push	{r7}
 8003744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003746:	e7fe      	b.n	8003746 <BusFault_Handler+0x4>

08003748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800374c:	e7fe      	b.n	800374c <UsageFault_Handler+0x4>

0800374e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800374e:	b480      	push	{r7}
 8003750:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003752:	bf00      	nop
 8003754:	46bd      	mov	sp, r7
 8003756:	bc80      	pop	{r7}
 8003758:	4770      	bx	lr

0800375a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800375a:	b480      	push	{r7}
 800375c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800375e:	bf00      	nop
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr

08003766 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003766:	b480      	push	{r7}
 8003768:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800376a:	bf00      	nop
 800376c:	46bd      	mov	sp, r7
 800376e:	bc80      	pop	{r7}
 8003770:	4770      	bx	lr

08003772 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003776:	f000 f8f3 	bl	8003960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 800377a:	f000 feb2 	bl	80044e2 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 800377e:	bf00      	nop
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003788:	4802      	ldr	r0, [pc, #8]	; (8003794 <DMA1_Channel1_IRQHandler+0x10>)
 800378a:	f001 f821 	bl	80047d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800378e:	bf00      	nop
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	20000638 	.word	0x20000638

08003798 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800379c:	4802      	ldr	r0, [pc, #8]	; (80037a8 <USART1_IRQHandler+0x10>)
 800379e:	f004 fa91 	bl	8007cc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	200005d0 	.word	0x200005d0

080037ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80037b0:	4802      	ldr	r0, [pc, #8]	; (80037bc <USART3_IRQHandler+0x10>)
 80037b2:	f004 fa87 	bl	8007cc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80037b6:	bf00      	nop
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	200004e8 	.word	0x200004e8

080037c0 <TIM2_IRQHandler>:

/* USER CODE BEGIN 1 */
void TIM2_IRQHandler(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80037c4:	4802      	ldr	r0, [pc, #8]	; (80037d0 <TIM2_IRQHandler+0x10>)
 80037c6:	f003 fb59 	bl	8006e7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80037ca:	bf00      	nop
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	2000068c 	.word	0x2000068c

080037d4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037d4:	b590      	push	{r4, r7, lr}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	e00a      	b.n	80037fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80037e6:	68bc      	ldr	r4, [r7, #8]
 80037e8:	1c63      	adds	r3, r4, #1
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	f3af 8000 	nop.w
 80037f0:	4603      	mov	r3, r0
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	3301      	adds	r3, #1
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	429a      	cmp	r2, r3
 8003802:	dbf0      	blt.n	80037e6 <_read+0x12>
	}

return len;
 8003804:	687b      	ldr	r3, [r7, #4]
}
 8003806:	4618      	mov	r0, r3
 8003808:	371c      	adds	r7, #28
 800380a:	46bd      	mov	sp, r7
 800380c:	bd90      	pop	{r4, r7, pc}
	...

08003810 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003818:	4b11      	ldr	r3, [pc, #68]	; (8003860 <_sbrk+0x50>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d102      	bne.n	8003826 <_sbrk+0x16>
		heap_end = &end;
 8003820:	4b0f      	ldr	r3, [pc, #60]	; (8003860 <_sbrk+0x50>)
 8003822:	4a10      	ldr	r2, [pc, #64]	; (8003864 <_sbrk+0x54>)
 8003824:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003826:	4b0e      	ldr	r3, [pc, #56]	; (8003860 <_sbrk+0x50>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800382c:	4b0c      	ldr	r3, [pc, #48]	; (8003860 <_sbrk+0x50>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4413      	add	r3, r2
 8003834:	466a      	mov	r2, sp
 8003836:	4293      	cmp	r3, r2
 8003838:	d907      	bls.n	800384a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800383a:	f004 fe89 	bl	8008550 <__errno>
 800383e:	4602      	mov	r2, r0
 8003840:	230c      	movs	r3, #12
 8003842:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003844:	f04f 33ff 	mov.w	r3, #4294967295
 8003848:	e006      	b.n	8003858 <_sbrk+0x48>
	}

	heap_end += incr;
 800384a:	4b05      	ldr	r3, [pc, #20]	; (8003860 <_sbrk+0x50>)
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4413      	add	r3, r2
 8003852:	4a03      	ldr	r2, [pc, #12]	; (8003860 <_sbrk+0x50>)
 8003854:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003856:	68fb      	ldr	r3, [r7, #12]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	20000258 	.word	0x20000258
 8003864:	200006e4 	.word	0x200006e4

08003868 <_close>:

int _close(int file)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
	return -1;
 8003870:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003874:	4618      	mov	r0, r3
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	bc80      	pop	{r7}
 800387c:	4770      	bx	lr

0800387e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800387e:	b480      	push	{r7}
 8003880:	b083      	sub	sp, #12
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
 8003886:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800388e:	605a      	str	r2, [r3, #4]
	return 0;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr

0800389c <_isatty>:

int _isatty(int file)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
	return 1;
 80038a4:	2301      	movs	r3, #1
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
	return 0;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bc80      	pop	{r7}
 80038c6:	4770      	bx	lr

080038c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038cc:	bf00      	nop
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr

080038d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038d8:	4a08      	ldr	r2, [pc, #32]	; (80038fc <HAL_Init+0x28>)
 80038da:	4b08      	ldr	r3, [pc, #32]	; (80038fc <HAL_Init+0x28>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f043 0310 	orr.w	r3, r3, #16
 80038e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038e4:	2003      	movs	r0, #3
 80038e6:	f000 fdbb 	bl	8004460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038ea:	2000      	movs	r0, #0
 80038ec:	f000 f808 	bl	8003900 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038f0:	f7ff fd36 	bl	8003360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40022000 	.word	0x40022000

08003900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003908:	4b12      	ldr	r3, [pc, #72]	; (8003954 <HAL_InitTick+0x54>)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	4b12      	ldr	r3, [pc, #72]	; (8003958 <HAL_InitTick+0x58>)
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	4619      	mov	r1, r3
 8003912:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003916:	fbb3 f3f1 	udiv	r3, r3, r1
 800391a:	fbb2 f3f3 	udiv	r3, r2, r3
 800391e:	4618      	mov	r0, r3
 8003920:	f000 fdd3 	bl	80044ca <HAL_SYSTICK_Config>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e00e      	b.n	800394c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b0f      	cmp	r3, #15
 8003932:	d80a      	bhi.n	800394a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003934:	2200      	movs	r2, #0
 8003936:	6879      	ldr	r1, [r7, #4]
 8003938:	f04f 30ff 	mov.w	r0, #4294967295
 800393c:	f000 fd9b 	bl	8004476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003940:	4a06      	ldr	r2, [pc, #24]	; (800395c <HAL_InitTick+0x5c>)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	e000      	b.n	800394c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
}
 800394c:	4618      	mov	r0, r3
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	20000000 	.word	0x20000000
 8003958:	20000008 	.word	0x20000008
 800395c:	20000004 	.word	0x20000004

08003960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003964:	4b05      	ldr	r3, [pc, #20]	; (800397c <HAL_IncTick+0x1c>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	461a      	mov	r2, r3
 800396a:	4b05      	ldr	r3, [pc, #20]	; (8003980 <HAL_IncTick+0x20>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4413      	add	r3, r2
 8003970:	4a03      	ldr	r2, [pc, #12]	; (8003980 <HAL_IncTick+0x20>)
 8003972:	6013      	str	r3, [r2, #0]
}
 8003974:	bf00      	nop
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr
 800397c:	20000008 	.word	0x20000008
 8003980:	200006dc 	.word	0x200006dc

08003984 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
  return uwTick;
 8003988:	4b02      	ldr	r3, [pc, #8]	; (8003994 <HAL_GetTick+0x10>)
 800398a:	681b      	ldr	r3, [r3, #0]
}
 800398c:	4618      	mov	r0, r3
 800398e:	46bd      	mov	sp, r7
 8003990:	bc80      	pop	{r7}
 8003992:	4770      	bx	lr
 8003994:	200006dc 	.word	0x200006dc

08003998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039a0:	f7ff fff0 	bl	8003984 <HAL_GetTick>
 80039a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d005      	beq.n	80039be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039b2:	4b09      	ldr	r3, [pc, #36]	; (80039d8 <HAL_Delay+0x40>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4413      	add	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039be:	bf00      	nop
 80039c0:	f7ff ffe0 	bl	8003984 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	1ad2      	subs	r2, r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d3f7      	bcc.n	80039c0 <HAL_Delay+0x28>
  {
  }
}
 80039d0:	bf00      	nop
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	20000008 	.word	0x20000008

080039dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039e4:	2300      	movs	r3, #0
 80039e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e0be      	b.n	8003b7c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d109      	bne.n	8003a20 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7ff fcd2 	bl	80033c4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 faff 	bl	8004024 <ADC_ConversionStop_Disable>
 8003a26:	4603      	mov	r3, r0
 8003a28:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2e:	f003 0310 	and.w	r3, r3, #16
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f040 8099 	bne.w	8003b6a <HAL_ADC_Init+0x18e>
 8003a38:	7dfb      	ldrb	r3, [r7, #23]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f040 8095 	bne.w	8003b6a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a44:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a48:	f023 0302 	bic.w	r3, r3, #2
 8003a4c:	f043 0202 	orr.w	r2, r3, #2
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003a5c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	7b1b      	ldrb	r3, [r3, #12]
 8003a62:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003a64:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003a66:	68ba      	ldr	r2, [r7, #8]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a74:	d003      	beq.n	8003a7e <HAL_ADC_Init+0xa2>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d102      	bne.n	8003a84 <HAL_ADC_Init+0xa8>
 8003a7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a82:	e000      	b.n	8003a86 <HAL_ADC_Init+0xaa>
 8003a84:	2300      	movs	r3, #0
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	7d1b      	ldrb	r3, [r3, #20]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d119      	bne.n	8003ac8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	7b1b      	ldrb	r3, [r3, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d109      	bne.n	8003ab0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	035a      	lsls	r2, r3, #13
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003aac:	613b      	str	r3, [r7, #16]
 8003aae:	e00b      	b.n	8003ac8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab4:	f043 0220 	orr.w	r2, r3, #32
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac0:	f043 0201 	orr.w	r2, r3, #1
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6812      	ldr	r2, [r2, #0]
 8003ad0:	6852      	ldr	r2, [r2, #4]
 8003ad2:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6899      	ldr	r1, [r3, #8]
 8003ae6:	4b27      	ldr	r3, [pc, #156]	; (8003b84 <HAL_ADC_Init+0x1a8>)
 8003ae8:	400b      	ands	r3, r1
 8003aea:	68b9      	ldr	r1, [r7, #8]
 8003aec:	430b      	orrs	r3, r1
 8003aee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003af8:	d003      	beq.n	8003b02 <HAL_ADC_Init+0x126>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d104      	bne.n	8003b0c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	3b01      	subs	r3, #1
 8003b08:	051b      	lsls	r3, r3, #20
 8003b0a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003b16:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	4b18      	ldr	r3, [pc, #96]	; (8003b88 <HAL_ADC_Init+0x1ac>)
 8003b28:	4013      	ands	r3, r2
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d10b      	bne.n	8003b48 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3a:	f023 0303 	bic.w	r3, r3, #3
 8003b3e:	f043 0201 	orr.w	r2, r3, #1
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b46:	e018      	b.n	8003b7a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4c:	f023 0312 	bic.w	r3, r3, #18
 8003b50:	f043 0210 	orr.w	r2, r3, #16
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5c:	f043 0201 	orr.w	r2, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b68:	e007      	b.n	8003b7a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	f043 0210 	orr.w	r2, r3, #16
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3718      	adds	r7, #24
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	ffe1f7fd 	.word	0xffe1f7fd
 8003b88:	ff1f0efe 	.word	0xff1f0efe

08003b8c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a64      	ldr	r2, [pc, #400]	; (8003d34 <HAL_ADC_Start_DMA+0x1a8>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d004      	beq.n	8003bb0 <HAL_ADC_Start_DMA+0x24>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a63      	ldr	r2, [pc, #396]	; (8003d38 <HAL_ADC_Start_DMA+0x1ac>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d106      	bne.n	8003bbe <HAL_ADC_Start_DMA+0x32>
 8003bb0:	4b60      	ldr	r3, [pc, #384]	; (8003d34 <HAL_ADC_Start_DMA+0x1a8>)
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f040 80b3 	bne.w	8003d24 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_ADC_Start_DMA+0x40>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e0ae      	b.n	8003d2a <HAL_ADC_Start_DMA+0x19e>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 f9cb 	bl	8003f70 <ADC_Enable>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003bde:	7dfb      	ldrb	r3, [r7, #23]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f040 809a 	bne.w	8003d1a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003bee:	f023 0301 	bic.w	r3, r3, #1
 8003bf2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a4e      	ldr	r2, [pc, #312]	; (8003d38 <HAL_ADC_Start_DMA+0x1ac>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d105      	bne.n	8003c10 <HAL_ADC_Start_DMA+0x84>
 8003c04:	4b4b      	ldr	r3, [pc, #300]	; (8003d34 <HAL_ADC_Start_DMA+0x1a8>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d115      	bne.n	8003c3c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c14:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d026      	beq.n	8003c78 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c32:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003c3a:	e01d      	b.n	8003c78 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c40:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a39      	ldr	r2, [pc, #228]	; (8003d34 <HAL_ADC_Start_DMA+0x1a8>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d004      	beq.n	8003c5c <HAL_ADC_Start_DMA+0xd0>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a38      	ldr	r2, [pc, #224]	; (8003d38 <HAL_ADC_Start_DMA+0x1ac>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d10d      	bne.n	8003c78 <HAL_ADC_Start_DMA+0xec>
 8003c5c:	4b35      	ldr	r3, [pc, #212]	; (8003d34 <HAL_ADC_Start_DMA+0x1a8>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d007      	beq.n	8003c78 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d006      	beq.n	8003c92 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c88:	f023 0206 	bic.w	r2, r3, #6
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c90:	e002      	b.n	8003c98 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	4a25      	ldr	r2, [pc, #148]	; (8003d3c <HAL_ADC_Start_DMA+0x1b0>)
 8003ca6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	4a24      	ldr	r2, [pc, #144]	; (8003d40 <HAL_ADC_Start_DMA+0x1b4>)
 8003cae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	4a23      	ldr	r2, [pc, #140]	; (8003d44 <HAL_ADC_Start_DMA+0x1b8>)
 8003cb6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f06f 0202 	mvn.w	r2, #2
 8003cc0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	6812      	ldr	r2, [r2, #0]
 8003cca:	6892      	ldr	r2, [r2, #8]
 8003ccc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cd0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6a18      	ldr	r0, [r3, #32]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	334c      	adds	r3, #76	; 0x4c
 8003cdc:	4619      	mov	r1, r3
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f000 fc5f 	bl	80045a4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003cf0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003cf4:	d108      	bne.n	8003d08 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	6812      	ldr	r2, [r2, #0]
 8003cfe:	6892      	ldr	r2, [r2, #8]
 8003d00:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003d04:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003d06:	e00f      	b.n	8003d28 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	6812      	ldr	r2, [r2, #0]
 8003d10:	6892      	ldr	r2, [r2, #8]
 8003d12:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003d16:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003d18:	e006      	b.n	8003d28 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003d22:	e001      	b.n	8003d28 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3718      	adds	r7, #24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40012400 	.word	0x40012400
 8003d38:	40012800 	.word	0x40012800
 8003d3c:	080040a7 	.word	0x080040a7
 8003d40:	08004123 	.word	0x08004123
 8003d44:	0800413f 	.word	0x0800413f

08003d48 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bc80      	pop	{r7}
 8003d58:	4770      	bx	lr

08003d5a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr

08003d6c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bc80      	pop	{r7}
 8003d7c:	4770      	bx	lr
	...

08003d80 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003d80:	b490      	push	{r4, r7}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d101      	bne.n	8003da0 <HAL_ADC_ConfigChannel+0x20>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	e0dc      	b.n	8003f5a <HAL_ADC_ConfigChannel+0x1da>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b06      	cmp	r3, #6
 8003dae:	d81c      	bhi.n	8003dea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6819      	ldr	r1, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4413      	add	r3, r2
 8003dc4:	3b05      	subs	r3, #5
 8003dc6:	221f      	movs	r2, #31
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	4018      	ands	r0, r3
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681c      	ldr	r4, [r3, #0]
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4413      	add	r3, r2
 8003dde:	3b05      	subs	r3, #5
 8003de0:	fa04 f303 	lsl.w	r3, r4, r3
 8003de4:	4303      	orrs	r3, r0
 8003de6:	634b      	str	r3, [r1, #52]	; 0x34
 8003de8:	e03c      	b.n	8003e64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b0c      	cmp	r3, #12
 8003df0:	d81c      	bhi.n	8003e2c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6819      	ldr	r1, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	3b23      	subs	r3, #35	; 0x23
 8003e08:	221f      	movs	r2, #31
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	43db      	mvns	r3, r3
 8003e10:	4018      	ands	r0, r3
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	681c      	ldr	r4, [r3, #0]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	4413      	add	r3, r2
 8003e20:	3b23      	subs	r3, #35	; 0x23
 8003e22:	fa04 f303 	lsl.w	r3, r4, r3
 8003e26:	4303      	orrs	r3, r0
 8003e28:	630b      	str	r3, [r1, #48]	; 0x30
 8003e2a:	e01b      	b.n	8003e64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6819      	ldr	r1, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	4413      	add	r3, r2
 8003e40:	3b41      	subs	r3, #65	; 0x41
 8003e42:	221f      	movs	r2, #31
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	4018      	ands	r0, r3
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681c      	ldr	r4, [r3, #0]
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	3b41      	subs	r3, #65	; 0x41
 8003e5c:	fa04 f303 	lsl.w	r3, r4, r3
 8003e60:	4303      	orrs	r3, r0
 8003e62:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b09      	cmp	r3, #9
 8003e6a:	d91c      	bls.n	8003ea6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6819      	ldr	r1, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68d8      	ldr	r0, [r3, #12]
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	005b      	lsls	r3, r3, #1
 8003e7e:	4413      	add	r3, r2
 8003e80:	3b1e      	subs	r3, #30
 8003e82:	2207      	movs	r2, #7
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	4018      	ands	r0, r3
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	689c      	ldr	r4, [r3, #8]
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	4613      	mov	r3, r2
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	4413      	add	r3, r2
 8003e9a:	3b1e      	subs	r3, #30
 8003e9c:	fa04 f303 	lsl.w	r3, r4, r3
 8003ea0:	4303      	orrs	r3, r0
 8003ea2:	60cb      	str	r3, [r1, #12]
 8003ea4:	e019      	b.n	8003eda <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6819      	ldr	r1, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	6918      	ldr	r0, [r3, #16]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	4413      	add	r3, r2
 8003eba:	2207      	movs	r2, #7
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	4018      	ands	r0, r3
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	689c      	ldr	r4, [r3, #8]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	4413      	add	r3, r2
 8003ed2:	fa04 f303 	lsl.w	r3, r4, r3
 8003ed6:	4303      	orrs	r3, r0
 8003ed8:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b10      	cmp	r3, #16
 8003ee0:	d003      	beq.n	8003eea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003ee6:	2b11      	cmp	r3, #17
 8003ee8:	d132      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1d      	ldr	r2, [pc, #116]	; (8003f64 <HAL_ADC_ConfigChannel+0x1e4>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d125      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d126      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	6812      	ldr	r2, [r2, #0]
 8003f0a:	6892      	ldr	r2, [r2, #8]
 8003f0c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003f10:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2b10      	cmp	r3, #16
 8003f18:	d11a      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f1a:	4b13      	ldr	r3, [pc, #76]	; (8003f68 <HAL_ADC_ConfigChannel+0x1e8>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a13      	ldr	r2, [pc, #76]	; (8003f6c <HAL_ADC_ConfigChannel+0x1ec>)
 8003f20:	fba2 2303 	umull	r2, r3, r2, r3
 8003f24:	0c9a      	lsrs	r2, r3, #18
 8003f26:	4613      	mov	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f30:	e002      	b.n	8003f38 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	3b01      	subs	r3, #1
 8003f36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f9      	bne.n	8003f32 <HAL_ADC_ConfigChannel+0x1b2>
 8003f3e:	e007      	b.n	8003f50 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f44:	f043 0220 	orr.w	r2, r3, #32
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc90      	pop	{r4, r7}
 8003f62:	4770      	bx	lr
 8003f64:	40012400 	.word	0x40012400
 8003f68:	20000000 	.word	0x20000000
 8003f6c:	431bde83 	.word	0x431bde83

08003f70 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d040      	beq.n	8004010 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6812      	ldr	r2, [r2, #0]
 8003f96:	6892      	ldr	r2, [r2, #8]
 8003f98:	f042 0201 	orr.w	r2, r2, #1
 8003f9c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003f9e:	4b1f      	ldr	r3, [pc, #124]	; (800401c <ADC_Enable+0xac>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a1f      	ldr	r2, [pc, #124]	; (8004020 <ADC_Enable+0xb0>)
 8003fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa8:	0c9b      	lsrs	r3, r3, #18
 8003faa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003fac:	e002      	b.n	8003fb4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f9      	bne.n	8003fae <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003fba:	f7ff fce3 	bl	8003984 <HAL_GetTick>
 8003fbe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003fc0:	e01f      	b.n	8004002 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003fc2:	f7ff fcdf 	bl	8003984 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d918      	bls.n	8004002 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d011      	beq.n	8004002 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe2:	f043 0210 	orr.w	r2, r3, #16
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fee:	f043 0201 	orr.w	r2, r3, #1
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e007      	b.n	8004012 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b01      	cmp	r3, #1
 800400e:	d1d8      	bne.n	8003fc2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3710      	adds	r7, #16
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	20000000 	.word	0x20000000
 8004020:	431bde83 	.word	0x431bde83

08004024 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800402c:	2300      	movs	r3, #0
 800402e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b01      	cmp	r3, #1
 800403c:	d12e      	bne.n	800409c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	6812      	ldr	r2, [r2, #0]
 8004046:	6892      	ldr	r2, [r2, #8]
 8004048:	f022 0201 	bic.w	r2, r2, #1
 800404c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800404e:	f7ff fc99 	bl	8003984 <HAL_GetTick>
 8004052:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004054:	e01b      	b.n	800408e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004056:	f7ff fc95 	bl	8003984 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d914      	bls.n	800408e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b01      	cmp	r3, #1
 8004070:	d10d      	bne.n	800408e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004076:	f043 0210 	orr.w	r2, r3, #16
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004082:	f043 0201 	orr.w	r2, r3, #1
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e007      	b.n	800409e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b01      	cmp	r3, #1
 800409a:	d0dc      	beq.n	8004056 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b084      	sub	sp, #16
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d127      	bne.n	8004110 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80040d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80040da:	d115      	bne.n	8004108 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d111      	bne.n	8004108 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d105      	bne.n	8004108 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004100:	f043 0201 	orr.w	r2, r3, #1
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	f7ff fe1d 	bl	8003d48 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800410e:	e004      	b.n	800411a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	4798      	blx	r3
}
 800411a:	bf00      	nop
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b084      	sub	sp, #16
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f7ff fe12 	bl	8003d5a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b084      	sub	sp, #16
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004150:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415c:	f043 0204 	orr.w	r2, r3, #4
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f7ff fe01 	bl	8003d6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800416a:	bf00      	nop
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
	...

08004174 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004174:	b590      	push	{r4, r7, lr}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004180:	2300      	movs	r3, #0
 8004182:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800418a:	2b01      	cmp	r3, #1
 800418c:	d101      	bne.n	8004192 <HAL_ADCEx_Calibration_Start+0x1e>
 800418e:	2302      	movs	r3, #2
 8004190:	e095      	b.n	80042be <HAL_ADCEx_Calibration_Start+0x14a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7ff ff42 	bl	8004024 <ADC_ConversionStop_Disable>
 80041a0:	4603      	mov	r3, r0
 80041a2:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80041a4:	7dfb      	ldrb	r3, [r7, #23]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f040 8084 	bne.w	80042b4 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80041b4:	f023 0302 	bic.w	r3, r3, #2
 80041b8:	f043 0202 	orr.w	r2, r3, #2
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80041c0:	4b41      	ldr	r3, [pc, #260]	; (80042c8 <HAL_ADCEx_Calibration_Start+0x154>)
 80041c2:	681c      	ldr	r4, [r3, #0]
 80041c4:	2002      	movs	r0, #2
 80041c6:	f002 fc09 	bl	80069dc <HAL_RCCEx_GetPeriphCLKFreq>
 80041ca:	4603      	mov	r3, r0
 80041cc:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80041d0:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80041d2:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80041d4:	e002      	b.n	80041dc <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	3b01      	subs	r3, #1
 80041da:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1f9      	bne.n	80041d6 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7ff fec4 	bl	8003f70 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6812      	ldr	r2, [r2, #0]
 80041f0:	6892      	ldr	r2, [r2, #8]
 80041f2:	f042 0208 	orr.w	r2, r2, #8
 80041f6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80041f8:	f7ff fbc4 	bl	8003984 <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80041fe:	e01b      	b.n	8004238 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004200:	f7ff fbc0 	bl	8003984 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b0a      	cmp	r3, #10
 800420c:	d914      	bls.n	8004238 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00d      	beq.n	8004238 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004220:	f023 0312 	bic.w	r3, r3, #18
 8004224:	f043 0210 	orr.w	r2, r3, #16
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e042      	b.n	80042be <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1dc      	bne.n	8004200 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6812      	ldr	r2, [r2, #0]
 800424e:	6892      	ldr	r2, [r2, #8]
 8004250:	f042 0204 	orr.w	r2, r2, #4
 8004254:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004256:	f7ff fb95 	bl	8003984 <HAL_GetTick>
 800425a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800425c:	e01b      	b.n	8004296 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800425e:	f7ff fb91 	bl	8003984 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b0a      	cmp	r3, #10
 800426a:	d914      	bls.n	8004296 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00d      	beq.n	8004296 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800427e:	f023 0312 	bic.w	r3, r3, #18
 8004282:	f043 0210 	orr.w	r2, r3, #16
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e013      	b.n	80042be <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f003 0304 	and.w	r3, r3, #4
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1dc      	bne.n	800425e <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a8:	f023 0303 	bic.w	r3, r3, #3
 80042ac:	f043 0201 	orr.w	r2, r3, #1
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80042bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	371c      	adds	r7, #28
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd90      	pop	{r4, r7, pc}
 80042c6:	bf00      	nop
 80042c8:	20000000 	.word	0x20000000

080042cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f003 0307 	and.w	r3, r3, #7
 80042da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042dc:	4b0c      	ldr	r3, [pc, #48]	; (8004310 <__NVIC_SetPriorityGrouping+0x44>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80042e8:	4013      	ands	r3, r2
 80042ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042fe:	4a04      	ldr	r2, [pc, #16]	; (8004310 <__NVIC_SetPriorityGrouping+0x44>)
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	60d3      	str	r3, [r2, #12]
}
 8004304:	bf00      	nop
 8004306:	3714      	adds	r7, #20
 8004308:	46bd      	mov	sp, r7
 800430a:	bc80      	pop	{r7}
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	e000ed00 	.word	0xe000ed00

08004314 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004318:	4b04      	ldr	r3, [pc, #16]	; (800432c <__NVIC_GetPriorityGrouping+0x18>)
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	0a1b      	lsrs	r3, r3, #8
 800431e:	f003 0307 	and.w	r3, r3, #7
}
 8004322:	4618      	mov	r0, r3
 8004324:	46bd      	mov	sp, r7
 8004326:	bc80      	pop	{r7}
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	4603      	mov	r3, r0
 8004338:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800433a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800433e:	2b00      	cmp	r3, #0
 8004340:	db0b      	blt.n	800435a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004342:	4908      	ldr	r1, [pc, #32]	; (8004364 <__NVIC_EnableIRQ+0x34>)
 8004344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004348:	095b      	lsrs	r3, r3, #5
 800434a:	79fa      	ldrb	r2, [r7, #7]
 800434c:	f002 021f 	and.w	r2, r2, #31
 8004350:	2001      	movs	r0, #1
 8004352:	fa00 f202 	lsl.w	r2, r0, r2
 8004356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	bc80      	pop	{r7}
 8004362:	4770      	bx	lr
 8004364:	e000e100 	.word	0xe000e100

08004368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	6039      	str	r1, [r7, #0]
 8004372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004378:	2b00      	cmp	r3, #0
 800437a:	db0a      	blt.n	8004392 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800437c:	490d      	ldr	r1, [pc, #52]	; (80043b4 <__NVIC_SetPriority+0x4c>)
 800437e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004382:	683a      	ldr	r2, [r7, #0]
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	0112      	lsls	r2, r2, #4
 8004388:	b2d2      	uxtb	r2, r2
 800438a:	440b      	add	r3, r1
 800438c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004390:	e00a      	b.n	80043a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004392:	4909      	ldr	r1, [pc, #36]	; (80043b8 <__NVIC_SetPriority+0x50>)
 8004394:	79fb      	ldrb	r3, [r7, #7]
 8004396:	f003 030f 	and.w	r3, r3, #15
 800439a:	3b04      	subs	r3, #4
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	0112      	lsls	r2, r2, #4
 80043a2:	b2d2      	uxtb	r2, r2
 80043a4:	440b      	add	r3, r1
 80043a6:	761a      	strb	r2, [r3, #24]
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bc80      	pop	{r7}
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	e000e100 	.word	0xe000e100
 80043b8:	e000ed00 	.word	0xe000ed00

080043bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043bc:	b480      	push	{r7}
 80043be:	b089      	sub	sp, #36	; 0x24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f003 0307 	and.w	r3, r3, #7
 80043ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	f1c3 0307 	rsb	r3, r3, #7
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	bf28      	it	cs
 80043da:	2304      	movcs	r3, #4
 80043dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	3304      	adds	r3, #4
 80043e2:	2b06      	cmp	r3, #6
 80043e4:	d902      	bls.n	80043ec <NVIC_EncodePriority+0x30>
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	3b03      	subs	r3, #3
 80043ea:	e000      	b.n	80043ee <NVIC_EncodePriority+0x32>
 80043ec:	2300      	movs	r3, #0
 80043ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043f0:	2201      	movs	r2, #1
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	1e5a      	subs	r2, r3, #1
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	401a      	ands	r2, r3
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004402:	2101      	movs	r1, #1
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	fa01 f303 	lsl.w	r3, r1, r3
 800440a:	1e59      	subs	r1, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004410:	4313      	orrs	r3, r2
         );
}
 8004412:	4618      	mov	r0, r3
 8004414:	3724      	adds	r7, #36	; 0x24
 8004416:	46bd      	mov	sp, r7
 8004418:	bc80      	pop	{r7}
 800441a:	4770      	bx	lr

0800441c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3b01      	subs	r3, #1
 8004428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800442c:	d301      	bcc.n	8004432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800442e:	2301      	movs	r3, #1
 8004430:	e00f      	b.n	8004452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004432:	4a0a      	ldr	r2, [pc, #40]	; (800445c <SysTick_Config+0x40>)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	3b01      	subs	r3, #1
 8004438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800443a:	210f      	movs	r1, #15
 800443c:	f04f 30ff 	mov.w	r0, #4294967295
 8004440:	f7ff ff92 	bl	8004368 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004444:	4b05      	ldr	r3, [pc, #20]	; (800445c <SysTick_Config+0x40>)
 8004446:	2200      	movs	r2, #0
 8004448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800444a:	4b04      	ldr	r3, [pc, #16]	; (800445c <SysTick_Config+0x40>)
 800444c:	2207      	movs	r2, #7
 800444e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3708      	adds	r7, #8
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	e000e010 	.word	0xe000e010

08004460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f7ff ff2f 	bl	80042cc <__NVIC_SetPriorityGrouping>
}
 800446e:	bf00      	nop
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004476:	b580      	push	{r7, lr}
 8004478:	b086      	sub	sp, #24
 800447a:	af00      	add	r7, sp, #0
 800447c:	4603      	mov	r3, r0
 800447e:	60b9      	str	r1, [r7, #8]
 8004480:	607a      	str	r2, [r7, #4]
 8004482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004484:	2300      	movs	r3, #0
 8004486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004488:	f7ff ff44 	bl	8004314 <__NVIC_GetPriorityGrouping>
 800448c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	68b9      	ldr	r1, [r7, #8]
 8004492:	6978      	ldr	r0, [r7, #20]
 8004494:	f7ff ff92 	bl	80043bc <NVIC_EncodePriority>
 8004498:	4602      	mov	r2, r0
 800449a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800449e:	4611      	mov	r1, r2
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7ff ff61 	bl	8004368 <__NVIC_SetPriority>
}
 80044a6:	bf00      	nop
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b082      	sub	sp, #8
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	4603      	mov	r3, r0
 80044b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff ff37 	bl	8004330 <__NVIC_EnableIRQ>
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b082      	sub	sp, #8
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7ff ffa2 	bl	800441c <SysTick_Config>
 80044d8:	4603      	mov	r3, r0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3708      	adds	r7, #8
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80044e6:	f7fd f911 	bl	800170c <HAL_SYSTICK_Callback>
}
 80044ea:	bf00      	nop
 80044ec:	bd80      	pop	{r7, pc}
	...

080044f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e043      	b.n	800458e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	461a      	mov	r2, r3
 800450c:	4b22      	ldr	r3, [pc, #136]	; (8004598 <HAL_DMA_Init+0xa8>)
 800450e:	4413      	add	r3, r2
 8004510:	4a22      	ldr	r2, [pc, #136]	; (800459c <HAL_DMA_Init+0xac>)
 8004512:	fba2 2303 	umull	r2, r3, r2, r3
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	009a      	lsls	r2, r3, #2
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a1f      	ldr	r2, [pc, #124]	; (80045a0 <HAL_DMA_Init+0xb0>)
 8004522:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800453a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800453e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004548:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004554:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004560:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	4313      	orrs	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr
 8004598:	bffdfff8 	.word	0xbffdfff8
 800459c:	cccccccd 	.word	0xcccccccd
 80045a0:	40020000 	.word	0x40020000

080045a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
 80045b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045b2:	2300      	movs	r3, #0
 80045b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d101      	bne.n	80045c4 <HAL_DMA_Start_IT+0x20>
 80045c0:	2302      	movs	r3, #2
 80045c2:	e04a      	b.n	800465a <HAL_DMA_Start_IT+0xb6>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d13a      	bne.n	800464c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2202      	movs	r2, #2
 80045da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	6812      	ldr	r2, [r2, #0]
 80045ec:	6812      	ldr	r2, [r2, #0]
 80045ee:	f022 0201 	bic.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	68b9      	ldr	r1, [r7, #8]
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 f9fa 	bl	80049f4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004604:	2b00      	cmp	r3, #0
 8004606:	d008      	beq.n	800461a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	6812      	ldr	r2, [r2, #0]
 8004612:	f042 020e 	orr.w	r2, r2, #14
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	e00f      	b.n	800463a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	6812      	ldr	r2, [r2, #0]
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	f022 0204 	bic.w	r2, r2, #4
 8004628:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	6812      	ldr	r2, [r2, #0]
 8004632:	6812      	ldr	r2, [r2, #0]
 8004634:	f042 020a 	orr.w	r2, r2, #10
 8004638:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	6812      	ldr	r2, [r2, #0]
 8004642:	6812      	ldr	r2, [r2, #0]
 8004644:	f042 0201 	orr.w	r2, r2, #1
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	e005      	b.n	8004658 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004654:	2302      	movs	r3, #2
 8004656:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004658:	7dfb      	ldrb	r3, [r7, #23]
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004662:	b480      	push	{r7}
 8004664:	b085      	sub	sp, #20
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800466a:	2300      	movs	r3, #0
 800466c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004674:	2b02      	cmp	r3, #2
 8004676:	d008      	beq.n	800468a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2204      	movs	r2, #4
 800467c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e020      	b.n	80046cc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	6812      	ldr	r2, [r2, #0]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	f022 020e 	bic.w	r2, r2, #14
 8004698:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	6812      	ldr	r2, [r2, #0]
 80046a2:	6812      	ldr	r2, [r2, #0]
 80046a4:	f022 0201 	bic.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80046b2:	2101      	movs	r1, #1
 80046b4:	fa01 f202 	lsl.w	r2, r1, r2
 80046b8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80046ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr
	...

080046d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d005      	beq.n	80046fa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2204      	movs	r2, #4
 80046f2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	73fb      	strb	r3, [r7, #15]
 80046f8:	e057      	b.n	80047aa <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6812      	ldr	r2, [r2, #0]
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	f022 020e 	bic.w	r2, r2, #14
 8004708:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	6812      	ldr	r2, [r2, #0]
 8004712:	6812      	ldr	r2, [r2, #0]
 8004714:	f022 0201 	bic.w	r2, r2, #1
 8004718:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800471a:	4a26      	ldr	r2, [pc, #152]	; (80047b4 <HAL_DMA_Abort_IT+0xdc>)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4619      	mov	r1, r3
 8004722:	4b25      	ldr	r3, [pc, #148]	; (80047b8 <HAL_DMA_Abort_IT+0xe0>)
 8004724:	4299      	cmp	r1, r3
 8004726:	d02e      	beq.n	8004786 <HAL_DMA_Abort_IT+0xae>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4619      	mov	r1, r3
 800472e:	4b23      	ldr	r3, [pc, #140]	; (80047bc <HAL_DMA_Abort_IT+0xe4>)
 8004730:	4299      	cmp	r1, r3
 8004732:	d026      	beq.n	8004782 <HAL_DMA_Abort_IT+0xaa>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4619      	mov	r1, r3
 800473a:	4b21      	ldr	r3, [pc, #132]	; (80047c0 <HAL_DMA_Abort_IT+0xe8>)
 800473c:	4299      	cmp	r1, r3
 800473e:	d01d      	beq.n	800477c <HAL_DMA_Abort_IT+0xa4>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4619      	mov	r1, r3
 8004746:	4b1f      	ldr	r3, [pc, #124]	; (80047c4 <HAL_DMA_Abort_IT+0xec>)
 8004748:	4299      	cmp	r1, r3
 800474a:	d014      	beq.n	8004776 <HAL_DMA_Abort_IT+0x9e>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4619      	mov	r1, r3
 8004752:	4b1d      	ldr	r3, [pc, #116]	; (80047c8 <HAL_DMA_Abort_IT+0xf0>)
 8004754:	4299      	cmp	r1, r3
 8004756:	d00b      	beq.n	8004770 <HAL_DMA_Abort_IT+0x98>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4619      	mov	r1, r3
 800475e:	4b1b      	ldr	r3, [pc, #108]	; (80047cc <HAL_DMA_Abort_IT+0xf4>)
 8004760:	4299      	cmp	r1, r3
 8004762:	d102      	bne.n	800476a <HAL_DMA_Abort_IT+0x92>
 8004764:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004768:	e00e      	b.n	8004788 <HAL_DMA_Abort_IT+0xb0>
 800476a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800476e:	e00b      	b.n	8004788 <HAL_DMA_Abort_IT+0xb0>
 8004770:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004774:	e008      	b.n	8004788 <HAL_DMA_Abort_IT+0xb0>
 8004776:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800477a:	e005      	b.n	8004788 <HAL_DMA_Abort_IT+0xb0>
 800477c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004780:	e002      	b.n	8004788 <HAL_DMA_Abort_IT+0xb0>
 8004782:	2310      	movs	r3, #16
 8004784:	e000      	b.n	8004788 <HAL_DMA_Abort_IT+0xb0>
 8004786:	2301      	movs	r3, #1
 8004788:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	4798      	blx	r3
    } 
  }
  return status;
 80047aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40020000 	.word	0x40020000
 80047b8:	40020008 	.word	0x40020008
 80047bc:	4002001c 	.word	0x4002001c
 80047c0:	40020030 	.word	0x40020030
 80047c4:	40020044 	.word	0x40020044
 80047c8:	40020058 	.word	0x40020058
 80047cc:	4002006c 	.word	0x4002006c

080047d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ec:	2204      	movs	r2, #4
 80047ee:	409a      	lsls	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4013      	ands	r3, r2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d055      	beq.n	80048a4 <HAL_DMA_IRQHandler+0xd4>
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	f003 0304 	and.w	r3, r3, #4
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d050      	beq.n	80048a4 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0320 	and.w	r3, r3, #32
 800480c:	2b00      	cmp	r3, #0
 800480e:	d107      	bne.n	8004820 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6812      	ldr	r2, [r2, #0]
 8004818:	6812      	ldr	r2, [r2, #0]
 800481a:	f022 0204 	bic.w	r2, r2, #4
 800481e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004820:	4a6d      	ldr	r2, [pc, #436]	; (80049d8 <HAL_DMA_IRQHandler+0x208>)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4619      	mov	r1, r3
 8004828:	4b6c      	ldr	r3, [pc, #432]	; (80049dc <HAL_DMA_IRQHandler+0x20c>)
 800482a:	4299      	cmp	r1, r3
 800482c:	d02e      	beq.n	800488c <HAL_DMA_IRQHandler+0xbc>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4619      	mov	r1, r3
 8004834:	4b6a      	ldr	r3, [pc, #424]	; (80049e0 <HAL_DMA_IRQHandler+0x210>)
 8004836:	4299      	cmp	r1, r3
 8004838:	d026      	beq.n	8004888 <HAL_DMA_IRQHandler+0xb8>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4619      	mov	r1, r3
 8004840:	4b68      	ldr	r3, [pc, #416]	; (80049e4 <HAL_DMA_IRQHandler+0x214>)
 8004842:	4299      	cmp	r1, r3
 8004844:	d01d      	beq.n	8004882 <HAL_DMA_IRQHandler+0xb2>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4619      	mov	r1, r3
 800484c:	4b66      	ldr	r3, [pc, #408]	; (80049e8 <HAL_DMA_IRQHandler+0x218>)
 800484e:	4299      	cmp	r1, r3
 8004850:	d014      	beq.n	800487c <HAL_DMA_IRQHandler+0xac>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4619      	mov	r1, r3
 8004858:	4b64      	ldr	r3, [pc, #400]	; (80049ec <HAL_DMA_IRQHandler+0x21c>)
 800485a:	4299      	cmp	r1, r3
 800485c:	d00b      	beq.n	8004876 <HAL_DMA_IRQHandler+0xa6>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4619      	mov	r1, r3
 8004864:	4b62      	ldr	r3, [pc, #392]	; (80049f0 <HAL_DMA_IRQHandler+0x220>)
 8004866:	4299      	cmp	r1, r3
 8004868:	d102      	bne.n	8004870 <HAL_DMA_IRQHandler+0xa0>
 800486a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800486e:	e00e      	b.n	800488e <HAL_DMA_IRQHandler+0xbe>
 8004870:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004874:	e00b      	b.n	800488e <HAL_DMA_IRQHandler+0xbe>
 8004876:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800487a:	e008      	b.n	800488e <HAL_DMA_IRQHandler+0xbe>
 800487c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004880:	e005      	b.n	800488e <HAL_DMA_IRQHandler+0xbe>
 8004882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004886:	e002      	b.n	800488e <HAL_DMA_IRQHandler+0xbe>
 8004888:	2340      	movs	r3, #64	; 0x40
 800488a:	e000      	b.n	800488e <HAL_DMA_IRQHandler+0xbe>
 800488c:	2304      	movs	r3, #4
 800488e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 809a 	beq.w	80049ce <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80048a2:	e094      	b.n	80049ce <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a8:	2202      	movs	r2, #2
 80048aa:	409a      	lsls	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d05c      	beq.n	800496e <HAL_DMA_IRQHandler+0x19e>
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d057      	beq.n	800496e <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10b      	bne.n	80048e4 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	6812      	ldr	r2, [r2, #0]
 80048d6:	f022 020a 	bic.w	r2, r2, #10
 80048da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80048e4:	4a3c      	ldr	r2, [pc, #240]	; (80049d8 <HAL_DMA_IRQHandler+0x208>)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4619      	mov	r1, r3
 80048ec:	4b3b      	ldr	r3, [pc, #236]	; (80049dc <HAL_DMA_IRQHandler+0x20c>)
 80048ee:	4299      	cmp	r1, r3
 80048f0:	d02e      	beq.n	8004950 <HAL_DMA_IRQHandler+0x180>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4619      	mov	r1, r3
 80048f8:	4b39      	ldr	r3, [pc, #228]	; (80049e0 <HAL_DMA_IRQHandler+0x210>)
 80048fa:	4299      	cmp	r1, r3
 80048fc:	d026      	beq.n	800494c <HAL_DMA_IRQHandler+0x17c>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4619      	mov	r1, r3
 8004904:	4b37      	ldr	r3, [pc, #220]	; (80049e4 <HAL_DMA_IRQHandler+0x214>)
 8004906:	4299      	cmp	r1, r3
 8004908:	d01d      	beq.n	8004946 <HAL_DMA_IRQHandler+0x176>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4619      	mov	r1, r3
 8004910:	4b35      	ldr	r3, [pc, #212]	; (80049e8 <HAL_DMA_IRQHandler+0x218>)
 8004912:	4299      	cmp	r1, r3
 8004914:	d014      	beq.n	8004940 <HAL_DMA_IRQHandler+0x170>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4619      	mov	r1, r3
 800491c:	4b33      	ldr	r3, [pc, #204]	; (80049ec <HAL_DMA_IRQHandler+0x21c>)
 800491e:	4299      	cmp	r1, r3
 8004920:	d00b      	beq.n	800493a <HAL_DMA_IRQHandler+0x16a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4619      	mov	r1, r3
 8004928:	4b31      	ldr	r3, [pc, #196]	; (80049f0 <HAL_DMA_IRQHandler+0x220>)
 800492a:	4299      	cmp	r1, r3
 800492c:	d102      	bne.n	8004934 <HAL_DMA_IRQHandler+0x164>
 800492e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004932:	e00e      	b.n	8004952 <HAL_DMA_IRQHandler+0x182>
 8004934:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004938:	e00b      	b.n	8004952 <HAL_DMA_IRQHandler+0x182>
 800493a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800493e:	e008      	b.n	8004952 <HAL_DMA_IRQHandler+0x182>
 8004940:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004944:	e005      	b.n	8004952 <HAL_DMA_IRQHandler+0x182>
 8004946:	f44f 7300 	mov.w	r3, #512	; 0x200
 800494a:	e002      	b.n	8004952 <HAL_DMA_IRQHandler+0x182>
 800494c:	2320      	movs	r3, #32
 800494e:	e000      	b.n	8004952 <HAL_DMA_IRQHandler+0x182>
 8004950:	2302      	movs	r3, #2
 8004952:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004960:	2b00      	cmp	r3, #0
 8004962:	d034      	beq.n	80049ce <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800496c:	e02f      	b.n	80049ce <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	2208      	movs	r2, #8
 8004974:	409a      	lsls	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	4013      	ands	r3, r2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d028      	beq.n	80049d0 <HAL_DMA_IRQHandler+0x200>
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	f003 0308 	and.w	r3, r3, #8
 8004984:	2b00      	cmp	r3, #0
 8004986:	d023      	beq.n	80049d0 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	6812      	ldr	r2, [r2, #0]
 8004990:	6812      	ldr	r2, [r2, #0]
 8004992:	f022 020e 	bic.w	r2, r2, #14
 8004996:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80049a0:	2101      	movs	r1, #1
 80049a2:	fa01 f202 	lsl.w	r2, r1, r2
 80049a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d004      	beq.n	80049d0 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	4798      	blx	r3
    }
  }
  return;
 80049ce:	bf00      	nop
 80049d0:	bf00      	nop
}
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40020000 	.word	0x40020000
 80049dc:	40020008 	.word	0x40020008
 80049e0:	4002001c 	.word	0x4002001c
 80049e4:	40020030 	.word	0x40020030
 80049e8:	40020044 	.word	0x40020044
 80049ec:	40020058 	.word	0x40020058
 80049f0:	4002006c 	.word	0x4002006c

080049f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2b10      	cmp	r3, #16
 8004a20:	d108      	bne.n	8004a34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a32:	e007      	b.n	8004a44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	60da      	str	r2, [r3, #12]
}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr
	...

08004a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b08b      	sub	sp, #44	; 0x2c
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a62:	e127      	b.n	8004cb4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004a64:	2201      	movs	r2, #1
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	69fb      	ldr	r3, [r7, #28]
 8004a74:	4013      	ands	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004a78:	69ba      	ldr	r2, [r7, #24]
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	f040 8116 	bne.w	8004cae <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	2b12      	cmp	r3, #18
 8004a88:	d034      	beq.n	8004af4 <HAL_GPIO_Init+0xa4>
 8004a8a:	2b12      	cmp	r3, #18
 8004a8c:	d80d      	bhi.n	8004aaa <HAL_GPIO_Init+0x5a>
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d02b      	beq.n	8004aea <HAL_GPIO_Init+0x9a>
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d804      	bhi.n	8004aa0 <HAL_GPIO_Init+0x50>
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d031      	beq.n	8004afe <HAL_GPIO_Init+0xae>
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d01c      	beq.n	8004ad8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004a9e:	e048      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d043      	beq.n	8004b2c <HAL_GPIO_Init+0xdc>
 8004aa4:	2b11      	cmp	r3, #17
 8004aa6:	d01b      	beq.n	8004ae0 <HAL_GPIO_Init+0x90>
          break;
 8004aa8:	e043      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004aaa:	4a89      	ldr	r2, [pc, #548]	; (8004cd0 <HAL_GPIO_Init+0x280>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d026      	beq.n	8004afe <HAL_GPIO_Init+0xae>
 8004ab0:	4a87      	ldr	r2, [pc, #540]	; (8004cd0 <HAL_GPIO_Init+0x280>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d806      	bhi.n	8004ac4 <HAL_GPIO_Init+0x74>
 8004ab6:	4a87      	ldr	r2, [pc, #540]	; (8004cd4 <HAL_GPIO_Init+0x284>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d020      	beq.n	8004afe <HAL_GPIO_Init+0xae>
 8004abc:	4a86      	ldr	r2, [pc, #536]	; (8004cd8 <HAL_GPIO_Init+0x288>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d01d      	beq.n	8004afe <HAL_GPIO_Init+0xae>
          break;
 8004ac2:	e036      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004ac4:	4a85      	ldr	r2, [pc, #532]	; (8004cdc <HAL_GPIO_Init+0x28c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d019      	beq.n	8004afe <HAL_GPIO_Init+0xae>
 8004aca:	4a85      	ldr	r2, [pc, #532]	; (8004ce0 <HAL_GPIO_Init+0x290>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d016      	beq.n	8004afe <HAL_GPIO_Init+0xae>
 8004ad0:	4a84      	ldr	r2, [pc, #528]	; (8004ce4 <HAL_GPIO_Init+0x294>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d013      	beq.n	8004afe <HAL_GPIO_Init+0xae>
          break;
 8004ad6:	e02c      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	623b      	str	r3, [r7, #32]
          break;
 8004ade:	e028      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	623b      	str	r3, [r7, #32]
          break;
 8004ae8:	e023      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	3308      	adds	r3, #8
 8004af0:	623b      	str	r3, [r7, #32]
          break;
 8004af2:	e01e      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	330c      	adds	r3, #12
 8004afa:	623b      	str	r3, [r7, #32]
          break;
 8004afc:	e019      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d102      	bne.n	8004b0c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b06:	2304      	movs	r3, #4
 8004b08:	623b      	str	r3, [r7, #32]
          break;
 8004b0a:	e012      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d105      	bne.n	8004b20 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b14:	2308      	movs	r3, #8
 8004b16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	69fa      	ldr	r2, [r7, #28]
 8004b1c:	611a      	str	r2, [r3, #16]
          break;
 8004b1e:	e008      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b20:	2308      	movs	r3, #8
 8004b22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	615a      	str	r2, [r3, #20]
          break;
 8004b2a:	e002      	b.n	8004b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	623b      	str	r3, [r7, #32]
          break;
 8004b30:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	2bff      	cmp	r3, #255	; 0xff
 8004b36:	d801      	bhi.n	8004b3c <HAL_GPIO_Init+0xec>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	e001      	b.n	8004b40 <HAL_GPIO_Init+0xf0>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	3304      	adds	r3, #4
 8004b40:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	2bff      	cmp	r3, #255	; 0xff
 8004b46:	d802      	bhi.n	8004b4e <HAL_GPIO_Init+0xfe>
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	e002      	b.n	8004b54 <HAL_GPIO_Init+0x104>
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b50:	3b08      	subs	r3, #8
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	210f      	movs	r1, #15
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b62:	43db      	mvns	r3, r3
 8004b64:	401a      	ands	r2, r3
 8004b66:	6a39      	ldr	r1, [r7, #32]
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b6e:	431a      	orrs	r2, r3
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 8096 	beq.w	8004cae <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004b82:	4a59      	ldr	r2, [pc, #356]	; (8004ce8 <HAL_GPIO_Init+0x298>)
 8004b84:	4b58      	ldr	r3, [pc, #352]	; (8004ce8 <HAL_GPIO_Init+0x298>)
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	f043 0301 	orr.w	r3, r3, #1
 8004b8c:	6193      	str	r3, [r2, #24]
 8004b8e:	4b56      	ldr	r3, [pc, #344]	; (8004ce8 <HAL_GPIO_Init+0x298>)
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	60bb      	str	r3, [r7, #8]
 8004b98:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004b9a:	4a54      	ldr	r2, [pc, #336]	; (8004cec <HAL_GPIO_Init+0x29c>)
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9e:	089b      	lsrs	r3, r3, #2
 8004ba0:	3302      	adds	r3, #2
 8004ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004baa:	f003 0303 	and.w	r3, r3, #3
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	220f      	movs	r2, #15
 8004bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a4b      	ldr	r2, [pc, #300]	; (8004cf0 <HAL_GPIO_Init+0x2a0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d013      	beq.n	8004bee <HAL_GPIO_Init+0x19e>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a4a      	ldr	r2, [pc, #296]	; (8004cf4 <HAL_GPIO_Init+0x2a4>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d00d      	beq.n	8004bea <HAL_GPIO_Init+0x19a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a49      	ldr	r2, [pc, #292]	; (8004cf8 <HAL_GPIO_Init+0x2a8>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d007      	beq.n	8004be6 <HAL_GPIO_Init+0x196>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a48      	ldr	r2, [pc, #288]	; (8004cfc <HAL_GPIO_Init+0x2ac>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d101      	bne.n	8004be2 <HAL_GPIO_Init+0x192>
 8004bde:	2303      	movs	r3, #3
 8004be0:	e006      	b.n	8004bf0 <HAL_GPIO_Init+0x1a0>
 8004be2:	2304      	movs	r3, #4
 8004be4:	e004      	b.n	8004bf0 <HAL_GPIO_Init+0x1a0>
 8004be6:	2302      	movs	r3, #2
 8004be8:	e002      	b.n	8004bf0 <HAL_GPIO_Init+0x1a0>
 8004bea:	2301      	movs	r3, #1
 8004bec:	e000      	b.n	8004bf0 <HAL_GPIO_Init+0x1a0>
 8004bee:	2300      	movs	r3, #0
 8004bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bf2:	f002 0203 	and.w	r2, r2, #3
 8004bf6:	0092      	lsls	r2, r2, #2
 8004bf8:	4093      	lsls	r3, r2
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004c00:	493a      	ldr	r1, [pc, #232]	; (8004cec <HAL_GPIO_Init+0x29c>)
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	089b      	lsrs	r3, r3, #2
 8004c06:	3302      	adds	r3, #2
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d006      	beq.n	8004c28 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004c1a:	4939      	ldr	r1, [pc, #228]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c1c:	4b38      	ldr	r3, [pc, #224]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	600b      	str	r3, [r1, #0]
 8004c26:	e006      	b.n	8004c36 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004c28:	4935      	ldr	r1, [pc, #212]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c2a:	4b35      	ldr	r3, [pc, #212]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	43db      	mvns	r3, r3
 8004c32:	4013      	ands	r3, r2
 8004c34:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d006      	beq.n	8004c50 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004c42:	492f      	ldr	r1, [pc, #188]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c44:	4b2e      	ldr	r3, [pc, #184]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	604b      	str	r3, [r1, #4]
 8004c4e:	e006      	b.n	8004c5e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004c50:	492b      	ldr	r1, [pc, #172]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c52:	4b2b      	ldr	r3, [pc, #172]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d006      	beq.n	8004c78 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004c6a:	4925      	ldr	r1, [pc, #148]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c6c:	4b24      	ldr	r3, [pc, #144]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c6e:	689a      	ldr	r2, [r3, #8]
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	608b      	str	r3, [r1, #8]
 8004c76:	e006      	b.n	8004c86 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004c78:	4921      	ldr	r1, [pc, #132]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c7a:	4b21      	ldr	r3, [pc, #132]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c7c:	689a      	ldr	r2, [r3, #8]
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	43db      	mvns	r3, r3
 8004c82:	4013      	ands	r3, r2
 8004c84:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d006      	beq.n	8004ca0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004c92:	491b      	ldr	r1, [pc, #108]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c94:	4b1a      	ldr	r3, [pc, #104]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	60cb      	str	r3, [r1, #12]
 8004c9e:	e006      	b.n	8004cae <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004ca0:	4917      	ldr	r1, [pc, #92]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004ca2:	4b17      	ldr	r3, [pc, #92]	; (8004d00 <HAL_GPIO_Init+0x2b0>)
 8004ca4:	68da      	ldr	r2, [r3, #12]
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	43db      	mvns	r3, r3
 8004caa:	4013      	ands	r3, r2
 8004cac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cba:	fa22 f303 	lsr.w	r3, r2, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f47f aed0 	bne.w	8004a64 <HAL_GPIO_Init+0x14>
  }
}
 8004cc4:	bf00      	nop
 8004cc6:	372c      	adds	r7, #44	; 0x2c
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bc80      	pop	{r7}
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	10210000 	.word	0x10210000
 8004cd4:	10110000 	.word	0x10110000
 8004cd8:	10120000 	.word	0x10120000
 8004cdc:	10310000 	.word	0x10310000
 8004ce0:	10320000 	.word	0x10320000
 8004ce4:	10220000 	.word	0x10220000
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	40010000 	.word	0x40010000
 8004cf0:	40010800 	.word	0x40010800
 8004cf4:	40010c00 	.word	0x40010c00
 8004cf8:	40011000 	.word	0x40011000
 8004cfc:	40011400 	.word	0x40011400
 8004d00:	40010400 	.word	0x40010400

08004d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	887b      	ldrh	r3, [r7, #2]
 8004d16:	4013      	ands	r3, r2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d002      	beq.n	8004d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	73fb      	strb	r3, [r7, #15]
 8004d20:	e001      	b.n	8004d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d22:	2300      	movs	r3, #0
 8004d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr

08004d32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b083      	sub	sp, #12
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	807b      	strh	r3, [r7, #2]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d42:	787b      	ldrb	r3, [r7, #1]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d48:	887a      	ldrh	r2, [r7, #2]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004d4e:	e003      	b.n	8004d58 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004d50:	887b      	ldrh	r3, [r7, #2]
 8004d52:	041a      	lsls	r2, r3, #16
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	611a      	str	r2, [r3, #16]
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bc80      	pop	{r7}
 8004d60:	4770      	bx	lr
	...

08004d64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d64:	b590      	push	{r4, r7, lr}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e11f      	b.n	8004fb6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d106      	bne.n	8004d90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fe fb9a 	bl	80034c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2224      	movs	r2, #36	; 0x24
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	6812      	ldr	r2, [r2, #0]
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	f022 0201 	bic.w	r2, r2, #1
 8004da6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6812      	ldr	r2, [r2, #0]
 8004db0:	6812      	ldr	r2, [r2, #0]
 8004db2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004db6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	6812      	ldr	r2, [r2, #0]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004dc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004dc8:	f001 fd0c 	bl	80067e4 <HAL_RCC_GetPCLK1Freq>
 8004dcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	4a7b      	ldr	r2, [pc, #492]	; (8004fc0 <HAL_I2C_Init+0x25c>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d807      	bhi.n	8004de8 <HAL_I2C_Init+0x84>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	4a7a      	ldr	r2, [pc, #488]	; (8004fc4 <HAL_I2C_Init+0x260>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	bf94      	ite	ls
 8004de0:	2301      	movls	r3, #1
 8004de2:	2300      	movhi	r3, #0
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	e006      	b.n	8004df6 <HAL_I2C_Init+0x92>
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	4a77      	ldr	r2, [pc, #476]	; (8004fc8 <HAL_I2C_Init+0x264>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	bf94      	ite	ls
 8004df0:	2301      	movls	r3, #1
 8004df2:	2300      	movhi	r3, #0
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d001      	beq.n	8004dfe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e0db      	b.n	8004fb6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	4a72      	ldr	r2, [pc, #456]	; (8004fcc <HAL_I2C_Init+0x268>)
 8004e02:	fba2 2303 	umull	r2, r3, r2, r3
 8004e06:	0c9b      	lsrs	r3, r3, #18
 8004e08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	6812      	ldr	r2, [r2, #0]
 8004e12:	6852      	ldr	r2, [r2, #4]
 8004e14:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	4863      	ldr	r0, [pc, #396]	; (8004fc0 <HAL_I2C_Init+0x25c>)
 8004e32:	4283      	cmp	r3, r0
 8004e34:	d802      	bhi.n	8004e3c <HAL_I2C_Init+0xd8>
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	e009      	b.n	8004e50 <HAL_I2C_Init+0xec>
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004e42:	fb00 f303 	mul.w	r3, r0, r3
 8004e46:	4862      	ldr	r0, [pc, #392]	; (8004fd0 <HAL_I2C_Init+0x26c>)
 8004e48:	fba0 0303 	umull	r0, r3, r0, r3
 8004e4c:	099b      	lsrs	r3, r3, #6
 8004e4e:	3301      	adds	r3, #1
 8004e50:	430b      	orrs	r3, r1
 8004e52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6818      	ldr	r0, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	69db      	ldr	r3, [r3, #28]
 8004e5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004e62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	4955      	ldr	r1, [pc, #340]	; (8004fc0 <HAL_I2C_Init+0x25c>)
 8004e6c:	428b      	cmp	r3, r1
 8004e6e:	d80d      	bhi.n	8004e8c <HAL_I2C_Init+0x128>
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	1e59      	subs	r1, r3, #1
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e7e:	3301      	adds	r3, #1
 8004e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	bf38      	it	cc
 8004e88:	2304      	movcc	r3, #4
 8004e8a:	e04f      	b.n	8004f2c <HAL_I2C_Init+0x1c8>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d111      	bne.n	8004eb8 <HAL_I2C_Init+0x154>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	1e5c      	subs	r4, r3, #1
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6859      	ldr	r1, [r3, #4]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	005b      	lsls	r3, r3, #1
 8004ea0:	440b      	add	r3, r1
 8004ea2:	fbb4 f3f3 	udiv	r3, r4, r3
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	bf0c      	ite	eq
 8004eb0:	2301      	moveq	r3, #1
 8004eb2:	2300      	movne	r3, #0
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	e012      	b.n	8004ede <HAL_I2C_Init+0x17a>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	1e5c      	subs	r4, r3, #1
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6859      	ldr	r1, [r3, #4]
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	0099      	lsls	r1, r3, #2
 8004ec8:	440b      	add	r3, r1
 8004eca:	fbb4 f3f3 	udiv	r3, r4, r3
 8004ece:	3301      	adds	r3, #1
 8004ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	bf0c      	ite	eq
 8004ed8:	2301      	moveq	r3, #1
 8004eda:	2300      	movne	r3, #0
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <HAL_I2C_Init+0x182>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e022      	b.n	8004f2c <HAL_I2C_Init+0x1c8>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10e      	bne.n	8004f0c <HAL_I2C_Init+0x1a8>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	1e5c      	subs	r4, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6859      	ldr	r1, [r3, #4]
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	005b      	lsls	r3, r3, #1
 8004efa:	440b      	add	r3, r1
 8004efc:	fbb4 f3f3 	udiv	r3, r4, r3
 8004f00:	3301      	adds	r3, #1
 8004f02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f0a:	e00f      	b.n	8004f2c <HAL_I2C_Init+0x1c8>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	1e5c      	subs	r4, r3, #1
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6859      	ldr	r1, [r3, #4]
 8004f14:	460b      	mov	r3, r1
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	440b      	add	r3, r1
 8004f1a:	0099      	lsls	r1, r3, #2
 8004f1c:	440b      	add	r3, r1
 8004f1e:	fbb4 f3f3 	udiv	r3, r4, r3
 8004f22:	3301      	adds	r3, #1
 8004f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	6812      	ldr	r2, [r2, #0]
 8004f3a:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	69d0      	ldr	r0, [r2, #28]
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6a12      	ldr	r2, [r2, #32]
 8004f46:	4302      	orrs	r2, r0
 8004f48:	430a      	orrs	r2, r1
 8004f4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004f5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004f5e:	6879      	ldr	r1, [r7, #4]
 8004f60:	6908      	ldr	r0, [r1, #16]
 8004f62:	6879      	ldr	r1, [r7, #4]
 8004f64:	68c9      	ldr	r1, [r1, #12]
 8004f66:	4301      	orrs	r1, r0
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6812      	ldr	r2, [r2, #0]
 8004f74:	68d2      	ldr	r2, [r2, #12]
 8004f76:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6950      	ldr	r0, [r2, #20]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6992      	ldr	r2, [r2, #24]
 8004f82:	4302      	orrs	r2, r0
 8004f84:	430a      	orrs	r2, r1
 8004f86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6812      	ldr	r2, [r2, #0]
 8004f90:	6812      	ldr	r2, [r2, #0]
 8004f92:	f042 0201 	orr.w	r2, r2, #1
 8004f96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd90      	pop	{r4, r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	000186a0 	.word	0x000186a0
 8004fc4:	001e847f 	.word	0x001e847f
 8004fc8:	003d08ff 	.word	0x003d08ff
 8004fcc:	431bde83 	.word	0x431bde83
 8004fd0:	10624dd3 	.word	0x10624dd3

08004fd4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b088      	sub	sp, #32
 8004fd8:	af02      	add	r7, sp, #8
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	4608      	mov	r0, r1
 8004fde:	4611      	mov	r1, r2
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	817b      	strh	r3, [r7, #10]
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	813b      	strh	r3, [r7, #8]
 8004fea:	4613      	mov	r3, r2
 8004fec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fee:	f7fe fcc9 	bl	8003984 <HAL_GetTick>
 8004ff2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b20      	cmp	r3, #32
 8004ffe:	f040 80d9 	bne.w	80051b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	2319      	movs	r3, #25
 8005008:	2201      	movs	r2, #1
 800500a:	496d      	ldr	r1, [pc, #436]	; (80051c0 <HAL_I2C_Mem_Write+0x1ec>)
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f000 fde7 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d001      	beq.n	800501c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005018:	2302      	movs	r3, #2
 800501a:	e0cc      	b.n	80051b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005022:	2b01      	cmp	r3, #1
 8005024:	d101      	bne.n	800502a <HAL_I2C_Mem_Write+0x56>
 8005026:	2302      	movs	r3, #2
 8005028:	e0c5      	b.n	80051b6 <HAL_I2C_Mem_Write+0x1e2>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2201      	movs	r2, #1
 800502e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	2b01      	cmp	r3, #1
 800503e:	d007      	beq.n	8005050 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	6812      	ldr	r2, [r2, #0]
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	f042 0201 	orr.w	r2, r2, #1
 800504e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	6812      	ldr	r2, [r2, #0]
 8005058:	6812      	ldr	r2, [r2, #0]
 800505a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800505e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2221      	movs	r2, #33	; 0x21
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2240      	movs	r2, #64	; 0x40
 800506c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a3a      	ldr	r2, [r7, #32]
 800507a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005080:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005086:	b29a      	uxth	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	4a4d      	ldr	r2, [pc, #308]	; (80051c4 <HAL_I2C_Mem_Write+0x1f0>)
 8005090:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005092:	88f8      	ldrh	r0, [r7, #6]
 8005094:	893a      	ldrh	r2, [r7, #8]
 8005096:	8979      	ldrh	r1, [r7, #10]
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	9301      	str	r3, [sp, #4]
 800509c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509e:	9300      	str	r3, [sp, #0]
 80050a0:	4603      	mov	r3, r0
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 fc20 	bl	80058e8 <I2C_RequestMemoryWrite>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d052      	beq.n	8005154 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e081      	b.n	80051b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 fe68 	bl	8005d8c <I2C_WaitOnTXEFlagUntilTimeout>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00d      	beq.n	80050de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	d107      	bne.n	80050da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	6812      	ldr	r2, [r2, #0]
 80050d2:	6812      	ldr	r2, [r2, #0]
 80050d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e06b      	b.n	80051b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80050e6:	7812      	ldrb	r2, [r2, #0]
 80050e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	695b      	ldr	r3, [r3, #20]
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	2b04      	cmp	r3, #4
 800511a:	d11b      	bne.n	8005154 <HAL_I2C_Mem_Write+0x180>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005120:	2b00      	cmp	r3, #0
 8005122:	d017      	beq.n	8005154 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800512c:	7812      	ldrb	r2, [r2, #0]
 800512e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005134:	1c5a      	adds	r2, r3, #1
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800513e:	3b01      	subs	r3, #1
 8005140:	b29a      	uxth	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514a:	b29b      	uxth	r3, r3
 800514c:	3b01      	subs	r3, #1
 800514e:	b29a      	uxth	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1aa      	bne.n	80050b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800515c:	697a      	ldr	r2, [r7, #20]
 800515e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 fe54 	bl	8005e0e <I2C_WaitOnBTFFlagUntilTimeout>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00d      	beq.n	8005188 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005170:	2b04      	cmp	r3, #4
 8005172:	d107      	bne.n	8005184 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	6812      	ldr	r2, [r2, #0]
 800517c:	6812      	ldr	r2, [r2, #0]
 800517e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005182:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e016      	b.n	80051b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	6812      	ldr	r2, [r2, #0]
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2220      	movs	r2, #32
 800519c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80051b0:	2300      	movs	r3, #0
 80051b2:	e000      	b.n	80051b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80051b4:	2302      	movs	r3, #2
  }
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3718      	adds	r7, #24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	00100002 	.word	0x00100002
 80051c4:	ffff0000 	.word	0xffff0000

080051c8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b08c      	sub	sp, #48	; 0x30
 80051cc:	af02      	add	r7, sp, #8
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	4608      	mov	r0, r1
 80051d2:	4611      	mov	r1, r2
 80051d4:	461a      	mov	r2, r3
 80051d6:	4603      	mov	r3, r0
 80051d8:	817b      	strh	r3, [r7, #10]
 80051da:	460b      	mov	r3, r1
 80051dc:	813b      	strh	r3, [r7, #8]
 80051de:	4613      	mov	r3, r2
 80051e0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80051e2:	2300      	movs	r3, #0
 80051e4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051e6:	f7fe fbcd 	bl	8003984 <HAL_GetTick>
 80051ea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b20      	cmp	r3, #32
 80051f6:	f040 823d 	bne.w	8005674 <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	2319      	movs	r3, #25
 8005200:	2201      	movs	r2, #1
 8005202:	4981      	ldr	r1, [pc, #516]	; (8005408 <HAL_I2C_Mem_Read+0x240>)
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 fceb 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8005210:	2302      	movs	r3, #2
 8005212:	e230      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800521a:	2b01      	cmp	r3, #1
 800521c:	d101      	bne.n	8005222 <HAL_I2C_Mem_Read+0x5a>
 800521e:	2302      	movs	r3, #2
 8005220:	e229      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0301 	and.w	r3, r3, #1
 8005234:	2b01      	cmp	r3, #1
 8005236:	d007      	beq.n	8005248 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	6812      	ldr	r2, [r2, #0]
 8005240:	6812      	ldr	r2, [r2, #0]
 8005242:	f042 0201 	orr.w	r2, r2, #1
 8005246:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	6812      	ldr	r2, [r2, #0]
 8005250:	6812      	ldr	r2, [r2, #0]
 8005252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005256:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2222      	movs	r2, #34	; 0x22
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2240      	movs	r2, #64	; 0x40
 8005264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005272:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005278:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527e:	b29a      	uxth	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4a61      	ldr	r2, [pc, #388]	; (800540c <HAL_I2C_Mem_Read+0x244>)
 8005288:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800528a:	88f8      	ldrh	r0, [r7, #6]
 800528c:	893a      	ldrh	r2, [r7, #8]
 800528e:	8979      	ldrh	r1, [r7, #10]
 8005290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005292:	9301      	str	r3, [sp, #4]
 8005294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	4603      	mov	r3, r0
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 fbb8 	bl	8005a10 <I2C_RequestMemoryRead>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e1e5      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d113      	bne.n	80052da <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b2:	2300      	movs	r3, #0
 80052b4:	61fb      	str	r3, [r7, #28]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	61fb      	str	r3, [r7, #28]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	61fb      	str	r3, [r7, #28]
 80052c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	6812      	ldr	r2, [r2, #0]
 80052d0:	6812      	ldr	r2, [r2, #0]
 80052d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052d6:	601a      	str	r2, [r3, #0]
 80052d8:	e1b9      	b.n	800564e <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d11d      	bne.n	800531e <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	6812      	ldr	r2, [r2, #0]
 80052ea:	6812      	ldr	r2, [r2, #0]
 80052ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052f4:	2300      	movs	r3, #0
 80052f6:	61bb      	str	r3, [r7, #24]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	61bb      	str	r3, [r7, #24]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	61bb      	str	r3, [r7, #24]
 8005308:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	6812      	ldr	r2, [r2, #0]
 8005312:	6812      	ldr	r2, [r2, #0]
 8005314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005318:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800531a:	b662      	cpsie	i
 800531c:	e197      	b.n	800564e <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005322:	2b02      	cmp	r3, #2
 8005324:	d11d      	bne.n	8005362 <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	6812      	ldr	r2, [r2, #0]
 800532e:	6812      	ldr	r2, [r2, #0]
 8005330:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005334:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005336:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005338:	2300      	movs	r3, #0
 800533a:	617b      	str	r3, [r7, #20]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	617b      	str	r3, [r7, #20]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	6812      	ldr	r2, [r2, #0]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800535c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800535e:	b662      	cpsie	i
 8005360:	e175      	b.n	800564e <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	6812      	ldr	r2, [r2, #0]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005370:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005372:	2300      	movs	r3, #0
 8005374:	613b      	str	r3, [r7, #16]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	613b      	str	r3, [r7, #16]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	613b      	str	r3, [r7, #16]
 8005386:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005388:	e161      	b.n	800564e <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800538e:	2b03      	cmp	r3, #3
 8005390:	f200 811a 	bhi.w	80055c8 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005398:	2b01      	cmp	r3, #1
 800539a:	d123      	bne.n	80053e4 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800539c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800539e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 fd75 	bl	8005e90 <I2C_WaitOnRXNEFlagUntilTimeout>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e162      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	6812      	ldr	r2, [r2, #0]
 80053b8:	6912      	ldr	r2, [r2, #16]
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c2:	1c5a      	adds	r2, r3, #1
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053cc:	3b01      	subs	r3, #1
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d8:	b29b      	uxth	r3, r3
 80053da:	3b01      	subs	r3, #1
 80053dc:	b29a      	uxth	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053e2:	e134      	b.n	800564e <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d150      	bne.n	800548e <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	9300      	str	r3, [sp, #0]
 80053f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053f2:	2200      	movs	r2, #0
 80053f4:	4906      	ldr	r1, [pc, #24]	; (8005410 <HAL_I2C_Mem_Read+0x248>)
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f000 fbf2 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d008      	beq.n	8005414 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e137      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
 8005406:	bf00      	nop
 8005408:	00100002 	.word	0x00100002
 800540c:	ffff0000 	.word	0xffff0000
 8005410:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005414:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	6812      	ldr	r2, [r2, #0]
 800541e:	6812      	ldr	r2, [r2, #0]
 8005420:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005424:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	6812      	ldr	r2, [r2, #0]
 800542e:	6912      	ldr	r2, [r2, #16]
 8005430:	b2d2      	uxtb	r2, r2
 8005432:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005442:	3b01      	subs	r3, #1
 8005444:	b29a      	uxth	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800544e:	b29b      	uxth	r3, r3
 8005450:	3b01      	subs	r3, #1
 8005452:	b29a      	uxth	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005458:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	6812      	ldr	r2, [r2, #0]
 8005462:	6912      	ldr	r2, [r2, #16]
 8005464:	b2d2      	uxtb	r2, r2
 8005466:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546c:	1c5a      	adds	r2, r3, #1
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005476:	3b01      	subs	r3, #1
 8005478:	b29a      	uxth	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005482:	b29b      	uxth	r3, r3
 8005484:	3b01      	subs	r3, #1
 8005486:	b29a      	uxth	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800548c:	e0df      	b.n	800564e <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800548e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005490:	9300      	str	r3, [sp, #0]
 8005492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005494:	2200      	movs	r2, #0
 8005496:	497a      	ldr	r1, [pc, #488]	; (8005680 <HAL_I2C_Mem_Read+0x4b8>)
 8005498:	68f8      	ldr	r0, [r7, #12]
 800549a:	f000 fba1 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e0e6      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	6812      	ldr	r2, [r2, #0]
 80054b0:	6812      	ldr	r2, [r2, #0]
 80054b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80054b8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	6912      	ldr	r2, [r2, #16]
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054cc:	1c5a      	adds	r2, r3, #1
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d6:	3b01      	subs	r3, #1
 80054d8:	b29a      	uxth	r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	3b01      	subs	r3, #1
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80054ec:	4b65      	ldr	r3, [pc, #404]	; (8005684 <HAL_I2C_Mem_Read+0x4bc>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	08db      	lsrs	r3, r3, #3
 80054f2:	4a65      	ldr	r2, [pc, #404]	; (8005688 <HAL_I2C_Mem_Read+0x4c0>)
 80054f4:	fba2 2303 	umull	r2, r3, r2, r3
 80054f8:	0a1a      	lsrs	r2, r3, #8
 80054fa:	4613      	mov	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4413      	add	r3, r2
 8005500:	00da      	lsls	r2, r3, #3
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005506:	6a3b      	ldr	r3, [r7, #32]
 8005508:	3b01      	subs	r3, #1
 800550a:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d117      	bne.n	8005542 <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2220      	movs	r2, #32
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552c:	f043 0220 	orr.w	r2, r3, #32
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005534:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e099      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b04      	cmp	r3, #4
 800554e:	d1da      	bne.n	8005506 <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	6812      	ldr	r2, [r2, #0]
 8005558:	6812      	ldr	r2, [r2, #0]
 800555a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800555e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	6812      	ldr	r2, [r2, #0]
 8005568:	6912      	ldr	r2, [r2, #16]
 800556a:	b2d2      	uxtb	r2, r2
 800556c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005572:	1c5a      	adds	r2, r3, #1
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800557c:	3b01      	subs	r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005588:	b29b      	uxth	r3, r3
 800558a:	3b01      	subs	r3, #1
 800558c:	b29a      	uxth	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005592:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	6912      	ldr	r2, [r2, #16]
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a6:	1c5a      	adds	r2, r3, #1
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055c6:	e042      	b.n	800564e <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055cc:	68f8      	ldr	r0, [r7, #12]
 80055ce:	f000 fc5f 	bl	8005e90 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d001      	beq.n	80055dc <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e04c      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	6912      	ldr	r2, [r2, #16]
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	f003 0304 	and.w	r3, r3, #4
 8005618:	2b04      	cmp	r3, #4
 800561a:	d118      	bne.n	800564e <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005620:	68fa      	ldr	r2, [r7, #12]
 8005622:	6812      	ldr	r2, [r2, #0]
 8005624:	6912      	ldr	r2, [r2, #16]
 8005626:	b2d2      	uxtb	r2, r2
 8005628:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005638:	3b01      	subs	r3, #1
 800563a:	b29a      	uxth	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005644:	b29b      	uxth	r3, r3
 8005646:	3b01      	subs	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005652:	2b00      	cmp	r3, #0
 8005654:	f47f ae99 	bne.w	800538a <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	e000      	b.n	8005676 <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 8005674:	2302      	movs	r3, #2
  }
}
 8005676:	4618      	mov	r0, r3
 8005678:	3728      	adds	r7, #40	; 0x28
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	00010004 	.word	0x00010004
 8005684:	20000000 	.word	0x20000000
 8005688:	14f8b589 	.word	0x14f8b589

0800568c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b08a      	sub	sp, #40	; 0x28
 8005690:	af02      	add	r7, sp, #8
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	607a      	str	r2, [r7, #4]
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	460b      	mov	r3, r1
 800569a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800569c:	f7fe f972 	bl	8003984 <HAL_GetTick>
 80056a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80056a2:	2301      	movs	r3, #1
 80056a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	2b20      	cmp	r3, #32
 80056b0:	f040 8110 	bne.w	80058d4 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	9300      	str	r3, [sp, #0]
 80056b8:	2319      	movs	r3, #25
 80056ba:	2201      	movs	r2, #1
 80056bc:	4988      	ldr	r1, [pc, #544]	; (80058e0 <HAL_I2C_IsDeviceReady+0x254>)
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 fa8e 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80056ca:	2302      	movs	r3, #2
 80056cc:	e103      	b.n	80058d6 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_I2C_IsDeviceReady+0x50>
 80056d8:	2302      	movs	r3, #2
 80056da:	e0fc      	b.n	80058d6 <HAL_I2C_IsDeviceReady+0x24a>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d007      	beq.n	8005702 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	6812      	ldr	r2, [r2, #0]
 80056fa:	6812      	ldr	r2, [r2, #0]
 80056fc:	f042 0201 	orr.w	r2, r2, #1
 8005700:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68fa      	ldr	r2, [r7, #12]
 8005708:	6812      	ldr	r2, [r2, #0]
 800570a:	6812      	ldr	r2, [r2, #0]
 800570c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005710:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2224      	movs	r2, #36	; 0x24
 8005716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4a70      	ldr	r2, [pc, #448]	; (80058e4 <HAL_I2C_IsDeviceReady+0x258>)
 8005724:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	6812      	ldr	r2, [r2, #0]
 800572e:	6812      	ldr	r2, [r2, #0]
 8005730:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005734:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	2200      	movs	r2, #0
 800573e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f000 fa4c 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00d      	beq.n	800576a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005758:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800575c:	d103      	bne.n	8005766 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005764:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e0b5      	b.n	80058d6 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	897a      	ldrh	r2, [r7, #10]
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005776:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005778:	f7fe f904 	bl	8003984 <HAL_GetTick>
 800577c:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b02      	cmp	r3, #2
 800578a:	bf0c      	ite	eq
 800578c:	2301      	moveq	r3, #1
 800578e:	2300      	movne	r3, #0
 8005790:	b2db      	uxtb	r3, r3
 8005792:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800579e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057a2:	bf0c      	ite	eq
 80057a4:	2301      	moveq	r3, #1
 80057a6:	2300      	movne	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80057ac:	e025      	b.n	80057fa <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057ae:	f7fe f8e9 	bl	8003984 <HAL_GetTick>
 80057b2:	4602      	mov	r2, r0
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	1ad2      	subs	r2, r2, r3
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d802      	bhi.n	80057c4 <HAL_I2C_IsDeviceReady+0x138>
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d103      	bne.n	80057cc <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	22a0      	movs	r2, #160	; 0xa0
 80057c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	bf0c      	ite	eq
 80057da:	2301      	moveq	r3, #1
 80057dc:	2300      	movne	r3, #0
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	695b      	ldr	r3, [r3, #20]
 80057e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057f0:	bf0c      	ite	eq
 80057f2:	2301      	moveq	r3, #1
 80057f4:	2300      	movne	r3, #0
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2ba0      	cmp	r3, #160	; 0xa0
 8005804:	d005      	beq.n	8005812 <HAL_I2C_IsDeviceReady+0x186>
 8005806:	7dfb      	ldrb	r3, [r7, #23]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d102      	bne.n	8005812 <HAL_I2C_IsDeviceReady+0x186>
 800580c:	7dbb      	ldrb	r3, [r7, #22]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d0cd      	beq.n	80057ae <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2220      	movs	r2, #32
 8005816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	f003 0302 	and.w	r3, r3, #2
 8005824:	2b02      	cmp	r3, #2
 8005826:	d129      	bne.n	800587c <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	6812      	ldr	r2, [r2, #0]
 8005830:	6812      	ldr	r2, [r2, #0]
 8005832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005836:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005838:	2300      	movs	r3, #0
 800583a:	613b      	str	r3, [r7, #16]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	613b      	str	r3, [r7, #16]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	613b      	str	r3, [r7, #16]
 800584c:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	2319      	movs	r3, #25
 8005854:	2201      	movs	r2, #1
 8005856:	4922      	ldr	r1, [pc, #136]	; (80058e0 <HAL_I2C_IsDeviceReady+0x254>)
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 f9c1 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e036      	b.n	80058d6 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2220      	movs	r2, #32
 800586c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005878:	2300      	movs	r3, #0
 800587a:	e02c      	b.n	80058d6 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	6812      	ldr	r2, [r2, #0]
 8005884:	6812      	ldr	r2, [r2, #0]
 8005886:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800588a:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005894:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	2319      	movs	r3, #25
 800589c:	2201      	movs	r2, #1
 800589e:	4910      	ldr	r1, [pc, #64]	; (80058e0 <HAL_I2C_IsDeviceReady+0x254>)
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	f000 f99d 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d001      	beq.n	80058b0 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e012      	b.n	80058d6 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	3301      	adds	r3, #1
 80058b4:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	f4ff af33 	bcc.w	8005726 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2220      	movs	r2, #32
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e000      	b.n	80058d6 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 80058d4:	2302      	movs	r3, #2
  }
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3720      	adds	r7, #32
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	00100002 	.word	0x00100002
 80058e4:	ffff0000 	.word	0xffff0000

080058e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af02      	add	r7, sp, #8
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	4608      	mov	r0, r1
 80058f2:	4611      	mov	r1, r2
 80058f4:	461a      	mov	r2, r3
 80058f6:	4603      	mov	r3, r0
 80058f8:	817b      	strh	r3, [r7, #10]
 80058fa:	460b      	mov	r3, r1
 80058fc:	813b      	strh	r3, [r7, #8]
 80058fe:	4613      	mov	r3, r2
 8005900:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	6812      	ldr	r2, [r2, #0]
 800590a:	6812      	ldr	r2, [r2, #0]
 800590c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005910:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005914:	9300      	str	r3, [sp, #0]
 8005916:	6a3b      	ldr	r3, [r7, #32]
 8005918:	2200      	movs	r2, #0
 800591a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800591e:	68f8      	ldr	r0, [r7, #12]
 8005920:	f000 f95e 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00d      	beq.n	8005946 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005934:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005938:	d103      	bne.n	8005942 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005940:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e05e      	b.n	8005a04 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	897a      	ldrh	r2, [r7, #10]
 800594c:	b2d2      	uxtb	r2, r2
 800594e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005952:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	6a3a      	ldr	r2, [r7, #32]
 8005958:	492c      	ldr	r1, [pc, #176]	; (8005a0c <I2C_RequestMemoryWrite+0x124>)
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f997 	bl	8005c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d001      	beq.n	800596a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e04c      	b.n	8005a04 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800596a:	2300      	movs	r3, #0
 800596c:	617b      	str	r3, [r7, #20]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	617b      	str	r3, [r7, #20]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	617b      	str	r3, [r7, #20]
 800597e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005982:	6a39      	ldr	r1, [r7, #32]
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f000 fa01 	bl	8005d8c <I2C_WaitOnTXEFlagUntilTimeout>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00d      	beq.n	80059ac <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005994:	2b04      	cmp	r3, #4
 8005996:	d107      	bne.n	80059a8 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	6812      	ldr	r2, [r2, #0]
 80059a0:	6812      	ldr	r2, [r2, #0]
 80059a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e02b      	b.n	8005a04 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059ac:	88fb      	ldrh	r3, [r7, #6]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d105      	bne.n	80059be <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	893a      	ldrh	r2, [r7, #8]
 80059b8:	b2d2      	uxtb	r2, r2
 80059ba:	611a      	str	r2, [r3, #16]
 80059bc:	e021      	b.n	8005a02 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	893a      	ldrh	r2, [r7, #8]
 80059c4:	0a12      	lsrs	r2, r2, #8
 80059c6:	b292      	uxth	r2, r2
 80059c8:	b2d2      	uxtb	r2, r2
 80059ca:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059ce:	6a39      	ldr	r1, [r7, #32]
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f000 f9db 	bl	8005d8c <I2C_WaitOnTXEFlagUntilTimeout>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00d      	beq.n	80059f8 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e0:	2b04      	cmp	r3, #4
 80059e2:	d107      	bne.n	80059f4 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	6812      	ldr	r2, [r2, #0]
 80059ec:	6812      	ldr	r2, [r2, #0]
 80059ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e005      	b.n	8005a04 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	893a      	ldrh	r2, [r7, #8]
 80059fe:	b2d2      	uxtb	r2, r2
 8005a00:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	00010002 	.word	0x00010002

08005a10 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b088      	sub	sp, #32
 8005a14:	af02      	add	r7, sp, #8
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	4608      	mov	r0, r1
 8005a1a:	4611      	mov	r1, r2
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	4603      	mov	r3, r0
 8005a20:	817b      	strh	r3, [r7, #10]
 8005a22:	460b      	mov	r3, r1
 8005a24:	813b      	strh	r3, [r7, #8]
 8005a26:	4613      	mov	r3, r2
 8005a28:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	6812      	ldr	r2, [r2, #0]
 8005a32:	6812      	ldr	r2, [r2, #0]
 8005a34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a38:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	6812      	ldr	r2, [r2, #0]
 8005a42:	6812      	ldr	r2, [r2, #0]
 8005a44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4c:	9300      	str	r3, [sp, #0]
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f000 f8c2 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00d      	beq.n	8005a7e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a70:	d103      	bne.n	8005a7a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a78:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e0a9      	b.n	8005bd2 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	897a      	ldrh	r2, [r7, #10]
 8005a84:	b2d2      	uxtb	r2, r2
 8005a86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a8a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8e:	6a3a      	ldr	r2, [r7, #32]
 8005a90:	4952      	ldr	r1, [pc, #328]	; (8005bdc <I2C_RequestMemoryRead+0x1cc>)
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 f8fb 	bl	8005c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e097      	b.n	8005bd2 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	617b      	str	r3, [r7, #20]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	617b      	str	r3, [r7, #20]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	617b      	str	r3, [r7, #20]
 8005ab6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aba:	6a39      	ldr	r1, [r7, #32]
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f965 	bl	8005d8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00d      	beq.n	8005ae4 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d107      	bne.n	8005ae0 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	6812      	ldr	r2, [r2, #0]
 8005ad8:	6812      	ldr	r2, [r2, #0]
 8005ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ade:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e076      	b.n	8005bd2 <I2C_RequestMemoryRead+0x1c2>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ae4:	88fb      	ldrh	r3, [r7, #6]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d105      	bne.n	8005af6 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	893a      	ldrh	r2, [r7, #8]
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	611a      	str	r2, [r3, #16]
 8005af4:	e021      	b.n	8005b3a <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	893a      	ldrh	r2, [r7, #8]
 8005afc:	0a12      	lsrs	r2, r2, #8
 8005afe:	b292      	uxth	r2, r2
 8005b00:	b2d2      	uxtb	r2, r2
 8005b02:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b06:	6a39      	ldr	r1, [r7, #32]
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 f93f 	bl	8005d8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00d      	beq.n	8005b30 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d107      	bne.n	8005b2c <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	6812      	ldr	r2, [r2, #0]
 8005b24:	6812      	ldr	r2, [r2, #0]
 8005b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e050      	b.n	8005bd2 <I2C_RequestMemoryRead+0x1c2>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	893a      	ldrh	r2, [r7, #8]
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b3c:	6a39      	ldr	r1, [r7, #32]
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f924 	bl	8005d8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00d      	beq.n	8005b66 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	2b04      	cmp	r3, #4
 8005b50:	d107      	bne.n	8005b62 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	6812      	ldr	r2, [r2, #0]
 8005b5a:	6812      	ldr	r2, [r2, #0]
 8005b5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e035      	b.n	8005bd2 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68fa      	ldr	r2, [r7, #12]
 8005b6c:	6812      	ldr	r2, [r2, #0]
 8005b6e:	6812      	ldr	r2, [r2, #0]
 8005b70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f000 f82c 	bl	8005be0 <I2C_WaitOnFlagUntilTimeout>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00d      	beq.n	8005baa <I2C_RequestMemoryRead+0x19a>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b9c:	d103      	bne.n	8005ba6 <I2C_RequestMemoryRead+0x196>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ba4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e013      	b.n	8005bd2 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	897a      	ldrh	r2, [r7, #10]
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	f042 0201 	orr.w	r2, r2, #1
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbc:	6a3a      	ldr	r2, [r7, #32]
 8005bbe:	4907      	ldr	r1, [pc, #28]	; (8005bdc <I2C_RequestMemoryRead+0x1cc>)
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f000 f864 	bl	8005c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <I2C_RequestMemoryRead+0x1c0>
  {
    return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e000      	b.n	8005bd2 <I2C_RequestMemoryRead+0x1c2>
  }

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	00010002 	.word	0x00010002

08005be0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	603b      	str	r3, [r7, #0]
 8005bec:	4613      	mov	r3, r2
 8005bee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bf0:	e025      	b.n	8005c3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf8:	d021      	beq.n	8005c3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bfa:	f7fd fec3 	bl	8003984 <HAL_GetTick>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	1ad2      	subs	r2, r2, r3
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d802      	bhi.n	8005c10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d116      	bne.n	8005c3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2220      	movs	r2, #32
 8005c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2a:	f043 0220 	orr.w	r2, r3, #32
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e023      	b.n	8005c86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	0c1b      	lsrs	r3, r3, #16
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d10d      	bne.n	8005c64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	43da      	mvns	r2, r3
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	4013      	ands	r3, r2
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	bf0c      	ite	eq
 8005c5a:	2301      	moveq	r3, #1
 8005c5c:	2300      	movne	r3, #0
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	461a      	mov	r2, r3
 8005c62:	e00c      	b.n	8005c7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	43da      	mvns	r2, r3
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	4013      	ands	r3, r2
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	bf0c      	ite	eq
 8005c76:	2301      	moveq	r3, #1
 8005c78:	2300      	movne	r3, #0
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	79fb      	ldrb	r3, [r7, #7]
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d0b6      	beq.n	8005bf2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b084      	sub	sp, #16
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	607a      	str	r2, [r7, #4]
 8005c9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c9c:	e051      	b.n	8005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cac:	d123      	bne.n	8005cf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	6812      	ldr	r2, [r2, #0]
 8005cb6:	6812      	ldr	r2, [r2, #0]
 8005cb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce2:	f043 0204 	orr.w	r2, r3, #4
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e046      	b.n	8005d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfc:	d021      	beq.n	8005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cfe:	f7fd fe41 	bl	8003984 <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	1ad2      	subs	r2, r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d802      	bhi.n	8005d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d116      	bne.n	8005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2e:	f043 0220 	orr.w	r2, r3, #32
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e020      	b.n	8005d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	0c1b      	lsrs	r3, r3, #16
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d10c      	bne.n	8005d66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	43da      	mvns	r2, r3
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	4013      	ands	r3, r2
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	bf14      	ite	ne
 8005d5e:	2301      	movne	r3, #1
 8005d60:	2300      	moveq	r3, #0
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	e00b      	b.n	8005d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	43da      	mvns	r2, r3
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	4013      	ands	r3, r2
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	bf14      	ite	ne
 8005d78:	2301      	movne	r3, #1
 8005d7a:	2300      	moveq	r3, #0
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d18d      	bne.n	8005c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d98:	e02d      	b.n	8005df6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f000 f8ce 	bl	8005f3c <I2C_IsAcknowledgeFailed>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e02d      	b.n	8005e06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db0:	d021      	beq.n	8005df6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005db2:	f7fd fde7 	bl	8003984 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	1ad2      	subs	r2, r2, r3
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d802      	bhi.n	8005dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d116      	bne.n	8005df6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	f043 0220 	orr.w	r2, r3, #32
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e007      	b.n	8005e06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e00:	2b80      	cmp	r3, #128	; 0x80
 8005e02:	d1ca      	bne.n	8005d9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b084      	sub	sp, #16
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	60f8      	str	r0, [r7, #12]
 8005e16:	60b9      	str	r1, [r7, #8]
 8005e18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e1a:	e02d      	b.n	8005e78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f000 f88d 	bl	8005f3c <I2C_IsAcknowledgeFailed>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d001      	beq.n	8005e2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e02d      	b.n	8005e88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e32:	d021      	beq.n	8005e78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e34:	f7fd fda6 	bl	8003984 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	1ad2      	subs	r2, r2, r3
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d802      	bhi.n	8005e4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d116      	bne.n	8005e78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2220      	movs	r2, #32
 8005e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e64:	f043 0220 	orr.w	r2, r3, #32
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e007      	b.n	8005e88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	f003 0304 	and.w	r3, r3, #4
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	d1ca      	bne.n	8005e1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e9c:	e042      	b.n	8005f24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	f003 0310 	and.w	r3, r3, #16
 8005ea8:	2b10      	cmp	r3, #16
 8005eaa:	d119      	bne.n	8005ee0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f06f 0210 	mvn.w	r2, #16
 8005eb4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e029      	b.n	8005f34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ee0:	f7fd fd50 	bl	8003984 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	1ad2      	subs	r2, r2, r3
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d802      	bhi.n	8005ef6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d116      	bne.n	8005f24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2220      	movs	r2, #32
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f10:	f043 0220 	orr.w	r2, r3, #32
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e007      	b.n	8005f34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f2e:	2b40      	cmp	r3, #64	; 0x40
 8005f30:	d1b5      	bne.n	8005e9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005f32:	2300      	movs	r3, #0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f52:	d11b      	bne.n	8005f8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f78:	f043 0204 	orr.w	r2, r3, #4
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e000      	b.n	8005f8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	370c      	adds	r7, #12
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bc80      	pop	{r7}
 8005f96:	4770      	bx	lr

08005f98 <HAL_PWR_EnableWakeUpPin>:
  *        This parameter can be one of the following values:
  *           @arg PWR_WAKEUP_PIN1
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	fa93 f3a3 	rbit	r3, r3
 8005faa:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005fac:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 8005fae:	fab3 f383 	clz	r3, r3
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	4b05      	ldr	r3, [pc, #20]	; (8005fcc <HAL_PWR_EnableWakeUpPin+0x34>)
 8005fb8:	4413      	add	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	6013      	str	r3, [r2, #0]
}
 8005fc2:	bf00      	nop
 8005fc4:	3714      	adds	r7, #20
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bc80      	pop	{r7}
 8005fca:	4770      	bx	lr
 8005fcc:	10838020 	.word	0x10838020

08005fd0 <HAL_PWR_DisableWakeUpPin>:
  *        This parameter can be one of the following values:
  *           @arg PWR_WAKEUP_PIN1
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	fa93 f3a3 	rbit	r3, r3
 8005fe2:	60bb      	str	r3, [r7, #8]
  return result;
 8005fe4:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 8005fe6:	fab3 f383 	clz	r3, r3
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	461a      	mov	r2, r3
 8005fee:	4b05      	ldr	r3, [pc, #20]	; (8006004 <HAL_PWR_DisableWakeUpPin+0x34>)
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	6013      	str	r3, [r2, #0]
}
 8005ffa:	bf00      	nop
 8005ffc:	3714      	adds	r7, #20
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bc80      	pop	{r7}
 8006002:	4770      	bx	lr
 8006004:	10838020 	.word	0x10838020

08006008 <HAL_PWR_EnterSTANDBYMode>:
  *          - TAMPER pin if configured for tamper or calibration out.
  *          - WKUP pin (PA0) if enabled.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8006008:	b480      	push	{r7}
 800600a:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800600c:	4a08      	ldr	r2, [pc, #32]	; (8006030 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800600e:	4b08      	ldr	r3, [pc, #32]	; (8006030 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f043 0302 	orr.w	r3, r3, #2
 8006016:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006018:	4a06      	ldr	r2, [pc, #24]	; (8006034 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800601a:	4b06      	ldr	r3, [pc, #24]	; (8006034 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	f043 0304 	orr.w	r3, r3, #4
 8006022:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8006024:	bf30      	wfi
}
 8006026:	bf00      	nop
 8006028:	46bd      	mov	sp, r7
 800602a:	bc80      	pop	{r7}
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	40007000 	.word	0x40007000
 8006034:	e000ed00 	.word	0xe000ed00

08006038 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b086      	sub	sp, #24
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e26c      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	f000 8087 	beq.w	8006166 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006058:	4b92      	ldr	r3, [pc, #584]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f003 030c 	and.w	r3, r3, #12
 8006060:	2b04      	cmp	r3, #4
 8006062:	d00c      	beq.n	800607e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006064:	4b8f      	ldr	r3, [pc, #572]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f003 030c 	and.w	r3, r3, #12
 800606c:	2b08      	cmp	r3, #8
 800606e:	d112      	bne.n	8006096 <HAL_RCC_OscConfig+0x5e>
 8006070:	4b8c      	ldr	r3, [pc, #560]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800607c:	d10b      	bne.n	8006096 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800607e:	4b89      	ldr	r3, [pc, #548]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d06c      	beq.n	8006164 <HAL_RCC_OscConfig+0x12c>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d168      	bne.n	8006164 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e246      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800609e:	d106      	bne.n	80060ae <HAL_RCC_OscConfig+0x76>
 80060a0:	4a80      	ldr	r2, [pc, #512]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060a2:	4b80      	ldr	r3, [pc, #512]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060aa:	6013      	str	r3, [r2, #0]
 80060ac:	e02e      	b.n	800610c <HAL_RCC_OscConfig+0xd4>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10c      	bne.n	80060d0 <HAL_RCC_OscConfig+0x98>
 80060b6:	4a7b      	ldr	r2, [pc, #492]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060b8:	4b7a      	ldr	r3, [pc, #488]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060c0:	6013      	str	r3, [r2, #0]
 80060c2:	4a78      	ldr	r2, [pc, #480]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060c4:	4b77      	ldr	r3, [pc, #476]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80060cc:	6013      	str	r3, [r2, #0]
 80060ce:	e01d      	b.n	800610c <HAL_RCC_OscConfig+0xd4>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80060d8:	d10c      	bne.n	80060f4 <HAL_RCC_OscConfig+0xbc>
 80060da:	4a72      	ldr	r2, [pc, #456]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060dc:	4b71      	ldr	r3, [pc, #452]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060e4:	6013      	str	r3, [r2, #0]
 80060e6:	4a6f      	ldr	r2, [pc, #444]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060e8:	4b6e      	ldr	r3, [pc, #440]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060f0:	6013      	str	r3, [r2, #0]
 80060f2:	e00b      	b.n	800610c <HAL_RCC_OscConfig+0xd4>
 80060f4:	4a6b      	ldr	r2, [pc, #428]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060f6:	4b6b      	ldr	r3, [pc, #428]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060fe:	6013      	str	r3, [r2, #0]
 8006100:	4a68      	ldr	r2, [pc, #416]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006102:	4b68      	ldr	r3, [pc, #416]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800610a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d013      	beq.n	800613c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006114:	f7fd fc36 	bl	8003984 <HAL_GetTick>
 8006118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800611a:	e008      	b.n	800612e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800611c:	f7fd fc32 	bl	8003984 <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	2b64      	cmp	r3, #100	; 0x64
 8006128:	d901      	bls.n	800612e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e1fa      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800612e:	4b5d      	ldr	r3, [pc, #372]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d0f0      	beq.n	800611c <HAL_RCC_OscConfig+0xe4>
 800613a:	e014      	b.n	8006166 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800613c:	f7fd fc22 	bl	8003984 <HAL_GetTick>
 8006140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006142:	e008      	b.n	8006156 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006144:	f7fd fc1e 	bl	8003984 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	2b64      	cmp	r3, #100	; 0x64
 8006150:	d901      	bls.n	8006156 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e1e6      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006156:	4b53      	ldr	r3, [pc, #332]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1f0      	bne.n	8006144 <HAL_RCC_OscConfig+0x10c>
 8006162:	e000      	b.n	8006166 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006164:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0302 	and.w	r3, r3, #2
 800616e:	2b00      	cmp	r3, #0
 8006170:	d063      	beq.n	800623a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006172:	4b4c      	ldr	r3, [pc, #304]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f003 030c 	and.w	r3, r3, #12
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00b      	beq.n	8006196 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800617e:	4b49      	ldr	r3, [pc, #292]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f003 030c 	and.w	r3, r3, #12
 8006186:	2b08      	cmp	r3, #8
 8006188:	d11c      	bne.n	80061c4 <HAL_RCC_OscConfig+0x18c>
 800618a:	4b46      	ldr	r3, [pc, #280]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d116      	bne.n	80061c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006196:	4b43      	ldr	r3, [pc, #268]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0302 	and.w	r3, r3, #2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d005      	beq.n	80061ae <HAL_RCC_OscConfig+0x176>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d001      	beq.n	80061ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e1ba      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061ae:	493d      	ldr	r1, [pc, #244]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80061b0:	4b3c      	ldr	r3, [pc, #240]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	00db      	lsls	r3, r3, #3
 80061be:	4313      	orrs	r3, r2
 80061c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061c2:	e03a      	b.n	800623a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d020      	beq.n	800620e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061cc:	4b36      	ldr	r3, [pc, #216]	; (80062a8 <HAL_RCC_OscConfig+0x270>)
 80061ce:	2201      	movs	r2, #1
 80061d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061d2:	f7fd fbd7 	bl	8003984 <HAL_GetTick>
 80061d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061d8:	e008      	b.n	80061ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061da:	f7fd fbd3 	bl	8003984 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d901      	bls.n	80061ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e19b      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061ec:	4b2d      	ldr	r3, [pc, #180]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0f0      	beq.n	80061da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061f8:	492a      	ldr	r1, [pc, #168]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80061fa:	4b2a      	ldr	r3, [pc, #168]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	00db      	lsls	r3, r3, #3
 8006208:	4313      	orrs	r3, r2
 800620a:	600b      	str	r3, [r1, #0]
 800620c:	e015      	b.n	800623a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800620e:	4b26      	ldr	r3, [pc, #152]	; (80062a8 <HAL_RCC_OscConfig+0x270>)
 8006210:	2200      	movs	r2, #0
 8006212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006214:	f7fd fbb6 	bl	8003984 <HAL_GetTick>
 8006218:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800621a:	e008      	b.n	800622e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800621c:	f7fd fbb2 	bl	8003984 <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b02      	cmp	r3, #2
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e17a      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800622e:	4b1d      	ldr	r3, [pc, #116]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1f0      	bne.n	800621c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0308 	and.w	r3, r3, #8
 8006242:	2b00      	cmp	r3, #0
 8006244:	d03a      	beq.n	80062bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d019      	beq.n	8006282 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800624e:	4b17      	ldr	r3, [pc, #92]	; (80062ac <HAL_RCC_OscConfig+0x274>)
 8006250:	2201      	movs	r2, #1
 8006252:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006254:	f7fd fb96 	bl	8003984 <HAL_GetTick>
 8006258:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800625a:	e008      	b.n	800626e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800625c:	f7fd fb92 	bl	8003984 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	2b02      	cmp	r3, #2
 8006268:	d901      	bls.n	800626e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	e15a      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800626e:	4b0d      	ldr	r3, [pc, #52]	; (80062a4 <HAL_RCC_OscConfig+0x26c>)
 8006270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006272:	f003 0302 	and.w	r3, r3, #2
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0f0      	beq.n	800625c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800627a:	2001      	movs	r0, #1
 800627c:	f000 fada 	bl	8006834 <RCC_Delay>
 8006280:	e01c      	b.n	80062bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006282:	4b0a      	ldr	r3, [pc, #40]	; (80062ac <HAL_RCC_OscConfig+0x274>)
 8006284:	2200      	movs	r2, #0
 8006286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006288:	f7fd fb7c 	bl	8003984 <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800628e:	e00f      	b.n	80062b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006290:	f7fd fb78 	bl	8003984 <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	2b02      	cmp	r3, #2
 800629c:	d908      	bls.n	80062b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e140      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
 80062a2:	bf00      	nop
 80062a4:	40021000 	.word	0x40021000
 80062a8:	42420000 	.word	0x42420000
 80062ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062b0:	4b9e      	ldr	r3, [pc, #632]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80062b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b4:	f003 0302 	and.w	r3, r3, #2
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1e9      	bne.n	8006290 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0304 	and.w	r3, r3, #4
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	f000 80a6 	beq.w	8006416 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062ca:	2300      	movs	r3, #0
 80062cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ce:	4b97      	ldr	r3, [pc, #604]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80062d0:	69db      	ldr	r3, [r3, #28]
 80062d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10d      	bne.n	80062f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062da:	4a94      	ldr	r2, [pc, #592]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80062dc:	4b93      	ldr	r3, [pc, #588]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80062de:	69db      	ldr	r3, [r3, #28]
 80062e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062e4:	61d3      	str	r3, [r2, #28]
 80062e6:	4b91      	ldr	r3, [pc, #580]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062ee:	60bb      	str	r3, [r7, #8]
 80062f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062f2:	2301      	movs	r3, #1
 80062f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062f6:	4b8e      	ldr	r3, [pc, #568]	; (8006530 <HAL_RCC_OscConfig+0x4f8>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d118      	bne.n	8006334 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006302:	4a8b      	ldr	r2, [pc, #556]	; (8006530 <HAL_RCC_OscConfig+0x4f8>)
 8006304:	4b8a      	ldr	r3, [pc, #552]	; (8006530 <HAL_RCC_OscConfig+0x4f8>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800630c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800630e:	f7fd fb39 	bl	8003984 <HAL_GetTick>
 8006312:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006314:	e008      	b.n	8006328 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006316:	f7fd fb35 	bl	8003984 <HAL_GetTick>
 800631a:	4602      	mov	r2, r0
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	2b64      	cmp	r3, #100	; 0x64
 8006322:	d901      	bls.n	8006328 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e0fd      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006328:	4b81      	ldr	r3, [pc, #516]	; (8006530 <HAL_RCC_OscConfig+0x4f8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006330:	2b00      	cmp	r3, #0
 8006332:	d0f0      	beq.n	8006316 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d106      	bne.n	800634a <HAL_RCC_OscConfig+0x312>
 800633c:	4a7b      	ldr	r2, [pc, #492]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800633e:	4b7b      	ldr	r3, [pc, #492]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	f043 0301 	orr.w	r3, r3, #1
 8006346:	6213      	str	r3, [r2, #32]
 8006348:	e02d      	b.n	80063a6 <HAL_RCC_OscConfig+0x36e>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d10c      	bne.n	800636c <HAL_RCC_OscConfig+0x334>
 8006352:	4a76      	ldr	r2, [pc, #472]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006354:	4b75      	ldr	r3, [pc, #468]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006356:	6a1b      	ldr	r3, [r3, #32]
 8006358:	f023 0301 	bic.w	r3, r3, #1
 800635c:	6213      	str	r3, [r2, #32]
 800635e:	4a73      	ldr	r2, [pc, #460]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006360:	4b72      	ldr	r3, [pc, #456]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	f023 0304 	bic.w	r3, r3, #4
 8006368:	6213      	str	r3, [r2, #32]
 800636a:	e01c      	b.n	80063a6 <HAL_RCC_OscConfig+0x36e>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	2b05      	cmp	r3, #5
 8006372:	d10c      	bne.n	800638e <HAL_RCC_OscConfig+0x356>
 8006374:	4a6d      	ldr	r2, [pc, #436]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006376:	4b6d      	ldr	r3, [pc, #436]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f043 0304 	orr.w	r3, r3, #4
 800637e:	6213      	str	r3, [r2, #32]
 8006380:	4a6a      	ldr	r2, [pc, #424]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006382:	4b6a      	ldr	r3, [pc, #424]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	f043 0301 	orr.w	r3, r3, #1
 800638a:	6213      	str	r3, [r2, #32]
 800638c:	e00b      	b.n	80063a6 <HAL_RCC_OscConfig+0x36e>
 800638e:	4a67      	ldr	r2, [pc, #412]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006390:	4b66      	ldr	r3, [pc, #408]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006392:	6a1b      	ldr	r3, [r3, #32]
 8006394:	f023 0301 	bic.w	r3, r3, #1
 8006398:	6213      	str	r3, [r2, #32]
 800639a:	4a64      	ldr	r2, [pc, #400]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800639c:	4b63      	ldr	r3, [pc, #396]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	f023 0304 	bic.w	r3, r3, #4
 80063a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d015      	beq.n	80063da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063ae:	f7fd fae9 	bl	8003984 <HAL_GetTick>
 80063b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063b4:	e00a      	b.n	80063cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063b6:	f7fd fae5 	bl	8003984 <HAL_GetTick>
 80063ba:	4602      	mov	r2, r0
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d901      	bls.n	80063cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e0ab      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063cc:	4b57      	ldr	r3, [pc, #348]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80063ce:	6a1b      	ldr	r3, [r3, #32]
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d0ee      	beq.n	80063b6 <HAL_RCC_OscConfig+0x37e>
 80063d8:	e014      	b.n	8006404 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063da:	f7fd fad3 	bl	8003984 <HAL_GetTick>
 80063de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063e0:	e00a      	b.n	80063f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e2:	f7fd facf 	bl	8003984 <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e095      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063f8:	4b4c      	ldr	r3, [pc, #304]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	f003 0302 	and.w	r3, r3, #2
 8006400:	2b00      	cmp	r3, #0
 8006402:	d1ee      	bne.n	80063e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006404:	7dfb      	ldrb	r3, [r7, #23]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d105      	bne.n	8006416 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800640a:	4a48      	ldr	r2, [pc, #288]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800640c:	4b47      	ldr	r3, [pc, #284]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006414:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 8081 	beq.w	8006522 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006420:	4b42      	ldr	r3, [pc, #264]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	f003 030c 	and.w	r3, r3, #12
 8006428:	2b08      	cmp	r3, #8
 800642a:	d061      	beq.n	80064f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	69db      	ldr	r3, [r3, #28]
 8006430:	2b02      	cmp	r3, #2
 8006432:	d146      	bne.n	80064c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006434:	4b3f      	ldr	r3, [pc, #252]	; (8006534 <HAL_RCC_OscConfig+0x4fc>)
 8006436:	2200      	movs	r2, #0
 8006438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800643a:	f7fd faa3 	bl	8003984 <HAL_GetTick>
 800643e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006440:	e008      	b.n	8006454 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006442:	f7fd fa9f 	bl	8003984 <HAL_GetTick>
 8006446:	4602      	mov	r2, r0
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	1ad3      	subs	r3, r2, r3
 800644c:	2b02      	cmp	r3, #2
 800644e:	d901      	bls.n	8006454 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006450:	2303      	movs	r3, #3
 8006452:	e067      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006454:	4b35      	ldr	r3, [pc, #212]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1f0      	bne.n	8006442 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a1b      	ldr	r3, [r3, #32]
 8006464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006468:	d108      	bne.n	800647c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800646a:	4930      	ldr	r1, [pc, #192]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800646c:	4b2f      	ldr	r3, [pc, #188]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	4313      	orrs	r3, r2
 800647a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800647c:	482b      	ldr	r0, [pc, #172]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 800647e:	4b2b      	ldr	r3, [pc, #172]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a19      	ldr	r1, [r3, #32]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648e:	430b      	orrs	r3, r1
 8006490:	4313      	orrs	r3, r2
 8006492:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006494:	4b27      	ldr	r3, [pc, #156]	; (8006534 <HAL_RCC_OscConfig+0x4fc>)
 8006496:	2201      	movs	r2, #1
 8006498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800649a:	f7fd fa73 	bl	8003984 <HAL_GetTick>
 800649e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80064a0:	e008      	b.n	80064b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064a2:	f7fd fa6f 	bl	8003984 <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d901      	bls.n	80064b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e037      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80064b4:	4b1d      	ldr	r3, [pc, #116]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d0f0      	beq.n	80064a2 <HAL_RCC_OscConfig+0x46a>
 80064c0:	e02f      	b.n	8006522 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064c2:	4b1c      	ldr	r3, [pc, #112]	; (8006534 <HAL_RCC_OscConfig+0x4fc>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064c8:	f7fd fa5c 	bl	8003984 <HAL_GetTick>
 80064cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80064ce:	e008      	b.n	80064e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064d0:	f7fd fa58 	bl	8003984 <HAL_GetTick>
 80064d4:	4602      	mov	r2, r0
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d901      	bls.n	80064e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e020      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80064e2:	4b12      	ldr	r3, [pc, #72]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1f0      	bne.n	80064d0 <HAL_RCC_OscConfig+0x498>
 80064ee:	e018      	b.n	8006522 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	69db      	ldr	r3, [r3, #28]
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d101      	bne.n	80064fc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e013      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80064fc:	4b0b      	ldr	r3, [pc, #44]	; (800652c <HAL_RCC_OscConfig+0x4f4>)
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a1b      	ldr	r3, [r3, #32]
 800650c:	429a      	cmp	r2, r3
 800650e:	d106      	bne.n	800651e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800651a:	429a      	cmp	r2, r3
 800651c:	d001      	beq.n	8006522 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e000      	b.n	8006524 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3718      	adds	r7, #24
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	40021000 	.word	0x40021000
 8006530:	40007000 	.word	0x40007000
 8006534:	42420060 	.word	0x42420060

08006538 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e0d0      	b.n	80066ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800654c:	4b6a      	ldr	r3, [pc, #424]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0207 	and.w	r2, r3, #7
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	429a      	cmp	r2, r3
 8006558:	d210      	bcs.n	800657c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800655a:	4967      	ldr	r1, [pc, #412]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 800655c:	4b66      	ldr	r3, [pc, #408]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f023 0207 	bic.w	r2, r3, #7
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	4313      	orrs	r3, r2
 8006568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800656a:	4b63      	ldr	r3, [pc, #396]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0207 	and.w	r2, r3, #7
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	429a      	cmp	r2, r3
 8006576:	d001      	beq.n	800657c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e0b8      	b.n	80066ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0302 	and.w	r3, r3, #2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d020      	beq.n	80065ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 0304 	and.w	r3, r3, #4
 8006590:	2b00      	cmp	r3, #0
 8006592:	d005      	beq.n	80065a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006594:	4a59      	ldr	r2, [pc, #356]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 8006596:	4b59      	ldr	r3, [pc, #356]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800659e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 0308 	and.w	r3, r3, #8
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d005      	beq.n	80065b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80065ac:	4a53      	ldr	r2, [pc, #332]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80065ae:	4b53      	ldr	r3, [pc, #332]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80065b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065b8:	4950      	ldr	r1, [pc, #320]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80065ba:	4b50      	ldr	r3, [pc, #320]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d040      	beq.n	8006658 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d107      	bne.n	80065ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065de:	4b47      	ldr	r3, [pc, #284]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d115      	bne.n	8006616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e07f      	b.n	80066ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d107      	bne.n	8006606 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065f6:	4b41      	ldr	r3, [pc, #260]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d109      	bne.n	8006616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e073      	b.n	80066ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006606:	4b3d      	ldr	r3, [pc, #244]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 0302 	and.w	r3, r3, #2
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e06b      	b.n	80066ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006616:	4939      	ldr	r1, [pc, #228]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 8006618:	4b38      	ldr	r3, [pc, #224]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f023 0203 	bic.w	r2, r3, #3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	4313      	orrs	r3, r2
 8006626:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006628:	f7fd f9ac 	bl	8003984 <HAL_GetTick>
 800662c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800662e:	e00a      	b.n	8006646 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006630:	f7fd f9a8 	bl	8003984 <HAL_GetTick>
 8006634:	4602      	mov	r2, r0
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	1ad3      	subs	r3, r2, r3
 800663a:	f241 3288 	movw	r2, #5000	; 0x1388
 800663e:	4293      	cmp	r3, r2
 8006640:	d901      	bls.n	8006646 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e053      	b.n	80066ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006646:	4b2d      	ldr	r3, [pc, #180]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f003 020c 	and.w	r2, r3, #12
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	429a      	cmp	r2, r3
 8006656:	d1eb      	bne.n	8006630 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006658:	4b27      	ldr	r3, [pc, #156]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0207 	and.w	r2, r3, #7
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	429a      	cmp	r2, r3
 8006664:	d910      	bls.n	8006688 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006666:	4924      	ldr	r1, [pc, #144]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 8006668:	4b23      	ldr	r3, [pc, #140]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f023 0207 	bic.w	r2, r3, #7
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	4313      	orrs	r3, r2
 8006674:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006676:	4b20      	ldr	r3, [pc, #128]	; (80066f8 <HAL_RCC_ClockConfig+0x1c0>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0207 	and.w	r2, r3, #7
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	429a      	cmp	r2, r3
 8006682:	d001      	beq.n	8006688 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e032      	b.n	80066ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b00      	cmp	r3, #0
 8006692:	d008      	beq.n	80066a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006694:	4919      	ldr	r1, [pc, #100]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 8006696:	4b19      	ldr	r3, [pc, #100]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d009      	beq.n	80066c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80066b2:	4912      	ldr	r1, [pc, #72]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80066b4:	4b11      	ldr	r3, [pc, #68]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	691b      	ldr	r3, [r3, #16]
 80066c0:	00db      	lsls	r3, r3, #3
 80066c2:	4313      	orrs	r3, r2
 80066c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80066c6:	f000 f821 	bl	800670c <HAL_RCC_GetSysClockFreq>
 80066ca:	4601      	mov	r1, r0
 80066cc:	4b0b      	ldr	r3, [pc, #44]	; (80066fc <HAL_RCC_ClockConfig+0x1c4>)
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	091b      	lsrs	r3, r3, #4
 80066d2:	f003 030f 	and.w	r3, r3, #15
 80066d6:	4a0a      	ldr	r2, [pc, #40]	; (8006700 <HAL_RCC_ClockConfig+0x1c8>)
 80066d8:	5cd3      	ldrb	r3, [r2, r3]
 80066da:	fa21 f303 	lsr.w	r3, r1, r3
 80066de:	4a09      	ldr	r2, [pc, #36]	; (8006704 <HAL_RCC_ClockConfig+0x1cc>)
 80066e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80066e2:	4b09      	ldr	r3, [pc, #36]	; (8006708 <HAL_RCC_ClockConfig+0x1d0>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7fd f90a 	bl	8003900 <HAL_InitTick>

  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	40022000 	.word	0x40022000
 80066fc:	40021000 	.word	0x40021000
 8006700:	0800b1b8 	.word	0x0800b1b8
 8006704:	20000000 	.word	0x20000000
 8006708:	20000004 	.word	0x20000004

0800670c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800670c:	b490      	push	{r4, r7}
 800670e:	b08a      	sub	sp, #40	; 0x28
 8006710:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006712:	4b2a      	ldr	r3, [pc, #168]	; (80067bc <HAL_RCC_GetSysClockFreq+0xb0>)
 8006714:	1d3c      	adds	r4, r7, #4
 8006716:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006718:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800671c:	4b28      	ldr	r3, [pc, #160]	; (80067c0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006722:	2300      	movs	r3, #0
 8006724:	61fb      	str	r3, [r7, #28]
 8006726:	2300      	movs	r3, #0
 8006728:	61bb      	str	r3, [r7, #24]
 800672a:	2300      	movs	r3, #0
 800672c:	627b      	str	r3, [r7, #36]	; 0x24
 800672e:	2300      	movs	r3, #0
 8006730:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006736:	4b23      	ldr	r3, [pc, #140]	; (80067c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	f003 030c 	and.w	r3, r3, #12
 8006742:	2b04      	cmp	r3, #4
 8006744:	d002      	beq.n	800674c <HAL_RCC_GetSysClockFreq+0x40>
 8006746:	2b08      	cmp	r3, #8
 8006748:	d003      	beq.n	8006752 <HAL_RCC_GetSysClockFreq+0x46>
 800674a:	e02d      	b.n	80067a8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800674c:	4b1e      	ldr	r3, [pc, #120]	; (80067c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800674e:	623b      	str	r3, [r7, #32]
      break;
 8006750:	e02d      	b.n	80067ae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	0c9b      	lsrs	r3, r3, #18
 8006756:	f003 030f 	and.w	r3, r3, #15
 800675a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800675e:	4413      	add	r3, r2
 8006760:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006764:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d013      	beq.n	8006798 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006770:	4b14      	ldr	r3, [pc, #80]	; (80067c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	0c5b      	lsrs	r3, r3, #17
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800677e:	4413      	add	r3, r2
 8006780:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006784:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	4a0f      	ldr	r2, [pc, #60]	; (80067c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800678a:	fb02 f203 	mul.w	r2, r2, r3
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	fbb2 f3f3 	udiv	r3, r2, r3
 8006794:	627b      	str	r3, [r7, #36]	; 0x24
 8006796:	e004      	b.n	80067a2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	4a0c      	ldr	r2, [pc, #48]	; (80067cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800679c:	fb02 f303 	mul.w	r3, r2, r3
 80067a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80067a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a4:	623b      	str	r3, [r7, #32]
      break;
 80067a6:	e002      	b.n	80067ae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80067a8:	4b07      	ldr	r3, [pc, #28]	; (80067c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80067aa:	623b      	str	r3, [r7, #32]
      break;
 80067ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067ae:	6a3b      	ldr	r3, [r7, #32]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3728      	adds	r7, #40	; 0x28
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bc90      	pop	{r4, r7}
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	0800b170 	.word	0x0800b170
 80067c0:	0800b180 	.word	0x0800b180
 80067c4:	40021000 	.word	0x40021000
 80067c8:	007a1200 	.word	0x007a1200
 80067cc:	003d0900 	.word	0x003d0900

080067d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067d0:	b480      	push	{r7}
 80067d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067d4:	4b02      	ldr	r3, [pc, #8]	; (80067e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80067d6:	681b      	ldr	r3, [r3, #0]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	46bd      	mov	sp, r7
 80067dc:	bc80      	pop	{r7}
 80067de:	4770      	bx	lr
 80067e0:	20000000 	.word	0x20000000

080067e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80067e8:	f7ff fff2 	bl	80067d0 <HAL_RCC_GetHCLKFreq>
 80067ec:	4601      	mov	r1, r0
 80067ee:	4b05      	ldr	r3, [pc, #20]	; (8006804 <HAL_RCC_GetPCLK1Freq+0x20>)
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	0a1b      	lsrs	r3, r3, #8
 80067f4:	f003 0307 	and.w	r3, r3, #7
 80067f8:	4a03      	ldr	r2, [pc, #12]	; (8006808 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067fa:	5cd3      	ldrb	r3, [r2, r3]
 80067fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006800:	4618      	mov	r0, r3
 8006802:	bd80      	pop	{r7, pc}
 8006804:	40021000 	.word	0x40021000
 8006808:	0800b1c8 	.word	0x0800b1c8

0800680c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006810:	f7ff ffde 	bl	80067d0 <HAL_RCC_GetHCLKFreq>
 8006814:	4601      	mov	r1, r0
 8006816:	4b05      	ldr	r3, [pc, #20]	; (800682c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	0adb      	lsrs	r3, r3, #11
 800681c:	f003 0307 	and.w	r3, r3, #7
 8006820:	4a03      	ldr	r2, [pc, #12]	; (8006830 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006822:	5cd3      	ldrb	r3, [r2, r3]
 8006824:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006828:	4618      	mov	r0, r3
 800682a:	bd80      	pop	{r7, pc}
 800682c:	40021000 	.word	0x40021000
 8006830:	0800b1c8 	.word	0x0800b1c8

08006834 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800683c:	4b0a      	ldr	r3, [pc, #40]	; (8006868 <RCC_Delay+0x34>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a0a      	ldr	r2, [pc, #40]	; (800686c <RCC_Delay+0x38>)
 8006842:	fba2 2303 	umull	r2, r3, r2, r3
 8006846:	0a5b      	lsrs	r3, r3, #9
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	fb02 f303 	mul.w	r3, r2, r3
 800684e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006850:	bf00      	nop
  }
  while (Delay --);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	1e5a      	subs	r2, r3, #1
 8006856:	60fa      	str	r2, [r7, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1f9      	bne.n	8006850 <RCC_Delay+0x1c>
}
 800685c:	bf00      	nop
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	bc80      	pop	{r7}
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	20000000 	.word	0x20000000
 800686c:	10624dd3 	.word	0x10624dd3

08006870 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006878:	2300      	movs	r3, #0
 800687a:	613b      	str	r3, [r7, #16]
 800687c:	2300      	movs	r3, #0
 800687e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	2b00      	cmp	r3, #0
 800688a:	d07d      	beq.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800688c:	2300      	movs	r3, #0
 800688e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006890:	4b4f      	ldr	r3, [pc, #316]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006892:	69db      	ldr	r3, [r3, #28]
 8006894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d10d      	bne.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800689c:	4a4c      	ldr	r2, [pc, #304]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800689e:	4b4c      	ldr	r3, [pc, #304]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068a0:	69db      	ldr	r3, [r3, #28]
 80068a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068a6:	61d3      	str	r3, [r2, #28]
 80068a8:	4b49      	ldr	r3, [pc, #292]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068aa:	69db      	ldr	r3, [r3, #28]
 80068ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068b0:	60bb      	str	r3, [r7, #8]
 80068b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068b4:	2301      	movs	r3, #1
 80068b6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068b8:	4b46      	ldr	r3, [pc, #280]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d118      	bne.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068c4:	4a43      	ldr	r2, [pc, #268]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068c6:	4b43      	ldr	r3, [pc, #268]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068d0:	f7fd f858 	bl	8003984 <HAL_GetTick>
 80068d4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d6:	e008      	b.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068d8:	f7fd f854 	bl	8003984 <HAL_GetTick>
 80068dc:	4602      	mov	r2, r0
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	2b64      	cmp	r3, #100	; 0x64
 80068e4:	d901      	bls.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e06d      	b.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ea:	4b3a      	ldr	r3, [pc, #232]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d0f0      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80068f6:	4b36      	ldr	r3, [pc, #216]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068f8:	6a1b      	ldr	r3, [r3, #32]
 80068fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d02e      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	429a      	cmp	r2, r3
 8006912:	d027      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006914:	4b2e      	ldr	r3, [pc, #184]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800691c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800691e:	4b2e      	ldr	r3, [pc, #184]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006920:	2201      	movs	r2, #1
 8006922:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006924:	4b2c      	ldr	r3, [pc, #176]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006926:	2200      	movs	r2, #0
 8006928:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800692a:	4a29      	ldr	r2, [pc, #164]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f003 0301 	and.w	r3, r3, #1
 8006936:	2b00      	cmp	r3, #0
 8006938:	d014      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800693a:	f7fd f823 	bl	8003984 <HAL_GetTick>
 800693e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006940:	e00a      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006942:	f7fd f81f 	bl	8003984 <HAL_GetTick>
 8006946:	4602      	mov	r2, r0
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006950:	4293      	cmp	r3, r2
 8006952:	d901      	bls.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e036      	b.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006958:	4b1d      	ldr	r3, [pc, #116]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800695a:	6a1b      	ldr	r3, [r3, #32]
 800695c:	f003 0302 	and.w	r3, r3, #2
 8006960:	2b00      	cmp	r3, #0
 8006962:	d0ee      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006964:	491a      	ldr	r1, [pc, #104]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006966:	4b1a      	ldr	r3, [pc, #104]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	4313      	orrs	r3, r2
 8006974:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006976:	7dfb      	ldrb	r3, [r7, #23]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d105      	bne.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800697c:	4a14      	ldr	r2, [pc, #80]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800697e:	4b14      	ldr	r3, [pc, #80]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006986:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d008      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006994:	490e      	ldr	r1, [pc, #56]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006996:	4b0e      	ldr	r3, [pc, #56]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 0310 	and.w	r3, r3, #16
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d008      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80069b2:	4907      	ldr	r1, [pc, #28]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069b4:	4b06      	ldr	r3, [pc, #24]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3718      	adds	r7, #24
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	40021000 	.word	0x40021000
 80069d4:	40007000 	.word	0x40007000
 80069d8:	42420440 	.word	0x42420440

080069dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80069dc:	b590      	push	{r4, r7, lr}
 80069de:	b08d      	sub	sp, #52	; 0x34
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80069e4:	4b55      	ldr	r3, [pc, #340]	; (8006b3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80069e6:	f107 040c 	add.w	r4, r7, #12
 80069ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80069ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80069f0:	4b53      	ldr	r3, [pc, #332]	; (8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80069f2:	881b      	ldrh	r3, [r3, #0]
 80069f4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80069f6:	2300      	movs	r3, #0
 80069f8:	627b      	str	r3, [r7, #36]	; 0x24
 80069fa:	2300      	movs	r3, #0
 80069fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069fe:	2300      	movs	r3, #0
 8006a00:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006a02:	2300      	movs	r3, #0
 8006a04:	61fb      	str	r3, [r7, #28]
 8006a06:	2300      	movs	r3, #0
 8006a08:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d07f      	beq.n	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8006a10:	2b10      	cmp	r3, #16
 8006a12:	d002      	beq.n	8006a1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d048      	beq.n	8006aaa <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006a18:	e08b      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8006a1a:	4b4a      	ldr	r3, [pc, #296]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006a20:	4b48      	ldr	r3, [pc, #288]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d07f      	beq.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	0c9b      	lsrs	r3, r3, #18
 8006a30:	f003 030f 	and.w	r3, r3, #15
 8006a34:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006a38:	4413      	add	r3, r2
 8006a3a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006a3e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d018      	beq.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006a4a:	4b3e      	ldr	r3, [pc, #248]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	0c5b      	lsrs	r3, r3, #17
 8006a50:	f003 0301 	and.w	r3, r3, #1
 8006a54:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006a58:	4413      	add	r3, r2
 8006a5a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006a5e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00d      	beq.n	8006a86 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006a6a:	4a37      	ldr	r2, [pc, #220]	; (8006b48 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8006a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a72:	6a3a      	ldr	r2, [r7, #32]
 8006a74:	fb02 f303 	mul.w	r3, r2, r3
 8006a78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a7a:	e004      	b.n	8006a86 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006a7c:	6a3b      	ldr	r3, [r7, #32]
 8006a7e:	4a33      	ldr	r2, [pc, #204]	; (8006b4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006a80:	fb02 f303 	mul.w	r3, r2, r3
 8006a84:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006a86:	4b2f      	ldr	r3, [pc, #188]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a92:	d102      	bne.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8006a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a96:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006a98:	e048      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8006a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a9c:	005b      	lsls	r3, r3, #1
 8006a9e:	4a2c      	ldr	r2, [pc, #176]	; (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8006aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa4:	085b      	lsrs	r3, r3, #1
 8006aa6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006aa8:	e040      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8006aaa:	4b26      	ldr	r3, [pc, #152]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ab6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006aba:	d108      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8006abc:	69fb      	ldr	r3, [r7, #28]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d003      	beq.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8006ac6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006aca:	62bb      	str	r3, [r7, #40]	; 0x28
 8006acc:	e01f      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ad4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ad8:	d109      	bne.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8006ada:	4b1a      	ldr	r3, [pc, #104]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d003      	beq.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8006ae6:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006aea:	62bb      	str	r3, [r7, #40]	; 0x28
 8006aec:	e00f      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006af4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006af8:	d11a      	bne.n	8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8006afa:	4b12      	ldr	r3, [pc, #72]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d014      	beq.n	8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8006b06:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006b0a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006b0c:	e010      	b.n	8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8006b0e:	e00f      	b.n	8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006b10:	f7ff fe7c 	bl	800680c <HAL_RCC_GetPCLK2Freq>
 8006b14:	4602      	mov	r2, r0
 8006b16:	4b0b      	ldr	r3, [pc, #44]	; (8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	0b9b      	lsrs	r3, r3, #14
 8006b1c:	f003 0303 	and.w	r3, r3, #3
 8006b20:	3301      	adds	r3, #1
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b28:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006b2a:	e002      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8006b2c:	bf00      	nop
 8006b2e:	e000      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8006b30:	bf00      	nop
    }
  }
  return (frequency);
 8006b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3734      	adds	r7, #52	; 0x34
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd90      	pop	{r4, r7, pc}
 8006b3c:	0800b184 	.word	0x0800b184
 8006b40:	0800b194 	.word	0x0800b194
 8006b44:	40021000 	.word	0x40021000
 8006b48:	007a1200 	.word	0x007a1200
 8006b4c:	003d0900 	.word	0x003d0900
 8006b50:	aaaaaaab 	.word	0xaaaaaaab

08006b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d101      	bne.n	8006b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e041      	b.n	8006bea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d106      	bne.n	8006b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f839 	bl	8006bf2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2202      	movs	r2, #2
 8006b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	3304      	adds	r3, #4
 8006b90:	4619      	mov	r1, r3
 8006b92:	4610      	mov	r0, r2
 8006b94:	f000 fc74 	bl	8007480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3708      	adds	r7, #8
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	b083      	sub	sp, #12
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006bfa:	bf00      	nop
 8006bfc:	370c      	adds	r7, #12
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bc80      	pop	{r7}
 8006c02:	4770      	bx	lr

08006c04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d001      	beq.n	8006c1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e032      	b.n	8006c82 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a18      	ldr	r2, [pc, #96]	; (8006c8c <HAL_TIM_Base_Start+0x88>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d00e      	beq.n	8006c4c <HAL_TIM_Base_Start+0x48>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c36:	d009      	beq.n	8006c4c <HAL_TIM_Base_Start+0x48>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a14      	ldr	r2, [pc, #80]	; (8006c90 <HAL_TIM_Base_Start+0x8c>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d004      	beq.n	8006c4c <HAL_TIM_Base_Start+0x48>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a13      	ldr	r2, [pc, #76]	; (8006c94 <HAL_TIM_Base_Start+0x90>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d111      	bne.n	8006c70 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2b06      	cmp	r3, #6
 8006c5c:	d010      	beq.n	8006c80 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	6812      	ldr	r2, [r2, #0]
 8006c66:	6812      	ldr	r2, [r2, #0]
 8006c68:	f042 0201 	orr.w	r2, r2, #1
 8006c6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c6e:	e007      	b.n	8006c80 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	6812      	ldr	r2, [r2, #0]
 8006c78:	6812      	ldr	r2, [r2, #0]
 8006c7a:	f042 0201 	orr.w	r2, r2, #1
 8006c7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bc80      	pop	{r7}
 8006c8a:	4770      	bx	lr
 8006c8c:	40012c00 	.word	0x40012c00
 8006c90:	40000400 	.word	0x40000400
 8006c94:	40000800 	.word	0x40000800

08006c98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e041      	b.n	8006d2e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d106      	bne.n	8006cc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7fc fc3e 	bl	8003540 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	3304      	adds	r3, #4
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	4610      	mov	r0, r2
 8006cd8:	f000 fbd2 	bl	8007480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2201      	movs	r2, #1
 8006d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
	...

08006d38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d109      	bne.n	8006d5c <HAL_TIM_PWM_Start+0x24>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	bf14      	ite	ne
 8006d54:	2301      	movne	r3, #1
 8006d56:	2300      	moveq	r3, #0
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	e022      	b.n	8006da2 <HAL_TIM_PWM_Start+0x6a>
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d109      	bne.n	8006d76 <HAL_TIM_PWM_Start+0x3e>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	bf14      	ite	ne
 8006d6e:	2301      	movne	r3, #1
 8006d70:	2300      	moveq	r3, #0
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	e015      	b.n	8006da2 <HAL_TIM_PWM_Start+0x6a>
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	2b08      	cmp	r3, #8
 8006d7a:	d109      	bne.n	8006d90 <HAL_TIM_PWM_Start+0x58>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	bf14      	ite	ne
 8006d88:	2301      	movne	r3, #1
 8006d8a:	2300      	moveq	r3, #0
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	e008      	b.n	8006da2 <HAL_TIM_PWM_Start+0x6a>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	bf14      	ite	ne
 8006d9c:	2301      	movne	r3, #1
 8006d9e:	2300      	moveq	r3, #0
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d001      	beq.n	8006daa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e05e      	b.n	8006e68 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d104      	bne.n	8006dba <HAL_TIM_PWM_Start+0x82>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006db8:	e013      	b.n	8006de2 <HAL_TIM_PWM_Start+0xaa>
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	2b04      	cmp	r3, #4
 8006dbe:	d104      	bne.n	8006dca <HAL_TIM_PWM_Start+0x92>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2202      	movs	r2, #2
 8006dc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dc8:	e00b      	b.n	8006de2 <HAL_TIM_PWM_Start+0xaa>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	2b08      	cmp	r3, #8
 8006dce:	d104      	bne.n	8006dda <HAL_TIM_PWM_Start+0xa2>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dd8:	e003      	b.n	8006de2 <HAL_TIM_PWM_Start+0xaa>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2202      	movs	r2, #2
 8006dde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	2201      	movs	r2, #1
 8006de8:	6839      	ldr	r1, [r7, #0]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f000 fdc8 	bl	8007980 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a1e      	ldr	r2, [pc, #120]	; (8006e70 <HAL_TIM_PWM_Start+0x138>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d107      	bne.n	8006e0a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	6812      	ldr	r2, [r2, #0]
 8006e02:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006e04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a18      	ldr	r2, [pc, #96]	; (8006e70 <HAL_TIM_PWM_Start+0x138>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d00e      	beq.n	8006e32 <HAL_TIM_PWM_Start+0xfa>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e1c:	d009      	beq.n	8006e32 <HAL_TIM_PWM_Start+0xfa>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a14      	ldr	r2, [pc, #80]	; (8006e74 <HAL_TIM_PWM_Start+0x13c>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d004      	beq.n	8006e32 <HAL_TIM_PWM_Start+0xfa>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a12      	ldr	r2, [pc, #72]	; (8006e78 <HAL_TIM_PWM_Start+0x140>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d111      	bne.n	8006e56 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f003 0307 	and.w	r3, r3, #7
 8006e3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2b06      	cmp	r3, #6
 8006e42:	d010      	beq.n	8006e66 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	6812      	ldr	r2, [r2, #0]
 8006e4c:	6812      	ldr	r2, [r2, #0]
 8006e4e:	f042 0201 	orr.w	r2, r2, #1
 8006e52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e54:	e007      	b.n	8006e66 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	6812      	ldr	r2, [r2, #0]
 8006e5e:	6812      	ldr	r2, [r2, #0]
 8006e60:	f042 0201 	orr.w	r2, r2, #1
 8006e64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	40012c00 	.word	0x40012c00
 8006e74:	40000400 	.word	0x40000400
 8006e78:	40000800 	.word	0x40000800

08006e7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	f003 0302 	and.w	r3, r3, #2
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	d122      	bne.n	8006ed8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d11b      	bne.n	8006ed8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f06f 0202 	mvn.w	r2, #2
 8006ea8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2201      	movs	r2, #1
 8006eae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	f003 0303 	and.w	r3, r3, #3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d003      	beq.n	8006ec6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 fac3 	bl	800744a <HAL_TIM_IC_CaptureCallback>
 8006ec4:	e005      	b.n	8006ed2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 fab6 	bl	8007438 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fac5 	bl	800745c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	f003 0304 	and.w	r3, r3, #4
 8006ee2:	2b04      	cmp	r3, #4
 8006ee4:	d122      	bne.n	8006f2c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b04      	cmp	r3, #4
 8006ef2:	d11b      	bne.n	8006f2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f06f 0204 	mvn.w	r2, #4
 8006efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2202      	movs	r2, #2
 8006f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fa99 	bl	800744a <HAL_TIM_IC_CaptureCallback>
 8006f18:	e005      	b.n	8006f26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 fa8c 	bl	8007438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fa9b 	bl	800745c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	f003 0308 	and.w	r3, r3, #8
 8006f36:	2b08      	cmp	r3, #8
 8006f38:	d122      	bne.n	8006f80 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	f003 0308 	and.w	r3, r3, #8
 8006f44:	2b08      	cmp	r3, #8
 8006f46:	d11b      	bne.n	8006f80 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f06f 0208 	mvn.w	r2, #8
 8006f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2204      	movs	r2, #4
 8006f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	69db      	ldr	r3, [r3, #28]
 8006f5e:	f003 0303 	and.w	r3, r3, #3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d003      	beq.n	8006f6e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 fa6f 	bl	800744a <HAL_TIM_IC_CaptureCallback>
 8006f6c:	e005      	b.n	8006f7a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 fa62 	bl	8007438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 fa71 	bl	800745c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	f003 0310 	and.w	r3, r3, #16
 8006f8a:	2b10      	cmp	r3, #16
 8006f8c:	d122      	bne.n	8006fd4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	f003 0310 	and.w	r3, r3, #16
 8006f98:	2b10      	cmp	r3, #16
 8006f9a:	d11b      	bne.n	8006fd4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f06f 0210 	mvn.w	r2, #16
 8006fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2208      	movs	r2, #8
 8006faa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	69db      	ldr	r3, [r3, #28]
 8006fb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d003      	beq.n	8006fc2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fa45 	bl	800744a <HAL_TIM_IC_CaptureCallback>
 8006fc0:	e005      	b.n	8006fce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fa38 	bl	8007438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 fa47 	bl	800745c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	f003 0301 	and.w	r3, r3, #1
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d10e      	bne.n	8007000 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d107      	bne.n	8007000 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f06f 0201 	mvn.w	r2, #1
 8006ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fa13 	bl	8007426 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800700a:	2b80      	cmp	r3, #128	; 0x80
 800700c:	d10e      	bne.n	800702c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007018:	2b80      	cmp	r3, #128	; 0x80
 800701a:	d107      	bne.n	800702c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fd35 	bl	8007a96 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007036:	2b40      	cmp	r3, #64	; 0x40
 8007038:	d10e      	bne.n	8007058 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007044:	2b40      	cmp	r3, #64	; 0x40
 8007046:	d107      	bne.n	8007058 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 fa0b 	bl	800746e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	f003 0320 	and.w	r3, r3, #32
 8007062:	2b20      	cmp	r3, #32
 8007064:	d10e      	bne.n	8007084 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f003 0320 	and.w	r3, r3, #32
 8007070:	2b20      	cmp	r3, #32
 8007072:	d107      	bne.n	8007084 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f06f 0220 	mvn.w	r2, #32
 800707c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fd00 	bl	8007a84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007084:	bf00      	nop
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d101      	bne.n	80070a6 <HAL_TIM_OC_ConfigChannel+0x1a>
 80070a2:	2302      	movs	r3, #2
 80070a4:	e046      	b.n	8007134 <HAL_TIM_OC_ConfigChannel+0xa8>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2b0c      	cmp	r3, #12
 80070b2:	d839      	bhi.n	8007128 <HAL_TIM_OC_ConfigChannel+0x9c>
 80070b4:	a201      	add	r2, pc, #4	; (adr r2, 80070bc <HAL_TIM_OC_ConfigChannel+0x30>)
 80070b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ba:	bf00      	nop
 80070bc:	080070f1 	.word	0x080070f1
 80070c0:	08007129 	.word	0x08007129
 80070c4:	08007129 	.word	0x08007129
 80070c8:	08007129 	.word	0x08007129
 80070cc:	080070ff 	.word	0x080070ff
 80070d0:	08007129 	.word	0x08007129
 80070d4:	08007129 	.word	0x08007129
 80070d8:	08007129 	.word	0x08007129
 80070dc:	0800710d 	.word	0x0800710d
 80070e0:	08007129 	.word	0x08007129
 80070e4:	08007129 	.word	0x08007129
 80070e8:	08007129 	.word	0x08007129
 80070ec:	0800711b 	.word	0x0800711b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68b9      	ldr	r1, [r7, #8]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f000 fa24 	bl	8007544 <TIM_OC1_SetConfig>
      break;
 80070fc:	e015      	b.n	800712a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68b9      	ldr	r1, [r7, #8]
 8007104:	4618      	mov	r0, r3
 8007106:	f000 fa83 	bl	8007610 <TIM_OC2_SetConfig>
      break;
 800710a:	e00e      	b.n	800712a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68b9      	ldr	r1, [r7, #8]
 8007112:	4618      	mov	r0, r3
 8007114:	f000 fae6 	bl	80076e4 <TIM_OC3_SetConfig>
      break;
 8007118:	e007      	b.n	800712a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68b9      	ldr	r1, [r7, #8]
 8007120:	4618      	mov	r0, r3
 8007122:	f000 fb49 	bl	80077b8 <TIM_OC4_SetConfig>
      break;
 8007126:	e000      	b.n	800712a <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8007128:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2200      	movs	r2, #0
 800712e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007132:	2300      	movs	r3, #0
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800714e:	2b01      	cmp	r3, #1
 8007150:	d101      	bne.n	8007156 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007152:	2302      	movs	r3, #2
 8007154:	e0ac      	b.n	80072b0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2201      	movs	r2, #1
 800715a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2b0c      	cmp	r3, #12
 8007162:	f200 809f 	bhi.w	80072a4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8007166:	a201      	add	r2, pc, #4	; (adr r2, 800716c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716c:	080071a1 	.word	0x080071a1
 8007170:	080072a5 	.word	0x080072a5
 8007174:	080072a5 	.word	0x080072a5
 8007178:	080072a5 	.word	0x080072a5
 800717c:	080071e1 	.word	0x080071e1
 8007180:	080072a5 	.word	0x080072a5
 8007184:	080072a5 	.word	0x080072a5
 8007188:	080072a5 	.word	0x080072a5
 800718c:	08007223 	.word	0x08007223
 8007190:	080072a5 	.word	0x080072a5
 8007194:	080072a5 	.word	0x080072a5
 8007198:	080072a5 	.word	0x080072a5
 800719c:	08007263 	.word	0x08007263
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68b9      	ldr	r1, [r7, #8]
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 f9cc 	bl	8007544 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68fa      	ldr	r2, [r7, #12]
 80071b2:	6812      	ldr	r2, [r2, #0]
 80071b4:	6992      	ldr	r2, [r2, #24]
 80071b6:	f042 0208 	orr.w	r2, r2, #8
 80071ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68fa      	ldr	r2, [r7, #12]
 80071c2:	6812      	ldr	r2, [r2, #0]
 80071c4:	6992      	ldr	r2, [r2, #24]
 80071c6:	f022 0204 	bic.w	r2, r2, #4
 80071ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	6812      	ldr	r2, [r2, #0]
 80071d4:	6991      	ldr	r1, [r2, #24]
 80071d6:	68ba      	ldr	r2, [r7, #8]
 80071d8:	6912      	ldr	r2, [r2, #16]
 80071da:	430a      	orrs	r2, r1
 80071dc:	619a      	str	r2, [r3, #24]
      break;
 80071de:	e062      	b.n	80072a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68b9      	ldr	r1, [r7, #8]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 fa12 	bl	8007610 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	6812      	ldr	r2, [r2, #0]
 80071f4:	6992      	ldr	r2, [r2, #24]
 80071f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	6812      	ldr	r2, [r2, #0]
 8007204:	6992      	ldr	r2, [r2, #24]
 8007206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800720a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	68fa      	ldr	r2, [r7, #12]
 8007212:	6812      	ldr	r2, [r2, #0]
 8007214:	6991      	ldr	r1, [r2, #24]
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	6912      	ldr	r2, [r2, #16]
 800721a:	0212      	lsls	r2, r2, #8
 800721c:	430a      	orrs	r2, r1
 800721e:	619a      	str	r2, [r3, #24]
      break;
 8007220:	e041      	b.n	80072a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68b9      	ldr	r1, [r7, #8]
 8007228:	4618      	mov	r0, r3
 800722a:	f000 fa5b 	bl	80076e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	6812      	ldr	r2, [r2, #0]
 8007236:	69d2      	ldr	r2, [r2, #28]
 8007238:	f042 0208 	orr.w	r2, r2, #8
 800723c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	6812      	ldr	r2, [r2, #0]
 8007246:	69d2      	ldr	r2, [r2, #28]
 8007248:	f022 0204 	bic.w	r2, r2, #4
 800724c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	6812      	ldr	r2, [r2, #0]
 8007256:	69d1      	ldr	r1, [r2, #28]
 8007258:	68ba      	ldr	r2, [r7, #8]
 800725a:	6912      	ldr	r2, [r2, #16]
 800725c:	430a      	orrs	r2, r1
 800725e:	61da      	str	r2, [r3, #28]
      break;
 8007260:	e021      	b.n	80072a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68b9      	ldr	r1, [r7, #8]
 8007268:	4618      	mov	r0, r3
 800726a:	f000 faa5 	bl	80077b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68fa      	ldr	r2, [r7, #12]
 8007274:	6812      	ldr	r2, [r2, #0]
 8007276:	69d2      	ldr	r2, [r2, #28]
 8007278:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800727c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	6812      	ldr	r2, [r2, #0]
 8007286:	69d2      	ldr	r2, [r2, #28]
 8007288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800728c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	6812      	ldr	r2, [r2, #0]
 8007296:	69d1      	ldr	r1, [r2, #28]
 8007298:	68ba      	ldr	r2, [r7, #8]
 800729a:	6912      	ldr	r2, [r2, #16]
 800729c:	0212      	lsls	r2, r2, #8
 800729e:	430a      	orrs	r2, r1
 80072a0:	61da      	str	r2, [r3, #28]
      break;
 80072a2:	e000      	b.n	80072a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80072a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3710      	adds	r7, #16
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d101      	bne.n	80072d0 <HAL_TIM_ConfigClockSource+0x18>
 80072cc:	2302      	movs	r3, #2
 80072ce:	e0a6      	b.n	800741e <HAL_TIM_ConfigClockSource+0x166>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2202      	movs	r2, #2
 80072dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80072ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b40      	cmp	r3, #64	; 0x40
 8007306:	d067      	beq.n	80073d8 <HAL_TIM_ConfigClockSource+0x120>
 8007308:	2b40      	cmp	r3, #64	; 0x40
 800730a:	d80b      	bhi.n	8007324 <HAL_TIM_ConfigClockSource+0x6c>
 800730c:	2b10      	cmp	r3, #16
 800730e:	d073      	beq.n	80073f8 <HAL_TIM_ConfigClockSource+0x140>
 8007310:	2b10      	cmp	r3, #16
 8007312:	d802      	bhi.n	800731a <HAL_TIM_ConfigClockSource+0x62>
 8007314:	2b00      	cmp	r3, #0
 8007316:	d06f      	beq.n	80073f8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007318:	e078      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800731a:	2b20      	cmp	r3, #32
 800731c:	d06c      	beq.n	80073f8 <HAL_TIM_ConfigClockSource+0x140>
 800731e:	2b30      	cmp	r3, #48	; 0x30
 8007320:	d06a      	beq.n	80073f8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007322:	e073      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007324:	2b70      	cmp	r3, #112	; 0x70
 8007326:	d00d      	beq.n	8007344 <HAL_TIM_ConfigClockSource+0x8c>
 8007328:	2b70      	cmp	r3, #112	; 0x70
 800732a:	d804      	bhi.n	8007336 <HAL_TIM_ConfigClockSource+0x7e>
 800732c:	2b50      	cmp	r3, #80	; 0x50
 800732e:	d033      	beq.n	8007398 <HAL_TIM_ConfigClockSource+0xe0>
 8007330:	2b60      	cmp	r3, #96	; 0x60
 8007332:	d041      	beq.n	80073b8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007334:	e06a      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800733a:	d066      	beq.n	800740a <HAL_TIM_ConfigClockSource+0x152>
 800733c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007340:	d017      	beq.n	8007372 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007342:	e063      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6818      	ldr	r0, [r3, #0]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	6899      	ldr	r1, [r3, #8]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	685a      	ldr	r2, [r3, #4]
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	f000 faf5 	bl	8007942 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007366:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	609a      	str	r2, [r3, #8]
      break;
 8007370:	e04c      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6818      	ldr	r0, [r3, #0]
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	6899      	ldr	r1, [r3, #8]
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	685a      	ldr	r2, [r3, #4]
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	f000 fade 	bl	8007942 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	6812      	ldr	r2, [r2, #0]
 800738e:	6892      	ldr	r2, [r2, #8]
 8007390:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007394:	609a      	str	r2, [r3, #8]
      break;
 8007396:	e039      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6818      	ldr	r0, [r3, #0]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	6859      	ldr	r1, [r3, #4]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	461a      	mov	r2, r3
 80073a6:	f000 fa55 	bl	8007854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2150      	movs	r1, #80	; 0x50
 80073b0:	4618      	mov	r0, r3
 80073b2:	f000 faac 	bl	800790e <TIM_ITRx_SetConfig>
      break;
 80073b6:	e029      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6818      	ldr	r0, [r3, #0]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	6859      	ldr	r1, [r3, #4]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	461a      	mov	r2, r3
 80073c6:	f000 fa73 	bl	80078b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2160      	movs	r1, #96	; 0x60
 80073d0:	4618      	mov	r0, r3
 80073d2:	f000 fa9c 	bl	800790e <TIM_ITRx_SetConfig>
      break;
 80073d6:	e019      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6818      	ldr	r0, [r3, #0]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	6859      	ldr	r1, [r3, #4]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	461a      	mov	r2, r3
 80073e6:	f000 fa35 	bl	8007854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2140      	movs	r1, #64	; 0x40
 80073f0:	4618      	mov	r0, r3
 80073f2:	f000 fa8c 	bl	800790e <TIM_ITRx_SetConfig>
      break;
 80073f6:	e009      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4619      	mov	r1, r3
 8007402:	4610      	mov	r0, r2
 8007404:	f000 fa83 	bl	800790e <TIM_ITRx_SetConfig>
        break;
 8007408:	e000      	b.n	800740c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800740a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3710      	adds	r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007426:	b480      	push	{r7}
 8007428:	b083      	sub	sp, #12
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800742e:	bf00      	nop
 8007430:	370c      	adds	r7, #12
 8007432:	46bd      	mov	sp, r7
 8007434:	bc80      	pop	{r7}
 8007436:	4770      	bx	lr

08007438 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007440:	bf00      	nop
 8007442:	370c      	adds	r7, #12
 8007444:	46bd      	mov	sp, r7
 8007446:	bc80      	pop	{r7}
 8007448:	4770      	bx	lr

0800744a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800744a:	b480      	push	{r7}
 800744c:	b083      	sub	sp, #12
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007452:	bf00      	nop
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	bc80      	pop	{r7}
 800745a:	4770      	bx	lr

0800745c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007464:	bf00      	nop
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	bc80      	pop	{r7}
 800746c:	4770      	bx	lr

0800746e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800746e:	b480      	push	{r7}
 8007470:	b083      	sub	sp, #12
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	bc80      	pop	{r7}
 800747e:	4770      	bx	lr

08007480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007480:	b480      	push	{r7}
 8007482:	b085      	sub	sp, #20
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a29      	ldr	r2, [pc, #164]	; (8007538 <TIM_Base_SetConfig+0xb8>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00b      	beq.n	80074b0 <TIM_Base_SetConfig+0x30>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800749e:	d007      	beq.n	80074b0 <TIM_Base_SetConfig+0x30>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a26      	ldr	r2, [pc, #152]	; (800753c <TIM_Base_SetConfig+0xbc>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d003      	beq.n	80074b0 <TIM_Base_SetConfig+0x30>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a25      	ldr	r2, [pc, #148]	; (8007540 <TIM_Base_SetConfig+0xc0>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d108      	bne.n	80074c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	4313      	orrs	r3, r2
 80074c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a1c      	ldr	r2, [pc, #112]	; (8007538 <TIM_Base_SetConfig+0xb8>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d00b      	beq.n	80074e2 <TIM_Base_SetConfig+0x62>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074d0:	d007      	beq.n	80074e2 <TIM_Base_SetConfig+0x62>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a19      	ldr	r2, [pc, #100]	; (800753c <TIM_Base_SetConfig+0xbc>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d003      	beq.n	80074e2 <TIM_Base_SetConfig+0x62>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a18      	ldr	r2, [pc, #96]	; (8007540 <TIM_Base_SetConfig+0xc0>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d108      	bne.n	80074f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	695b      	ldr	r3, [r3, #20]
 80074fe:	4313      	orrs	r3, r2
 8007500:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	689a      	ldr	r2, [r3, #8]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a07      	ldr	r2, [pc, #28]	; (8007538 <TIM_Base_SetConfig+0xb8>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d103      	bne.n	8007528 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	691a      	ldr	r2, [r3, #16]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	615a      	str	r2, [r3, #20]
}
 800752e:	bf00      	nop
 8007530:	3714      	adds	r7, #20
 8007532:	46bd      	mov	sp, r7
 8007534:	bc80      	pop	{r7}
 8007536:	4770      	bx	lr
 8007538:	40012c00 	.word	0x40012c00
 800753c:	40000400 	.word	0x40000400
 8007540:	40000800 	.word	0x40000800

08007544 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007544:	b480      	push	{r7}
 8007546:	b087      	sub	sp, #28
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a1b      	ldr	r3, [r3, #32]
 8007552:	f023 0201 	bic.w	r2, r3, #1
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a1b      	ldr	r3, [r3, #32]
 800755e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f023 0303 	bic.w	r3, r3, #3
 800757a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4313      	orrs	r3, r2
 8007584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	f023 0302 	bic.w	r3, r3, #2
 800758c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	4313      	orrs	r3, r2
 8007596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a1c      	ldr	r2, [pc, #112]	; (800760c <TIM_OC1_SetConfig+0xc8>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d10c      	bne.n	80075ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f023 0308 	bic.w	r3, r3, #8
 80075a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	697a      	ldr	r2, [r7, #20]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f023 0304 	bic.w	r3, r3, #4
 80075b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a13      	ldr	r2, [pc, #76]	; (800760c <TIM_OC1_SetConfig+0xc8>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d111      	bne.n	80075e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80075d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	695b      	ldr	r3, [r3, #20]
 80075d6:	693a      	ldr	r2, [r7, #16]
 80075d8:	4313      	orrs	r3, r2
 80075da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	693a      	ldr	r2, [r7, #16]
 80075ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	685a      	ldr	r2, [r3, #4]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	697a      	ldr	r2, [r7, #20]
 80075fe:	621a      	str	r2, [r3, #32]
}
 8007600:	bf00      	nop
 8007602:	371c      	adds	r7, #28
 8007604:	46bd      	mov	sp, r7
 8007606:	bc80      	pop	{r7}
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	40012c00 	.word	0x40012c00

08007610 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007610:	b480      	push	{r7}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a1b      	ldr	r3, [r3, #32]
 800761e:	f023 0210 	bic.w	r2, r3, #16
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a1b      	ldr	r3, [r3, #32]
 800762a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800763e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007646:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	021b      	lsls	r3, r3, #8
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	4313      	orrs	r3, r2
 8007652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f023 0320 	bic.w	r3, r3, #32
 800765a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	011b      	lsls	r3, r3, #4
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	4313      	orrs	r3, r2
 8007666:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4a1d      	ldr	r2, [pc, #116]	; (80076e0 <TIM_OC2_SetConfig+0xd0>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d10d      	bne.n	800768c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	011b      	lsls	r3, r3, #4
 800767e:	697a      	ldr	r2, [r7, #20]
 8007680:	4313      	orrs	r3, r2
 8007682:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800768a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a14      	ldr	r2, [pc, #80]	; (80076e0 <TIM_OC2_SetConfig+0xd0>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d113      	bne.n	80076bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800769a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	695b      	ldr	r3, [r3, #20]
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	693a      	ldr	r2, [r7, #16]
 80076ac:	4313      	orrs	r3, r2
 80076ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	699b      	ldr	r3, [r3, #24]
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	4313      	orrs	r3, r2
 80076ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	693a      	ldr	r2, [r7, #16]
 80076c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685a      	ldr	r2, [r3, #4]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	697a      	ldr	r2, [r7, #20]
 80076d4:	621a      	str	r2, [r3, #32]
}
 80076d6:	bf00      	nop
 80076d8:	371c      	adds	r7, #28
 80076da:	46bd      	mov	sp, r7
 80076dc:	bc80      	pop	{r7}
 80076de:	4770      	bx	lr
 80076e0:	40012c00 	.word	0x40012c00

080076e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b087      	sub	sp, #28
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a1b      	ldr	r3, [r3, #32]
 80076f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a1b      	ldr	r3, [r3, #32]
 80076fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	69db      	ldr	r3, [r3, #28]
 800770a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f023 0303 	bic.w	r3, r3, #3
 800771a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	4313      	orrs	r3, r2
 8007724:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800772c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	021b      	lsls	r3, r3, #8
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a1d      	ldr	r2, [pc, #116]	; (80077b4 <TIM_OC3_SetConfig+0xd0>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d10d      	bne.n	800775e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007748:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	021b      	lsls	r3, r3, #8
 8007750:	697a      	ldr	r2, [r7, #20]
 8007752:	4313      	orrs	r3, r2
 8007754:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800775c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a14      	ldr	r2, [pc, #80]	; (80077b4 <TIM_OC3_SetConfig+0xd0>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d113      	bne.n	800778e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800776c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	011b      	lsls	r3, r3, #4
 800777c:	693a      	ldr	r2, [r7, #16]
 800777e:	4313      	orrs	r3, r2
 8007780:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	011b      	lsls	r3, r3, #4
 8007788:	693a      	ldr	r2, [r7, #16]
 800778a:	4313      	orrs	r3, r2
 800778c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	621a      	str	r2, [r3, #32]
}
 80077a8:	bf00      	nop
 80077aa:	371c      	adds	r7, #28
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bc80      	pop	{r7}
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	40012c00 	.word	0x40012c00

080077b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
 80077c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a1b      	ldr	r3, [r3, #32]
 80077d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	021b      	lsls	r3, r3, #8
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007802:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	031b      	lsls	r3, r3, #12
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	4313      	orrs	r3, r2
 800780e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a0f      	ldr	r2, [pc, #60]	; (8007850 <TIM_OC4_SetConfig+0x98>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d109      	bne.n	800782c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800781e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	695b      	ldr	r3, [r3, #20]
 8007824:	019b      	lsls	r3, r3, #6
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	4313      	orrs	r3, r2
 800782a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	621a      	str	r2, [r3, #32]
}
 8007846:	bf00      	nop
 8007848:	371c      	adds	r7, #28
 800784a:	46bd      	mov	sp, r7
 800784c:	bc80      	pop	{r7}
 800784e:	4770      	bx	lr
 8007850:	40012c00 	.word	0x40012c00

08007854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007854:	b480      	push	{r7}
 8007856:	b087      	sub	sp, #28
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a1b      	ldr	r3, [r3, #32]
 8007864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	f023 0201 	bic.w	r2, r3, #1
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800787e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	011b      	lsls	r3, r3, #4
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	4313      	orrs	r3, r2
 8007888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	f023 030a 	bic.w	r3, r3, #10
 8007890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	4313      	orrs	r3, r2
 8007898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	621a      	str	r2, [r3, #32]
}
 80078a6:	bf00      	nop
 80078a8:	371c      	adds	r7, #28
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bc80      	pop	{r7}
 80078ae:	4770      	bx	lr

080078b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b087      	sub	sp, #28
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6a1b      	ldr	r3, [r3, #32]
 80078c0:	f023 0210 	bic.w	r2, r3, #16
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	699b      	ldr	r3, [r3, #24]
 80078cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	031b      	lsls	r3, r3, #12
 80078e0:	697a      	ldr	r2, [r7, #20]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	011b      	lsls	r3, r3, #4
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	697a      	ldr	r2, [r7, #20]
 80078fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	621a      	str	r2, [r3, #32]
}
 8007904:	bf00      	nop
 8007906:	371c      	adds	r7, #28
 8007908:	46bd      	mov	sp, r7
 800790a:	bc80      	pop	{r7}
 800790c:	4770      	bx	lr

0800790e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800790e:	b480      	push	{r7}
 8007910:	b085      	sub	sp, #20
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007924:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	4313      	orrs	r3, r2
 800792c:	f043 0307 	orr.w	r3, r3, #7
 8007930:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	609a      	str	r2, [r3, #8]
}
 8007938:	bf00      	nop
 800793a:	3714      	adds	r7, #20
 800793c:	46bd      	mov	sp, r7
 800793e:	bc80      	pop	{r7}
 8007940:	4770      	bx	lr

08007942 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007942:	b480      	push	{r7}
 8007944:	b087      	sub	sp, #28
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	60b9      	str	r1, [r7, #8]
 800794c:	607a      	str	r2, [r7, #4]
 800794e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800795c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	021a      	lsls	r2, r3, #8
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	431a      	orrs	r2, r3
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	4313      	orrs	r3, r2
 800796a:	697a      	ldr	r2, [r7, #20]
 800796c:	4313      	orrs	r3, r2
 800796e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	609a      	str	r2, [r3, #8]
}
 8007976:	bf00      	nop
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	bc80      	pop	{r7}
 800797e:	4770      	bx	lr

08007980 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007980:	b480      	push	{r7}
 8007982:	b087      	sub	sp, #28
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f003 031f 	and.w	r3, r3, #31
 8007992:	2201      	movs	r2, #1
 8007994:	fa02 f303 	lsl.w	r3, r2, r3
 8007998:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6a1a      	ldr	r2, [r3, #32]
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	43db      	mvns	r3, r3
 80079a2:	401a      	ands	r2, r3
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6a1a      	ldr	r2, [r3, #32]
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	f003 031f 	and.w	r3, r3, #31
 80079b2:	6879      	ldr	r1, [r7, #4]
 80079b4:	fa01 f303 	lsl.w	r3, r1, r3
 80079b8:	431a      	orrs	r2, r3
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	621a      	str	r2, [r3, #32]
}
 80079be:	bf00      	nop
 80079c0:	371c      	adds	r7, #28
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bc80      	pop	{r7}
 80079c6:	4770      	bx	lr

080079c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b085      	sub	sp, #20
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d101      	bne.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079dc:	2302      	movs	r3, #2
 80079de:	e046      	b.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2202      	movs	r2, #2
 80079ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68fa      	ldr	r2, [r7, #12]
 8007a18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a16      	ldr	r2, [pc, #88]	; (8007a78 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d00e      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a2c:	d009      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a12      	ldr	r2, [pc, #72]	; (8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d004      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a10      	ldr	r2, [pc, #64]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d10c      	bne.n	8007a5c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3714      	adds	r7, #20
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bc80      	pop	{r7}
 8007a76:	4770      	bx	lr
 8007a78:	40012c00 	.word	0x40012c00
 8007a7c:	40000400 	.word	0x40000400
 8007a80:	40000800 	.word	0x40000800

08007a84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a8c:	bf00      	nop
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bc80      	pop	{r7}
 8007a94:	4770      	bx	lr

08007a96 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a96:	b480      	push	{r7}
 8007a98:	b083      	sub	sp, #12
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a9e:	bf00      	nop
 8007aa0:	370c      	adds	r7, #12
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bc80      	pop	{r7}
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d101      	bne.n	8007aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e03f      	b.n	8007b3a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d106      	bne.n	8007ad4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7fb fd96 	bl	8003600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2224      	movs	r2, #36	; 0x24
 8007ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	6812      	ldr	r2, [r2, #0]
 8007ae4:	68d2      	ldr	r2, [r2, #12]
 8007ae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007aea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 fc7b 	bl	80083e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	6812      	ldr	r2, [r2, #0]
 8007afa:	6912      	ldr	r2, [r2, #16]
 8007afc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	687a      	ldr	r2, [r7, #4]
 8007b08:	6812      	ldr	r2, [r2, #0]
 8007b0a:	6952      	ldr	r2, [r2, #20]
 8007b0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6812      	ldr	r2, [r2, #0]
 8007b1a:	68d2      	ldr	r2, [r2, #12]
 8007b1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2220      	movs	r2, #32
 8007b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3708      	adds	r7, #8
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b08a      	sub	sp, #40	; 0x28
 8007b46:	af02      	add	r7, sp, #8
 8007b48:	60f8      	str	r0, [r7, #12]
 8007b4a:	60b9      	str	r1, [r7, #8]
 8007b4c:	603b      	str	r3, [r7, #0]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007b52:	2300      	movs	r3, #0
 8007b54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	2b20      	cmp	r3, #32
 8007b60:	d17b      	bne.n	8007c5a <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <HAL_UART_Transmit+0x2c>
 8007b68:	88fb      	ldrh	r3, [r7, #6]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d101      	bne.n	8007b72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e074      	b.n	8007c5c <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d101      	bne.n	8007b80 <HAL_UART_Transmit+0x3e>
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	e06d      	b.n	8007c5c <HAL_UART_Transmit+0x11a>
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2221      	movs	r2, #33	; 0x21
 8007b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b96:	f7fb fef5 	bl	8003984 <HAL_GetTick>
 8007b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	88fa      	ldrh	r2, [r7, #6]
 8007ba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	88fa      	ldrh	r2, [r7, #6]
 8007ba6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bb0:	d108      	bne.n	8007bc4 <HAL_UART_Transmit+0x82>
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	691b      	ldr	r3, [r3, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d104      	bne.n	8007bc4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	61bb      	str	r3, [r7, #24]
 8007bc2:	e003      	b.n	8007bcc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007bd4:	e029      	b.n	8007c2a <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	9300      	str	r3, [sp, #0]
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	2180      	movs	r1, #128	; 0x80
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f000 fa2f 	bl	8008044 <UART_WaitOnFlagUntilTimeout>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d001      	beq.n	8007bf0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007bec:	2303      	movs	r3, #3
 8007bee:	e035      	b.n	8007c5c <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007bf0:	69fb      	ldr	r3, [r7, #28]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d10a      	bne.n	8007c0c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	69ba      	ldr	r2, [r7, #24]
 8007bfc:	8812      	ldrh	r2, [r2, #0]
 8007bfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c02:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	3302      	adds	r3, #2
 8007c08:	61bb      	str	r3, [r7, #24]
 8007c0a:	e007      	b.n	8007c1c <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	69fa      	ldr	r2, [r7, #28]
 8007c12:	7812      	ldrb	r2, [r2, #0]
 8007c14:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	3b01      	subs	r3, #1
 8007c24:	b29a      	uxth	r2, r3
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1d0      	bne.n	8007bd6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	9300      	str	r3, [sp, #0]
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	2140      	movs	r1, #64	; 0x40
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 fa00 	bl	8008044 <UART_WaitOnFlagUntilTimeout>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <HAL_UART_Transmit+0x10c>
    {
      return HAL_TIMEOUT;
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e006      	b.n	8007c5c <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2220      	movs	r2, #32
 8007c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	e000      	b.n	8007c5c <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007c5a:	2302      	movs	r3, #2
  }
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3720      	adds	r7, #32
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b20      	cmp	r3, #32
 8007c7c:	d11d      	bne.n	8007cba <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <HAL_UART_Receive_IT+0x26>
 8007c84:	88fb      	ldrh	r3, [r7, #6]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d101      	bne.n	8007c8e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e016      	b.n	8007cbc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d101      	bne.n	8007c9c <HAL_UART_Receive_IT+0x38>
 8007c98:	2302      	movs	r3, #2
 8007c9a:	e00f      	b.n	8007cbc <HAL_UART_Receive_IT+0x58>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007caa:	88fb      	ldrh	r3, [r7, #6]
 8007cac:	461a      	mov	r2, r3
 8007cae:	68b9      	ldr	r1, [r7, #8]
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 fa11 	bl	80080d8 <UART_Start_Receive_IT>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	e000      	b.n	8007cbc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007cba:	2302      	movs	r3, #2
  }
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3710      	adds	r7, #16
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b08a      	sub	sp, #40	; 0x28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cee:	f003 030f 	and.w	r3, r3, #15
 8007cf2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d10d      	bne.n	8007d16 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfc:	f003 0320 	and.w	r3, r3, #32
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d008      	beq.n	8007d16 <HAL_UART_IRQHandler+0x52>
 8007d04:	6a3b      	ldr	r3, [r7, #32]
 8007d06:	f003 0320 	and.w	r3, r3, #32
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d003      	beq.n	8007d16 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f000 fac1 	bl	8008296 <UART_Receive_IT>
      return;
 8007d14:	e17c      	b.n	8008010 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f000 80b1 	beq.w	8007e80 <HAL_UART_IRQHandler+0x1bc>
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	f003 0301 	and.w	r3, r3, #1
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d105      	bne.n	8007d34 <HAL_UART_IRQHandler+0x70>
 8007d28:	6a3b      	ldr	r3, [r7, #32]
 8007d2a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 80a6 	beq.w	8007e80 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d36:	f003 0301 	and.w	r3, r3, #1
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00a      	beq.n	8007d54 <HAL_UART_IRQHandler+0x90>
 8007d3e:	6a3b      	ldr	r3, [r7, #32]
 8007d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d005      	beq.n	8007d54 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d4c:	f043 0201 	orr.w	r2, r3, #1
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d56:	f003 0304 	and.w	r3, r3, #4
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d00a      	beq.n	8007d74 <HAL_UART_IRQHandler+0xb0>
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	f003 0301 	and.w	r3, r3, #1
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d005      	beq.n	8007d74 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6c:	f043 0202 	orr.w	r2, r3, #2
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d76:	f003 0302 	and.w	r3, r3, #2
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d00a      	beq.n	8007d94 <HAL_UART_IRQHandler+0xd0>
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d005      	beq.n	8007d94 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8c:	f043 0204 	orr.w	r2, r3, #4
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d96:	f003 0308 	and.w	r3, r3, #8
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00f      	beq.n	8007dbe <HAL_UART_IRQHandler+0xfa>
 8007d9e:	6a3b      	ldr	r3, [r7, #32]
 8007da0:	f003 0320 	and.w	r3, r3, #32
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d104      	bne.n	8007db2 <HAL_UART_IRQHandler+0xee>
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	f003 0301 	and.w	r3, r3, #1
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d005      	beq.n	8007dbe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db6:	f043 0208 	orr.w	r2, r3, #8
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	f000 811f 	beq.w	8008006 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dca:	f003 0320 	and.w	r3, r3, #32
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d007      	beq.n	8007de2 <HAL_UART_IRQHandler+0x11e>
 8007dd2:	6a3b      	ldr	r3, [r7, #32]
 8007dd4:	f003 0320 	and.w	r3, r3, #32
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d002      	beq.n	8007de2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fa5a 	bl	8008296 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bf14      	ite	ne
 8007df0:	2301      	movne	r3, #1
 8007df2:	2300      	moveq	r3, #0
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfc:	f003 0308 	and.w	r3, r3, #8
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d102      	bne.n	8007e0a <HAL_UART_IRQHandler+0x146>
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d031      	beq.n	8007e6e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 f99d 	bl	800814a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	695b      	ldr	r3, [r3, #20]
 8007e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d023      	beq.n	8007e66 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	6812      	ldr	r2, [r2, #0]
 8007e26:	6952      	ldr	r2, [r2, #20]
 8007e28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e2c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d013      	beq.n	8007e5e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e3a:	4a77      	ldr	r2, [pc, #476]	; (8008018 <HAL_UART_IRQHandler+0x354>)
 8007e3c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e42:	4618      	mov	r0, r3
 8007e44:	f7fc fc48 	bl	80046d8 <HAL_DMA_Abort_IT>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d016      	beq.n	8007e7c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007e58:	4610      	mov	r0, r2
 8007e5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e5c:	e00e      	b.n	8007e7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f7f9 fd36 	bl	80018d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e64:	e00a      	b.n	8007e7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f7f9 fd32 	bl	80018d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e6c:	e006      	b.n	8007e7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7f9 fd2e 	bl	80018d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007e7a:	e0c4      	b.n	8008006 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e7c:	bf00      	nop
    return;
 8007e7e:	e0c2      	b.n	8008006 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	f040 80a1 	bne.w	8007fcc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8c:	f003 0310 	and.w	r3, r3, #16
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f000 809b 	beq.w	8007fcc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007e96:	6a3b      	ldr	r3, [r7, #32]
 8007e98:	f003 0310 	and.w	r3, r3, #16
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	f000 8095 	beq.w	8007fcc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	60fb      	str	r3, [r7, #12]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	60fb      	str	r3, [r7, #12]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	60fb      	str	r3, [r7, #12]
 8007eb6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	695b      	ldr	r3, [r3, #20]
 8007ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d04e      	beq.n	8007f64 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 8007ed0:	8a7b      	ldrh	r3, [r7, #18]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	f000 8099 	beq.w	800800a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007edc:	8a7a      	ldrh	r2, [r7, #18]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	f080 8093 	bcs.w	800800a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	8a7a      	ldrh	r2, [r7, #18]
 8007ee8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eee:	699b      	ldr	r3, [r3, #24]
 8007ef0:	2b20      	cmp	r3, #32
 8007ef2:	d02b      	beq.n	8007f4c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	6812      	ldr	r2, [r2, #0]
 8007efc:	68d2      	ldr	r2, [r2, #12]
 8007efe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007f02:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	6812      	ldr	r2, [r2, #0]
 8007f0c:	6952      	ldr	r2, [r2, #20]
 8007f0e:	f022 0201 	bic.w	r2, r2, #1
 8007f12:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	6812      	ldr	r2, [r2, #0]
 8007f1c:	6952      	ldr	r2, [r2, #20]
 8007f1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f22:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2220      	movs	r2, #32
 8007f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	6812      	ldr	r2, [r2, #0]
 8007f3a:	68d2      	ldr	r2, [r2, #12]
 8007f3c:	f022 0210 	bic.w	r2, r2, #16
 8007f40:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7fc fb8b 	bl	8004662 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 f866 	bl	800802e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007f62:	e052      	b.n	800800a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d048      	beq.n	800800e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8007f7c:	8a3b      	ldrh	r3, [r7, #16]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d045      	beq.n	800800e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	6812      	ldr	r2, [r2, #0]
 8007f8a:	68d2      	ldr	r2, [r2, #12]
 8007f8c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007f90:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	6812      	ldr	r2, [r2, #0]
 8007f9a:	6952      	ldr	r2, [r2, #20]
 8007f9c:	f022 0201 	bic.w	r2, r2, #1
 8007fa0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	6812      	ldr	r2, [r2, #0]
 8007fb8:	68d2      	ldr	r2, [r2, #12]
 8007fba:	f022 0210 	bic.w	r2, r2, #16
 8007fbe:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007fc0:	8a3b      	ldrh	r3, [r7, #16]
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 f832 	bl	800802e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007fca:	e020      	b.n	800800e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d008      	beq.n	8007fe8 <HAL_UART_IRQHandler+0x324>
 8007fd6:	6a3b      	ldr	r3, [r7, #32]
 8007fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d003      	beq.n	8007fe8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f000 f8f2 	bl	80081ca <UART_Transmit_IT>
    return;
 8007fe6:	e013      	b.n	8008010 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00e      	beq.n	8008010 <HAL_UART_IRQHandler+0x34c>
 8007ff2:	6a3b      	ldr	r3, [r7, #32]
 8007ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d009      	beq.n	8008010 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f000 f932 	bl	8008266 <UART_EndTransmit_IT>
    return;
 8008002:	bf00      	nop
 8008004:	e004      	b.n	8008010 <HAL_UART_IRQHandler+0x34c>
    return;
 8008006:	bf00      	nop
 8008008:	e002      	b.n	8008010 <HAL_UART_IRQHandler+0x34c>
      return;
 800800a:	bf00      	nop
 800800c:	e000      	b.n	8008010 <HAL_UART_IRQHandler+0x34c>
      return;
 800800e:	bf00      	nop
  }
}
 8008010:	3728      	adds	r7, #40	; 0x28
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	080081a3 	.word	0x080081a3

0800801c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008024:	bf00      	nop
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	bc80      	pop	{r7}
 800802c:	4770      	bx	lr

0800802e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800802e:	b480      	push	{r7}
 8008030:	b083      	sub	sp, #12
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
 8008036:	460b      	mov	r3, r1
 8008038:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800803a:	bf00      	nop
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	bc80      	pop	{r7}
 8008042:	4770      	bx	lr

08008044 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	60b9      	str	r1, [r7, #8]
 800804e:	603b      	str	r3, [r7, #0]
 8008050:	4613      	mov	r3, r2
 8008052:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008054:	e02c      	b.n	80080b0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800805c:	d028      	beq.n	80080b0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d007      	beq.n	8008074 <UART_WaitOnFlagUntilTimeout+0x30>
 8008064:	f7fb fc8e 	bl	8003984 <HAL_GetTick>
 8008068:	4602      	mov	r2, r0
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	1ad2      	subs	r2, r2, r3
 800806e:	69bb      	ldr	r3, [r7, #24]
 8008070:	429a      	cmp	r2, r3
 8008072:	d91d      	bls.n	80080b0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	6812      	ldr	r2, [r2, #0]
 800807c:	68d2      	ldr	r2, [r2, #12]
 800807e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008082:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	6812      	ldr	r2, [r2, #0]
 800808c:	6952      	ldr	r2, [r2, #20]
 800808e:	f022 0201 	bic.w	r2, r2, #1
 8008092:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2220      	movs	r2, #32
 8008098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2220      	movs	r2, #32
 80080a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80080ac:	2303      	movs	r3, #3
 80080ae:	e00f      	b.n	80080d0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	401a      	ands	r2, r3
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	429a      	cmp	r2, r3
 80080be:	bf0c      	ite	eq
 80080c0:	2301      	moveq	r3, #1
 80080c2:	2300      	movne	r3, #0
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	461a      	mov	r2, r3
 80080c8:	79fb      	ldrb	r3, [r7, #7]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d0c3      	beq.n	8008056 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080ce:	2300      	movs	r3, #0
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3710      	adds	r7, #16
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	4613      	mov	r3, r2
 80080e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	88fa      	ldrh	r2, [r7, #6]
 80080f0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	88fa      	ldrh	r2, [r7, #6]
 80080f6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2200      	movs	r2, #0
 80080fc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2222      	movs	r2, #34	; 0x22
 8008102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68fa      	ldr	r2, [r7, #12]
 8008114:	6812      	ldr	r2, [r2, #0]
 8008116:	68d2      	ldr	r2, [r2, #12]
 8008118:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800811c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	68fa      	ldr	r2, [r7, #12]
 8008124:	6812      	ldr	r2, [r2, #0]
 8008126:	6952      	ldr	r2, [r2, #20]
 8008128:	f042 0201 	orr.w	r2, r2, #1
 800812c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	68fa      	ldr	r2, [r7, #12]
 8008134:	6812      	ldr	r2, [r2, #0]
 8008136:	68d2      	ldr	r2, [r2, #12]
 8008138:	f042 0220 	orr.w	r2, r2, #32
 800813c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	3714      	adds	r7, #20
 8008144:	46bd      	mov	sp, r7
 8008146:	bc80      	pop	{r7}
 8008148:	4770      	bx	lr

0800814a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800814a:	b480      	push	{r7}
 800814c:	b083      	sub	sp, #12
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	6812      	ldr	r2, [r2, #0]
 800815a:	68d2      	ldr	r2, [r2, #12]
 800815c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008160:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	6812      	ldr	r2, [r2, #0]
 800816a:	6952      	ldr	r2, [r2, #20]
 800816c:	f022 0201 	bic.w	r2, r2, #1
 8008170:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008176:	2b01      	cmp	r3, #1
 8008178:	d107      	bne.n	800818a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	6812      	ldr	r2, [r2, #0]
 8008182:	68d2      	ldr	r2, [r2, #12]
 8008184:	f022 0210 	bic.w	r2, r2, #16
 8008188:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2220      	movs	r2, #32
 800818e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008198:	bf00      	nop
 800819a:	370c      	adds	r7, #12
 800819c:	46bd      	mov	sp, r7
 800819e:	bc80      	pop	{r7}
 80081a0:	4770      	bx	lr

080081a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b084      	sub	sp, #16
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2200      	movs	r2, #0
 80081b4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2200      	movs	r2, #0
 80081ba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f7f9 fb87 	bl	80018d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081c2:	bf00      	nop
 80081c4:	3710      	adds	r7, #16
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80081ca:	b480      	push	{r7}
 80081cc:	b085      	sub	sp, #20
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	2b21      	cmp	r3, #33	; 0x21
 80081dc:	d13d      	bne.n	800825a <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081e6:	d113      	bne.n	8008210 <UART_Transmit_IT+0x46>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d10f      	bne.n	8008210 <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a1b      	ldr	r3, [r3, #32]
 80081f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	8812      	ldrh	r2, [r2, #0]
 80081fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008202:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6a1b      	ldr	r3, [r3, #32]
 8008208:	1c9a      	adds	r2, r3, #2
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	621a      	str	r2, [r3, #32]
 800820e:	e008      	b.n	8008222 <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a1b      	ldr	r3, [r3, #32]
 8008218:	1c58      	adds	r0, r3, #1
 800821a:	6879      	ldr	r1, [r7, #4]
 800821c:	6208      	str	r0, [r1, #32]
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008226:	b29b      	uxth	r3, r3
 8008228:	3b01      	subs	r3, #1
 800822a:	b29b      	uxth	r3, r3
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	4619      	mov	r1, r3
 8008230:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10f      	bne.n	8008256 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	6812      	ldr	r2, [r2, #0]
 800823e:	68d2      	ldr	r2, [r2, #12]
 8008240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008244:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	6812      	ldr	r2, [r2, #0]
 800824e:	68d2      	ldr	r2, [r2, #12]
 8008250:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008254:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008256:	2300      	movs	r3, #0
 8008258:	e000      	b.n	800825c <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 800825a:	2302      	movs	r3, #2
  }
}
 800825c:	4618      	mov	r0, r3
 800825e:	3714      	adds	r7, #20
 8008260:	46bd      	mov	sp, r7
 8008262:	bc80      	pop	{r7}
 8008264:	4770      	bx	lr

08008266 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b082      	sub	sp, #8
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	6812      	ldr	r2, [r2, #0]
 8008276:	68d2      	ldr	r2, [r2, #12]
 8008278:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800827c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2220      	movs	r2, #32
 8008282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7ff fec8 	bl	800801c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	3708      	adds	r7, #8
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}

08008296 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008296:	b580      	push	{r7, lr}
 8008298:	b086      	sub	sp, #24
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b22      	cmp	r3, #34	; 0x22
 80082a8:	f040 8099 	bne.w	80083de <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082b4:	d117      	bne.n	80082e6 <UART_Receive_IT+0x50>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d113      	bne.n	80082e6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80082be:	2300      	movs	r3, #0
 80082c0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082d4:	b29a      	uxth	r2, r3
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082de:	1c9a      	adds	r2, r3, #2
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	629a      	str	r2, [r3, #40]	; 0x28
 80082e4:	e026      	b.n	8008334 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ea:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80082ec:	2300      	movs	r3, #0
 80082ee:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082f8:	d007      	beq.n	800830a <UART_Receive_IT+0x74>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10a      	bne.n	8008318 <UART_Receive_IT+0x82>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d106      	bne.n	8008318 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	b2da      	uxtb	r2, r3
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	701a      	strb	r2, [r3, #0]
 8008316:	e008      	b.n	800832a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	b2db      	uxtb	r3, r3
 8008320:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008324:	b2da      	uxtb	r2, r3
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832e:	1c5a      	adds	r2, r3, #1
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008338:	b29b      	uxth	r3, r3
 800833a:	3b01      	subs	r3, #1
 800833c:	b29b      	uxth	r3, r3
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	4619      	mov	r1, r3
 8008342:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008344:	2b00      	cmp	r3, #0
 8008346:	d148      	bne.n	80083da <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	6812      	ldr	r2, [r2, #0]
 8008350:	68d2      	ldr	r2, [r2, #12]
 8008352:	f022 0220 	bic.w	r2, r2, #32
 8008356:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	6812      	ldr	r2, [r2, #0]
 8008360:	68d2      	ldr	r2, [r2, #12]
 8008362:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008366:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	6812      	ldr	r2, [r2, #0]
 8008370:	6952      	ldr	r2, [r2, #20]
 8008372:	f022 0201 	bic.w	r2, r2, #1
 8008376:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2220      	movs	r2, #32
 800837c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008384:	2b01      	cmp	r3, #1
 8008386:	d123      	bne.n	80083d0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	6812      	ldr	r2, [r2, #0]
 8008396:	68d2      	ldr	r2, [r2, #12]
 8008398:	f022 0210 	bic.w	r2, r2, #16
 800839c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 0310 	and.w	r3, r3, #16
 80083a8:	2b10      	cmp	r3, #16
 80083aa:	d10a      	bne.n	80083c2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083ac:	2300      	movs	r3, #0
 80083ae:	60fb      	str	r3, [r7, #12]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	60fb      	str	r3, [r7, #12]
 80083c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083c6:	4619      	mov	r1, r3
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f7ff fe30 	bl	800802e <HAL_UARTEx_RxEventCallback>
 80083ce:	e002      	b.n	80083d6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f7f9 fa6b 	bl	80018ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80083d6:	2300      	movs	r3, #0
 80083d8:	e002      	b.n	80083e0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80083da:	2300      	movs	r3, #0
 80083dc:	e000      	b.n	80083e0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80083de:	2302      	movs	r3, #2
  }
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083e8:	b590      	push	{r4, r7, lr}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	6812      	ldr	r2, [r2, #0]
 80083f8:	6912      	ldr	r2, [r2, #16]
 80083fa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	68d2      	ldr	r2, [r2, #12]
 8008402:	430a      	orrs	r2, r1
 8008404:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	689a      	ldr	r2, [r3, #8]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	691b      	ldr	r3, [r3, #16]
 800840e:	431a      	orrs	r2, r3
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	695b      	ldr	r3, [r3, #20]
 8008414:	4313      	orrs	r3, r2
 8008416:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008426:	f023 030c 	bic.w	r3, r3, #12
 800842a:	68b9      	ldr	r1, [r7, #8]
 800842c:	430b      	orrs	r3, r1
 800842e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	6812      	ldr	r2, [r2, #0]
 8008438:	6952      	ldr	r2, [r2, #20]
 800843a:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	6992      	ldr	r2, [r2, #24]
 8008442:	430a      	orrs	r2, r1
 8008444:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a2c      	ldr	r2, [pc, #176]	; (80084fc <UART_SetConfig+0x114>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d103      	bne.n	8008458 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008450:	f7fe f9dc 	bl	800680c <HAL_RCC_GetPCLK2Freq>
 8008454:	60f8      	str	r0, [r7, #12]
 8008456:	e002      	b.n	800845e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008458:	f7fe f9c4 	bl	80067e4 <HAL_RCC_GetPCLK1Freq>
 800845c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6819      	ldr	r1, [r3, #0]
 8008462:	68fa      	ldr	r2, [r7, #12]
 8008464:	4613      	mov	r3, r2
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	4413      	add	r3, r2
 800846a:	009a      	lsls	r2, r3, #2
 800846c:	441a      	add	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	fbb2 f3f3 	udiv	r3, r2, r3
 8008478:	4a21      	ldr	r2, [pc, #132]	; (8008500 <UART_SetConfig+0x118>)
 800847a:	fba2 2303 	umull	r2, r3, r2, r3
 800847e:	095b      	lsrs	r3, r3, #5
 8008480:	0118      	lsls	r0, r3, #4
 8008482:	68fa      	ldr	r2, [r7, #12]
 8008484:	4613      	mov	r3, r2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	4413      	add	r3, r2
 800848a:	009a      	lsls	r2, r3, #2
 800848c:	441a      	add	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	fbb2 f2f3 	udiv	r2, r2, r3
 8008498:	4b19      	ldr	r3, [pc, #100]	; (8008500 <UART_SetConfig+0x118>)
 800849a:	fba3 4302 	umull	r4, r3, r3, r2
 800849e:	095b      	lsrs	r3, r3, #5
 80084a0:	2464      	movs	r4, #100	; 0x64
 80084a2:	fb04 f303 	mul.w	r3, r4, r3
 80084a6:	1ad3      	subs	r3, r2, r3
 80084a8:	011b      	lsls	r3, r3, #4
 80084aa:	3332      	adds	r3, #50	; 0x32
 80084ac:	4a14      	ldr	r2, [pc, #80]	; (8008500 <UART_SetConfig+0x118>)
 80084ae:	fba2 2303 	umull	r2, r3, r2, r3
 80084b2:	095b      	lsrs	r3, r3, #5
 80084b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80084b8:	4418      	add	r0, r3
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	4613      	mov	r3, r2
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	4413      	add	r3, r2
 80084c2:	009a      	lsls	r2, r3, #2
 80084c4:	441a      	add	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80084d0:	4b0b      	ldr	r3, [pc, #44]	; (8008500 <UART_SetConfig+0x118>)
 80084d2:	fba3 4302 	umull	r4, r3, r3, r2
 80084d6:	095b      	lsrs	r3, r3, #5
 80084d8:	2464      	movs	r4, #100	; 0x64
 80084da:	fb04 f303 	mul.w	r3, r4, r3
 80084de:	1ad3      	subs	r3, r2, r3
 80084e0:	011b      	lsls	r3, r3, #4
 80084e2:	3332      	adds	r3, #50	; 0x32
 80084e4:	4a06      	ldr	r2, [pc, #24]	; (8008500 <UART_SetConfig+0x118>)
 80084e6:	fba2 2303 	umull	r2, r3, r2, r3
 80084ea:	095b      	lsrs	r3, r3, #5
 80084ec:	f003 030f 	and.w	r3, r3, #15
 80084f0:	4403      	add	r3, r0
 80084f2:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 80084f4:	bf00      	nop
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd90      	pop	{r4, r7, pc}
 80084fc:	40013800 	.word	0x40013800
 8008500:	51eb851f 	.word	0x51eb851f

08008504 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008504:	480c      	ldr	r0, [pc, #48]	; (8008538 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008506:	490d      	ldr	r1, [pc, #52]	; (800853c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008508:	4a0d      	ldr	r2, [pc, #52]	; (8008540 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800850a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800850c:	e002      	b.n	8008514 <LoopCopyDataInit>

0800850e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800850e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008512:	3304      	adds	r3, #4

08008514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008518:	d3f9      	bcc.n	800850e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800851a:	4a0a      	ldr	r2, [pc, #40]	; (8008544 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800851c:	4c0a      	ldr	r4, [pc, #40]	; (8008548 <LoopFillZerobss+0x22>)
  movs r3, #0
 800851e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008520:	e001      	b.n	8008526 <LoopFillZerobss>

08008522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008524:	3204      	adds	r2, #4

08008526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008528:	d3fb      	bcc.n	8008522 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800852a:	f7fb f9cd 	bl	80038c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800852e:	f000 f815 	bl	800855c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008532:	f7fa f8db 	bl	80026ec <main>
  bx lr
 8008536:	4770      	bx	lr
  ldr r0, =_sdata
 8008538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800853c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8008540:	0800b498 	.word	0x0800b498
  ldr r2, =_sbss
 8008544:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8008548:	200006e4 	.word	0x200006e4

0800854c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800854c:	e7fe      	b.n	800854c <ADC1_2_IRQHandler>
	...

08008550 <__errno>:
 8008550:	4b01      	ldr	r3, [pc, #4]	; (8008558 <__errno+0x8>)
 8008552:	6818      	ldr	r0, [r3, #0]
 8008554:	4770      	bx	lr
 8008556:	bf00      	nop
 8008558:	2000000c 	.word	0x2000000c

0800855c <__libc_init_array>:
 800855c:	b570      	push	{r4, r5, r6, lr}
 800855e:	2500      	movs	r5, #0
 8008560:	4e0c      	ldr	r6, [pc, #48]	; (8008594 <__libc_init_array+0x38>)
 8008562:	4c0d      	ldr	r4, [pc, #52]	; (8008598 <__libc_init_array+0x3c>)
 8008564:	1ba4      	subs	r4, r4, r6
 8008566:	10a4      	asrs	r4, r4, #2
 8008568:	42a5      	cmp	r5, r4
 800856a:	d109      	bne.n	8008580 <__libc_init_array+0x24>
 800856c:	f002 fc2a 	bl	800adc4 <_init>
 8008570:	2500      	movs	r5, #0
 8008572:	4e0a      	ldr	r6, [pc, #40]	; (800859c <__libc_init_array+0x40>)
 8008574:	4c0a      	ldr	r4, [pc, #40]	; (80085a0 <__libc_init_array+0x44>)
 8008576:	1ba4      	subs	r4, r4, r6
 8008578:	10a4      	asrs	r4, r4, #2
 800857a:	42a5      	cmp	r5, r4
 800857c:	d105      	bne.n	800858a <__libc_init_array+0x2e>
 800857e:	bd70      	pop	{r4, r5, r6, pc}
 8008580:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008584:	4798      	blx	r3
 8008586:	3501      	adds	r5, #1
 8008588:	e7ee      	b.n	8008568 <__libc_init_array+0xc>
 800858a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800858e:	4798      	blx	r3
 8008590:	3501      	adds	r5, #1
 8008592:	e7f2      	b.n	800857a <__libc_init_array+0x1e>
 8008594:	0800b490 	.word	0x0800b490
 8008598:	0800b490 	.word	0x0800b490
 800859c:	0800b490 	.word	0x0800b490
 80085a0:	0800b494 	.word	0x0800b494

080085a4 <__locale_ctype_ptr>:
 80085a4:	4b04      	ldr	r3, [pc, #16]	; (80085b8 <__locale_ctype_ptr+0x14>)
 80085a6:	4a05      	ldr	r2, [pc, #20]	; (80085bc <__locale_ctype_ptr+0x18>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6a1b      	ldr	r3, [r3, #32]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	bf08      	it	eq
 80085b0:	4613      	moveq	r3, r2
 80085b2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80085b6:	4770      	bx	lr
 80085b8:	2000000c 	.word	0x2000000c
 80085bc:	20000070 	.word	0x20000070

080085c0 <__ascii_mbtowc>:
 80085c0:	b082      	sub	sp, #8
 80085c2:	b901      	cbnz	r1, 80085c6 <__ascii_mbtowc+0x6>
 80085c4:	a901      	add	r1, sp, #4
 80085c6:	b142      	cbz	r2, 80085da <__ascii_mbtowc+0x1a>
 80085c8:	b14b      	cbz	r3, 80085de <__ascii_mbtowc+0x1e>
 80085ca:	7813      	ldrb	r3, [r2, #0]
 80085cc:	600b      	str	r3, [r1, #0]
 80085ce:	7812      	ldrb	r2, [r2, #0]
 80085d0:	1c10      	adds	r0, r2, #0
 80085d2:	bf18      	it	ne
 80085d4:	2001      	movne	r0, #1
 80085d6:	b002      	add	sp, #8
 80085d8:	4770      	bx	lr
 80085da:	4610      	mov	r0, r2
 80085dc:	e7fb      	b.n	80085d6 <__ascii_mbtowc+0x16>
 80085de:	f06f 0001 	mvn.w	r0, #1
 80085e2:	e7f8      	b.n	80085d6 <__ascii_mbtowc+0x16>

080085e4 <memset>:
 80085e4:	4603      	mov	r3, r0
 80085e6:	4402      	add	r2, r0
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d100      	bne.n	80085ee <memset+0xa>
 80085ec:	4770      	bx	lr
 80085ee:	f803 1b01 	strb.w	r1, [r3], #1
 80085f2:	e7f9      	b.n	80085e8 <memset+0x4>

080085f4 <__cvt>:
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085fa:	461e      	mov	r6, r3
 80085fc:	bfbb      	ittet	lt
 80085fe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008602:	461e      	movlt	r6, r3
 8008604:	2300      	movge	r3, #0
 8008606:	232d      	movlt	r3, #45	; 0x2d
 8008608:	b088      	sub	sp, #32
 800860a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800860c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800860e:	f027 0720 	bic.w	r7, r7, #32
 8008612:	2f46      	cmp	r7, #70	; 0x46
 8008614:	4614      	mov	r4, r2
 8008616:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008618:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800861c:	700b      	strb	r3, [r1, #0]
 800861e:	d004      	beq.n	800862a <__cvt+0x36>
 8008620:	2f45      	cmp	r7, #69	; 0x45
 8008622:	d100      	bne.n	8008626 <__cvt+0x32>
 8008624:	3501      	adds	r5, #1
 8008626:	2302      	movs	r3, #2
 8008628:	e000      	b.n	800862c <__cvt+0x38>
 800862a:	2303      	movs	r3, #3
 800862c:	aa07      	add	r2, sp, #28
 800862e:	9204      	str	r2, [sp, #16]
 8008630:	aa06      	add	r2, sp, #24
 8008632:	9203      	str	r2, [sp, #12]
 8008634:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 8008638:	4622      	mov	r2, r4
 800863a:	4633      	mov	r3, r6
 800863c:	f000 fe14 	bl	8009268 <_dtoa_r>
 8008640:	2f47      	cmp	r7, #71	; 0x47
 8008642:	4680      	mov	r8, r0
 8008644:	d102      	bne.n	800864c <__cvt+0x58>
 8008646:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008648:	07db      	lsls	r3, r3, #31
 800864a:	d526      	bpl.n	800869a <__cvt+0xa6>
 800864c:	2f46      	cmp	r7, #70	; 0x46
 800864e:	eb08 0905 	add.w	r9, r8, r5
 8008652:	d111      	bne.n	8008678 <__cvt+0x84>
 8008654:	f898 3000 	ldrb.w	r3, [r8]
 8008658:	2b30      	cmp	r3, #48	; 0x30
 800865a:	d10a      	bne.n	8008672 <__cvt+0x7e>
 800865c:	2200      	movs	r2, #0
 800865e:	2300      	movs	r3, #0
 8008660:	4620      	mov	r0, r4
 8008662:	4631      	mov	r1, r6
 8008664:	f7f8 f99c 	bl	80009a0 <__aeabi_dcmpeq>
 8008668:	b918      	cbnz	r0, 8008672 <__cvt+0x7e>
 800866a:	f1c5 0501 	rsb	r5, r5, #1
 800866e:	f8ca 5000 	str.w	r5, [sl]
 8008672:	f8da 3000 	ldr.w	r3, [sl]
 8008676:	4499      	add	r9, r3
 8008678:	2200      	movs	r2, #0
 800867a:	2300      	movs	r3, #0
 800867c:	4620      	mov	r0, r4
 800867e:	4631      	mov	r1, r6
 8008680:	f7f8 f98e 	bl	80009a0 <__aeabi_dcmpeq>
 8008684:	b938      	cbnz	r0, 8008696 <__cvt+0xa2>
 8008686:	2230      	movs	r2, #48	; 0x30
 8008688:	9b07      	ldr	r3, [sp, #28]
 800868a:	4599      	cmp	r9, r3
 800868c:	d905      	bls.n	800869a <__cvt+0xa6>
 800868e:	1c59      	adds	r1, r3, #1
 8008690:	9107      	str	r1, [sp, #28]
 8008692:	701a      	strb	r2, [r3, #0]
 8008694:	e7f8      	b.n	8008688 <__cvt+0x94>
 8008696:	f8cd 901c 	str.w	r9, [sp, #28]
 800869a:	4640      	mov	r0, r8
 800869c:	9b07      	ldr	r3, [sp, #28]
 800869e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80086a0:	eba3 0308 	sub.w	r3, r3, r8
 80086a4:	6013      	str	r3, [r2, #0]
 80086a6:	b008      	add	sp, #32
 80086a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080086ac <__exponent>:
 80086ac:	4603      	mov	r3, r0
 80086ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086b0:	2900      	cmp	r1, #0
 80086b2:	f803 2b02 	strb.w	r2, [r3], #2
 80086b6:	bfb6      	itet	lt
 80086b8:	222d      	movlt	r2, #45	; 0x2d
 80086ba:	222b      	movge	r2, #43	; 0x2b
 80086bc:	4249      	neglt	r1, r1
 80086be:	2909      	cmp	r1, #9
 80086c0:	7042      	strb	r2, [r0, #1]
 80086c2:	dd21      	ble.n	8008708 <__exponent+0x5c>
 80086c4:	f10d 0207 	add.w	r2, sp, #7
 80086c8:	4617      	mov	r7, r2
 80086ca:	260a      	movs	r6, #10
 80086cc:	fb91 f5f6 	sdiv	r5, r1, r6
 80086d0:	fb06 1115 	mls	r1, r6, r5, r1
 80086d4:	2d09      	cmp	r5, #9
 80086d6:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80086da:	f802 1c01 	strb.w	r1, [r2, #-1]
 80086de:	f102 34ff 	add.w	r4, r2, #4294967295
 80086e2:	4629      	mov	r1, r5
 80086e4:	dc09      	bgt.n	80086fa <__exponent+0x4e>
 80086e6:	3130      	adds	r1, #48	; 0x30
 80086e8:	3a02      	subs	r2, #2
 80086ea:	f804 1c01 	strb.w	r1, [r4, #-1]
 80086ee:	42ba      	cmp	r2, r7
 80086f0:	461c      	mov	r4, r3
 80086f2:	d304      	bcc.n	80086fe <__exponent+0x52>
 80086f4:	1a20      	subs	r0, r4, r0
 80086f6:	b003      	add	sp, #12
 80086f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086fa:	4622      	mov	r2, r4
 80086fc:	e7e6      	b.n	80086cc <__exponent+0x20>
 80086fe:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008702:	f803 1b01 	strb.w	r1, [r3], #1
 8008706:	e7f2      	b.n	80086ee <__exponent+0x42>
 8008708:	2230      	movs	r2, #48	; 0x30
 800870a:	461c      	mov	r4, r3
 800870c:	4411      	add	r1, r2
 800870e:	f804 2b02 	strb.w	r2, [r4], #2
 8008712:	7059      	strb	r1, [r3, #1]
 8008714:	e7ee      	b.n	80086f4 <__exponent+0x48>
	...

08008718 <_printf_float>:
 8008718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800871c:	b091      	sub	sp, #68	; 0x44
 800871e:	460c      	mov	r4, r1
 8008720:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8008722:	4693      	mov	fp, r2
 8008724:	461e      	mov	r6, r3
 8008726:	4605      	mov	r5, r0
 8008728:	f001 fcee 	bl	800a108 <_localeconv_r>
 800872c:	6803      	ldr	r3, [r0, #0]
 800872e:	4618      	mov	r0, r3
 8008730:	9309      	str	r3, [sp, #36]	; 0x24
 8008732:	f7f7 fd0d 	bl	8000150 <strlen>
 8008736:	2300      	movs	r3, #0
 8008738:	930e      	str	r3, [sp, #56]	; 0x38
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	900a      	str	r0, [sp, #40]	; 0x28
 800873e:	3307      	adds	r3, #7
 8008740:	f023 0307 	bic.w	r3, r3, #7
 8008744:	f103 0208 	add.w	r2, r3, #8
 8008748:	f894 8018 	ldrb.w	r8, [r4, #24]
 800874c:	f8d4 a000 	ldr.w	sl, [r4]
 8008750:	603a      	str	r2, [r7, #0]
 8008752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008756:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800875a:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 800875e:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8008760:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008764:	930b      	str	r3, [sp, #44]	; 0x2c
 8008766:	f04f 32ff 	mov.w	r2, #4294967295
 800876a:	4ba6      	ldr	r3, [pc, #664]	; (8008a04 <_printf_float+0x2ec>)
 800876c:	4638      	mov	r0, r7
 800876e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008770:	f7f8 f948 	bl	8000a04 <__aeabi_dcmpun>
 8008774:	2800      	cmp	r0, #0
 8008776:	f040 81f7 	bne.w	8008b68 <_printf_float+0x450>
 800877a:	f04f 32ff 	mov.w	r2, #4294967295
 800877e:	4ba1      	ldr	r3, [pc, #644]	; (8008a04 <_printf_float+0x2ec>)
 8008780:	4638      	mov	r0, r7
 8008782:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008784:	f7f8 f920 	bl	80009c8 <__aeabi_dcmple>
 8008788:	2800      	cmp	r0, #0
 800878a:	f040 81ed 	bne.w	8008b68 <_printf_float+0x450>
 800878e:	2200      	movs	r2, #0
 8008790:	2300      	movs	r3, #0
 8008792:	4638      	mov	r0, r7
 8008794:	4649      	mov	r1, r9
 8008796:	f7f8 f90d 	bl	80009b4 <__aeabi_dcmplt>
 800879a:	b110      	cbz	r0, 80087a2 <_printf_float+0x8a>
 800879c:	232d      	movs	r3, #45	; 0x2d
 800879e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087a2:	4b99      	ldr	r3, [pc, #612]	; (8008a08 <_printf_float+0x2f0>)
 80087a4:	4f99      	ldr	r7, [pc, #612]	; (8008a0c <_printf_float+0x2f4>)
 80087a6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80087aa:	bf98      	it	ls
 80087ac:	461f      	movls	r7, r3
 80087ae:	2303      	movs	r3, #3
 80087b0:	f04f 0900 	mov.w	r9, #0
 80087b4:	6123      	str	r3, [r4, #16]
 80087b6:	f02a 0304 	bic.w	r3, sl, #4
 80087ba:	6023      	str	r3, [r4, #0]
 80087bc:	9600      	str	r6, [sp, #0]
 80087be:	465b      	mov	r3, fp
 80087c0:	aa0f      	add	r2, sp, #60	; 0x3c
 80087c2:	4621      	mov	r1, r4
 80087c4:	4628      	mov	r0, r5
 80087c6:	f000 f9df 	bl	8008b88 <_printf_common>
 80087ca:	3001      	adds	r0, #1
 80087cc:	f040 809a 	bne.w	8008904 <_printf_float+0x1ec>
 80087d0:	f04f 30ff 	mov.w	r0, #4294967295
 80087d4:	b011      	add	sp, #68	; 0x44
 80087d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087da:	6862      	ldr	r2, [r4, #4]
 80087dc:	a80e      	add	r0, sp, #56	; 0x38
 80087de:	1c53      	adds	r3, r2, #1
 80087e0:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 80087e4:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 80087e8:	d141      	bne.n	800886e <_printf_float+0x156>
 80087ea:	2206      	movs	r2, #6
 80087ec:	6062      	str	r2, [r4, #4]
 80087ee:	2100      	movs	r1, #0
 80087f0:	6023      	str	r3, [r4, #0]
 80087f2:	9301      	str	r3, [sp, #4]
 80087f4:	6863      	ldr	r3, [r4, #4]
 80087f6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80087fa:	9005      	str	r0, [sp, #20]
 80087fc:	9202      	str	r2, [sp, #8]
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	463a      	mov	r2, r7
 8008802:	464b      	mov	r3, r9
 8008804:	9106      	str	r1, [sp, #24]
 8008806:	f8cd 8010 	str.w	r8, [sp, #16]
 800880a:	f8cd e00c 	str.w	lr, [sp, #12]
 800880e:	4628      	mov	r0, r5
 8008810:	f7ff fef0 	bl	80085f4 <__cvt>
 8008814:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8008818:	2b47      	cmp	r3, #71	; 0x47
 800881a:	4607      	mov	r7, r0
 800881c:	d109      	bne.n	8008832 <_printf_float+0x11a>
 800881e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008820:	1cd8      	adds	r0, r3, #3
 8008822:	db02      	blt.n	800882a <_printf_float+0x112>
 8008824:	6862      	ldr	r2, [r4, #4]
 8008826:	4293      	cmp	r3, r2
 8008828:	dd59      	ble.n	80088de <_printf_float+0x1c6>
 800882a:	f1a8 0802 	sub.w	r8, r8, #2
 800882e:	fa5f f888 	uxtb.w	r8, r8
 8008832:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8008836:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008838:	d836      	bhi.n	80088a8 <_printf_float+0x190>
 800883a:	3901      	subs	r1, #1
 800883c:	4642      	mov	r2, r8
 800883e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008842:	910d      	str	r1, [sp, #52]	; 0x34
 8008844:	f7ff ff32 	bl	80086ac <__exponent>
 8008848:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800884a:	4681      	mov	r9, r0
 800884c:	1883      	adds	r3, r0, r2
 800884e:	2a01      	cmp	r2, #1
 8008850:	6123      	str	r3, [r4, #16]
 8008852:	dc02      	bgt.n	800885a <_printf_float+0x142>
 8008854:	6822      	ldr	r2, [r4, #0]
 8008856:	07d1      	lsls	r1, r2, #31
 8008858:	d501      	bpl.n	800885e <_printf_float+0x146>
 800885a:	3301      	adds	r3, #1
 800885c:	6123      	str	r3, [r4, #16]
 800885e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0aa      	beq.n	80087bc <_printf_float+0xa4>
 8008866:	232d      	movs	r3, #45	; 0x2d
 8008868:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800886c:	e7a6      	b.n	80087bc <_printf_float+0xa4>
 800886e:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8008872:	d002      	beq.n	800887a <_printf_float+0x162>
 8008874:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008878:	d1b9      	bne.n	80087ee <_printf_float+0xd6>
 800887a:	b19a      	cbz	r2, 80088a4 <_printf_float+0x18c>
 800887c:	2100      	movs	r1, #0
 800887e:	9106      	str	r1, [sp, #24]
 8008880:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8008884:	e88d 000c 	stmia.w	sp, {r2, r3}
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	9005      	str	r0, [sp, #20]
 800888c:	463a      	mov	r2, r7
 800888e:	f8cd 8010 	str.w	r8, [sp, #16]
 8008892:	f8cd e00c 	str.w	lr, [sp, #12]
 8008896:	9102      	str	r1, [sp, #8]
 8008898:	464b      	mov	r3, r9
 800889a:	4628      	mov	r0, r5
 800889c:	f7ff feaa 	bl	80085f4 <__cvt>
 80088a0:	4607      	mov	r7, r0
 80088a2:	e7bc      	b.n	800881e <_printf_float+0x106>
 80088a4:	2201      	movs	r2, #1
 80088a6:	e7a1      	b.n	80087ec <_printf_float+0xd4>
 80088a8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80088ac:	d119      	bne.n	80088e2 <_printf_float+0x1ca>
 80088ae:	2900      	cmp	r1, #0
 80088b0:	6863      	ldr	r3, [r4, #4]
 80088b2:	dd0c      	ble.n	80088ce <_printf_float+0x1b6>
 80088b4:	6121      	str	r1, [r4, #16]
 80088b6:	b913      	cbnz	r3, 80088be <_printf_float+0x1a6>
 80088b8:	6822      	ldr	r2, [r4, #0]
 80088ba:	07d2      	lsls	r2, r2, #31
 80088bc:	d502      	bpl.n	80088c4 <_printf_float+0x1ac>
 80088be:	3301      	adds	r3, #1
 80088c0:	440b      	add	r3, r1
 80088c2:	6123      	str	r3, [r4, #16]
 80088c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088c6:	f04f 0900 	mov.w	r9, #0
 80088ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80088cc:	e7c7      	b.n	800885e <_printf_float+0x146>
 80088ce:	b913      	cbnz	r3, 80088d6 <_printf_float+0x1be>
 80088d0:	6822      	ldr	r2, [r4, #0]
 80088d2:	07d0      	lsls	r0, r2, #31
 80088d4:	d501      	bpl.n	80088da <_printf_float+0x1c2>
 80088d6:	3302      	adds	r3, #2
 80088d8:	e7f3      	b.n	80088c2 <_printf_float+0x1aa>
 80088da:	2301      	movs	r3, #1
 80088dc:	e7f1      	b.n	80088c2 <_printf_float+0x1aa>
 80088de:	f04f 0867 	mov.w	r8, #103	; 0x67
 80088e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80088e6:	4293      	cmp	r3, r2
 80088e8:	db05      	blt.n	80088f6 <_printf_float+0x1de>
 80088ea:	6822      	ldr	r2, [r4, #0]
 80088ec:	6123      	str	r3, [r4, #16]
 80088ee:	07d1      	lsls	r1, r2, #31
 80088f0:	d5e8      	bpl.n	80088c4 <_printf_float+0x1ac>
 80088f2:	3301      	adds	r3, #1
 80088f4:	e7e5      	b.n	80088c2 <_printf_float+0x1aa>
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	bfcc      	ite	gt
 80088fa:	2301      	movgt	r3, #1
 80088fc:	f1c3 0302 	rsble	r3, r3, #2
 8008900:	4413      	add	r3, r2
 8008902:	e7de      	b.n	80088c2 <_printf_float+0x1aa>
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	055a      	lsls	r2, r3, #21
 8008908:	d407      	bmi.n	800891a <_printf_float+0x202>
 800890a:	6923      	ldr	r3, [r4, #16]
 800890c:	463a      	mov	r2, r7
 800890e:	4659      	mov	r1, fp
 8008910:	4628      	mov	r0, r5
 8008912:	47b0      	blx	r6
 8008914:	3001      	adds	r0, #1
 8008916:	d12a      	bne.n	800896e <_printf_float+0x256>
 8008918:	e75a      	b.n	80087d0 <_printf_float+0xb8>
 800891a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800891e:	f240 80dc 	bls.w	8008ada <_printf_float+0x3c2>
 8008922:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008926:	2200      	movs	r2, #0
 8008928:	2300      	movs	r3, #0
 800892a:	f7f8 f839 	bl	80009a0 <__aeabi_dcmpeq>
 800892e:	2800      	cmp	r0, #0
 8008930:	d039      	beq.n	80089a6 <_printf_float+0x28e>
 8008932:	2301      	movs	r3, #1
 8008934:	4a36      	ldr	r2, [pc, #216]	; (8008a10 <_printf_float+0x2f8>)
 8008936:	4659      	mov	r1, fp
 8008938:	4628      	mov	r0, r5
 800893a:	47b0      	blx	r6
 800893c:	3001      	adds	r0, #1
 800893e:	f43f af47 	beq.w	80087d0 <_printf_float+0xb8>
 8008942:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008944:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008946:	429a      	cmp	r2, r3
 8008948:	db02      	blt.n	8008950 <_printf_float+0x238>
 800894a:	6823      	ldr	r3, [r4, #0]
 800894c:	07d8      	lsls	r0, r3, #31
 800894e:	d50e      	bpl.n	800896e <_printf_float+0x256>
 8008950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008952:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008954:	4659      	mov	r1, fp
 8008956:	4628      	mov	r0, r5
 8008958:	47b0      	blx	r6
 800895a:	3001      	adds	r0, #1
 800895c:	f43f af38 	beq.w	80087d0 <_printf_float+0xb8>
 8008960:	2700      	movs	r7, #0
 8008962:	f104 081a 	add.w	r8, r4, #26
 8008966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008968:	3b01      	subs	r3, #1
 800896a:	429f      	cmp	r7, r3
 800896c:	db11      	blt.n	8008992 <_printf_float+0x27a>
 800896e:	6823      	ldr	r3, [r4, #0]
 8008970:	079f      	lsls	r7, r3, #30
 8008972:	d508      	bpl.n	8008986 <_printf_float+0x26e>
 8008974:	2700      	movs	r7, #0
 8008976:	f104 0819 	add.w	r8, r4, #25
 800897a:	68e3      	ldr	r3, [r4, #12]
 800897c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800897e:	1a9b      	subs	r3, r3, r2
 8008980:	429f      	cmp	r7, r3
 8008982:	f2c0 80e7 	blt.w	8008b54 <_printf_float+0x43c>
 8008986:	68e0      	ldr	r0, [r4, #12]
 8008988:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800898a:	4298      	cmp	r0, r3
 800898c:	bfb8      	it	lt
 800898e:	4618      	movlt	r0, r3
 8008990:	e720      	b.n	80087d4 <_printf_float+0xbc>
 8008992:	2301      	movs	r3, #1
 8008994:	4642      	mov	r2, r8
 8008996:	4659      	mov	r1, fp
 8008998:	4628      	mov	r0, r5
 800899a:	47b0      	blx	r6
 800899c:	3001      	adds	r0, #1
 800899e:	f43f af17 	beq.w	80087d0 <_printf_float+0xb8>
 80089a2:	3701      	adds	r7, #1
 80089a4:	e7df      	b.n	8008966 <_printf_float+0x24e>
 80089a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	dc33      	bgt.n	8008a14 <_printf_float+0x2fc>
 80089ac:	2301      	movs	r3, #1
 80089ae:	4a18      	ldr	r2, [pc, #96]	; (8008a10 <_printf_float+0x2f8>)
 80089b0:	4659      	mov	r1, fp
 80089b2:	4628      	mov	r0, r5
 80089b4:	47b0      	blx	r6
 80089b6:	3001      	adds	r0, #1
 80089b8:	f43f af0a 	beq.w	80087d0 <_printf_float+0xb8>
 80089bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089be:	b923      	cbnz	r3, 80089ca <_printf_float+0x2b2>
 80089c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089c2:	b913      	cbnz	r3, 80089ca <_printf_float+0x2b2>
 80089c4:	6823      	ldr	r3, [r4, #0]
 80089c6:	07d9      	lsls	r1, r3, #31
 80089c8:	d5d1      	bpl.n	800896e <_printf_float+0x256>
 80089ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089ce:	4659      	mov	r1, fp
 80089d0:	4628      	mov	r0, r5
 80089d2:	47b0      	blx	r6
 80089d4:	3001      	adds	r0, #1
 80089d6:	f43f aefb 	beq.w	80087d0 <_printf_float+0xb8>
 80089da:	f04f 0800 	mov.w	r8, #0
 80089de:	f104 091a 	add.w	r9, r4, #26
 80089e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089e4:	425b      	negs	r3, r3
 80089e6:	4598      	cmp	r8, r3
 80089e8:	db01      	blt.n	80089ee <_printf_float+0x2d6>
 80089ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089ec:	e78e      	b.n	800890c <_printf_float+0x1f4>
 80089ee:	2301      	movs	r3, #1
 80089f0:	464a      	mov	r2, r9
 80089f2:	4659      	mov	r1, fp
 80089f4:	4628      	mov	r0, r5
 80089f6:	47b0      	blx	r6
 80089f8:	3001      	adds	r0, #1
 80089fa:	f43f aee9 	beq.w	80087d0 <_printf_float+0xb8>
 80089fe:	f108 0801 	add.w	r8, r8, #1
 8008a02:	e7ee      	b.n	80089e2 <_printf_float+0x2ca>
 8008a04:	7fefffff 	.word	0x7fefffff
 8008a08:	0800b1de 	.word	0x0800b1de
 8008a0c:	0800b1e2 	.word	0x0800b1e2
 8008a10:	0800b1ee 	.word	0x0800b1ee
 8008a14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	bfa8      	it	ge
 8008a1c:	461a      	movge	r2, r3
 8008a1e:	2a00      	cmp	r2, #0
 8008a20:	4690      	mov	r8, r2
 8008a22:	dc36      	bgt.n	8008a92 <_printf_float+0x37a>
 8008a24:	f04f 0a00 	mov.w	sl, #0
 8008a28:	f104 031a 	add.w	r3, r4, #26
 8008a2c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8008a30:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a32:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8008a36:	eba9 0308 	sub.w	r3, r9, r8
 8008a3a:	459a      	cmp	sl, r3
 8008a3c:	db31      	blt.n	8008aa2 <_printf_float+0x38a>
 8008a3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a42:	429a      	cmp	r2, r3
 8008a44:	db38      	blt.n	8008ab8 <_printf_float+0x3a0>
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	07da      	lsls	r2, r3, #31
 8008a4a:	d435      	bmi.n	8008ab8 <_printf_float+0x3a0>
 8008a4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a4e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008a50:	eba3 0209 	sub.w	r2, r3, r9
 8008a54:	eba3 0801 	sub.w	r8, r3, r1
 8008a58:	4590      	cmp	r8, r2
 8008a5a:	bfa8      	it	ge
 8008a5c:	4690      	movge	r8, r2
 8008a5e:	f1b8 0f00 	cmp.w	r8, #0
 8008a62:	dc31      	bgt.n	8008ac8 <_printf_float+0x3b0>
 8008a64:	2700      	movs	r7, #0
 8008a66:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8008a6a:	f104 091a 	add.w	r9, r4, #26
 8008a6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a72:	1a9b      	subs	r3, r3, r2
 8008a74:	eba3 0308 	sub.w	r3, r3, r8
 8008a78:	429f      	cmp	r7, r3
 8008a7a:	f6bf af78 	bge.w	800896e <_printf_float+0x256>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	464a      	mov	r2, r9
 8008a82:	4659      	mov	r1, fp
 8008a84:	4628      	mov	r0, r5
 8008a86:	47b0      	blx	r6
 8008a88:	3001      	adds	r0, #1
 8008a8a:	f43f aea1 	beq.w	80087d0 <_printf_float+0xb8>
 8008a8e:	3701      	adds	r7, #1
 8008a90:	e7ed      	b.n	8008a6e <_printf_float+0x356>
 8008a92:	4613      	mov	r3, r2
 8008a94:	4659      	mov	r1, fp
 8008a96:	463a      	mov	r2, r7
 8008a98:	4628      	mov	r0, r5
 8008a9a:	47b0      	blx	r6
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	d1c1      	bne.n	8008a24 <_printf_float+0x30c>
 8008aa0:	e696      	b.n	80087d0 <_printf_float+0xb8>
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008aa6:	4659      	mov	r1, fp
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	47b0      	blx	r6
 8008aac:	3001      	adds	r0, #1
 8008aae:	f43f ae8f 	beq.w	80087d0 <_printf_float+0xb8>
 8008ab2:	f10a 0a01 	add.w	sl, sl, #1
 8008ab6:	e7bc      	b.n	8008a32 <_printf_float+0x31a>
 8008ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008abc:	4659      	mov	r1, fp
 8008abe:	4628      	mov	r0, r5
 8008ac0:	47b0      	blx	r6
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	d1c2      	bne.n	8008a4c <_printf_float+0x334>
 8008ac6:	e683      	b.n	80087d0 <_printf_float+0xb8>
 8008ac8:	4643      	mov	r3, r8
 8008aca:	eb07 0209 	add.w	r2, r7, r9
 8008ace:	4659      	mov	r1, fp
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b0      	blx	r6
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	d1c5      	bne.n	8008a64 <_printf_float+0x34c>
 8008ad8:	e67a      	b.n	80087d0 <_printf_float+0xb8>
 8008ada:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008adc:	2a01      	cmp	r2, #1
 8008ade:	dc01      	bgt.n	8008ae4 <_printf_float+0x3cc>
 8008ae0:	07db      	lsls	r3, r3, #31
 8008ae2:	d534      	bpl.n	8008b4e <_printf_float+0x436>
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	463a      	mov	r2, r7
 8008ae8:	4659      	mov	r1, fp
 8008aea:	4628      	mov	r0, r5
 8008aec:	47b0      	blx	r6
 8008aee:	3001      	adds	r0, #1
 8008af0:	f43f ae6e 	beq.w	80087d0 <_printf_float+0xb8>
 8008af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008af8:	4659      	mov	r1, fp
 8008afa:	4628      	mov	r0, r5
 8008afc:	47b0      	blx	r6
 8008afe:	3001      	adds	r0, #1
 8008b00:	f43f ae66 	beq.w	80087d0 <_printf_float+0xb8>
 8008b04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b08:	2200      	movs	r2, #0
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	f7f7 ff48 	bl	80009a0 <__aeabi_dcmpeq>
 8008b10:	b150      	cbz	r0, 8008b28 <_printf_float+0x410>
 8008b12:	2700      	movs	r7, #0
 8008b14:	f104 081a 	add.w	r8, r4, #26
 8008b18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	429f      	cmp	r7, r3
 8008b1e:	db0c      	blt.n	8008b3a <_printf_float+0x422>
 8008b20:	464b      	mov	r3, r9
 8008b22:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b26:	e6f2      	b.n	800890e <_printf_float+0x1f6>
 8008b28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b2a:	1c7a      	adds	r2, r7, #1
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	4659      	mov	r1, fp
 8008b30:	4628      	mov	r0, r5
 8008b32:	47b0      	blx	r6
 8008b34:	3001      	adds	r0, #1
 8008b36:	d1f3      	bne.n	8008b20 <_printf_float+0x408>
 8008b38:	e64a      	b.n	80087d0 <_printf_float+0xb8>
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	4642      	mov	r2, r8
 8008b3e:	4659      	mov	r1, fp
 8008b40:	4628      	mov	r0, r5
 8008b42:	47b0      	blx	r6
 8008b44:	3001      	adds	r0, #1
 8008b46:	f43f ae43 	beq.w	80087d0 <_printf_float+0xb8>
 8008b4a:	3701      	adds	r7, #1
 8008b4c:	e7e4      	b.n	8008b18 <_printf_float+0x400>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	463a      	mov	r2, r7
 8008b52:	e7ec      	b.n	8008b2e <_printf_float+0x416>
 8008b54:	2301      	movs	r3, #1
 8008b56:	4642      	mov	r2, r8
 8008b58:	4659      	mov	r1, fp
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	47b0      	blx	r6
 8008b5e:	3001      	adds	r0, #1
 8008b60:	f43f ae36 	beq.w	80087d0 <_printf_float+0xb8>
 8008b64:	3701      	adds	r7, #1
 8008b66:	e708      	b.n	800897a <_printf_float+0x262>
 8008b68:	463a      	mov	r2, r7
 8008b6a:	464b      	mov	r3, r9
 8008b6c:	4638      	mov	r0, r7
 8008b6e:	4649      	mov	r1, r9
 8008b70:	f7f7 ff48 	bl	8000a04 <__aeabi_dcmpun>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	f43f ae30 	beq.w	80087da <_printf_float+0xc2>
 8008b7a:	4b01      	ldr	r3, [pc, #4]	; (8008b80 <_printf_float+0x468>)
 8008b7c:	4f01      	ldr	r7, [pc, #4]	; (8008b84 <_printf_float+0x46c>)
 8008b7e:	e612      	b.n	80087a6 <_printf_float+0x8e>
 8008b80:	0800b1e6 	.word	0x0800b1e6
 8008b84:	0800b1ea 	.word	0x0800b1ea

08008b88 <_printf_common>:
 8008b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b8c:	4691      	mov	r9, r2
 8008b8e:	461f      	mov	r7, r3
 8008b90:	688a      	ldr	r2, [r1, #8]
 8008b92:	690b      	ldr	r3, [r1, #16]
 8008b94:	4606      	mov	r6, r0
 8008b96:	4293      	cmp	r3, r2
 8008b98:	bfb8      	it	lt
 8008b9a:	4613      	movlt	r3, r2
 8008b9c:	f8c9 3000 	str.w	r3, [r9]
 8008ba0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008baa:	b112      	cbz	r2, 8008bb2 <_printf_common+0x2a>
 8008bac:	3301      	adds	r3, #1
 8008bae:	f8c9 3000 	str.w	r3, [r9]
 8008bb2:	6823      	ldr	r3, [r4, #0]
 8008bb4:	0699      	lsls	r1, r3, #26
 8008bb6:	bf42      	ittt	mi
 8008bb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008bbc:	3302      	addmi	r3, #2
 8008bbe:	f8c9 3000 	strmi.w	r3, [r9]
 8008bc2:	6825      	ldr	r5, [r4, #0]
 8008bc4:	f015 0506 	ands.w	r5, r5, #6
 8008bc8:	d107      	bne.n	8008bda <_printf_common+0x52>
 8008bca:	f104 0a19 	add.w	sl, r4, #25
 8008bce:	68e3      	ldr	r3, [r4, #12]
 8008bd0:	f8d9 2000 	ldr.w	r2, [r9]
 8008bd4:	1a9b      	subs	r3, r3, r2
 8008bd6:	429d      	cmp	r5, r3
 8008bd8:	db2a      	blt.n	8008c30 <_printf_common+0xa8>
 8008bda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008bde:	6822      	ldr	r2, [r4, #0]
 8008be0:	3300      	adds	r3, #0
 8008be2:	bf18      	it	ne
 8008be4:	2301      	movne	r3, #1
 8008be6:	0692      	lsls	r2, r2, #26
 8008be8:	d42f      	bmi.n	8008c4a <_printf_common+0xc2>
 8008bea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008bee:	4639      	mov	r1, r7
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	47c0      	blx	r8
 8008bf4:	3001      	adds	r0, #1
 8008bf6:	d022      	beq.n	8008c3e <_printf_common+0xb6>
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	68e5      	ldr	r5, [r4, #12]
 8008bfc:	f003 0306 	and.w	r3, r3, #6
 8008c00:	2b04      	cmp	r3, #4
 8008c02:	bf18      	it	ne
 8008c04:	2500      	movne	r5, #0
 8008c06:	f8d9 2000 	ldr.w	r2, [r9]
 8008c0a:	f04f 0900 	mov.w	r9, #0
 8008c0e:	bf08      	it	eq
 8008c10:	1aad      	subeq	r5, r5, r2
 8008c12:	68a3      	ldr	r3, [r4, #8]
 8008c14:	6922      	ldr	r2, [r4, #16]
 8008c16:	bf08      	it	eq
 8008c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	bfc4      	itt	gt
 8008c20:	1a9b      	subgt	r3, r3, r2
 8008c22:	18ed      	addgt	r5, r5, r3
 8008c24:	341a      	adds	r4, #26
 8008c26:	454d      	cmp	r5, r9
 8008c28:	d11b      	bne.n	8008c62 <_printf_common+0xda>
 8008c2a:	2000      	movs	r0, #0
 8008c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c30:	2301      	movs	r3, #1
 8008c32:	4652      	mov	r2, sl
 8008c34:	4639      	mov	r1, r7
 8008c36:	4630      	mov	r0, r6
 8008c38:	47c0      	blx	r8
 8008c3a:	3001      	adds	r0, #1
 8008c3c:	d103      	bne.n	8008c46 <_printf_common+0xbe>
 8008c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c46:	3501      	adds	r5, #1
 8008c48:	e7c1      	b.n	8008bce <_printf_common+0x46>
 8008c4a:	2030      	movs	r0, #48	; 0x30
 8008c4c:	18e1      	adds	r1, r4, r3
 8008c4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c52:	1c5a      	adds	r2, r3, #1
 8008c54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c58:	4422      	add	r2, r4
 8008c5a:	3302      	adds	r3, #2
 8008c5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c60:	e7c3      	b.n	8008bea <_printf_common+0x62>
 8008c62:	2301      	movs	r3, #1
 8008c64:	4622      	mov	r2, r4
 8008c66:	4639      	mov	r1, r7
 8008c68:	4630      	mov	r0, r6
 8008c6a:	47c0      	blx	r8
 8008c6c:	3001      	adds	r0, #1
 8008c6e:	d0e6      	beq.n	8008c3e <_printf_common+0xb6>
 8008c70:	f109 0901 	add.w	r9, r9, #1
 8008c74:	e7d7      	b.n	8008c26 <_printf_common+0x9e>
	...

08008c78 <_printf_i>:
 8008c78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008c7c:	4617      	mov	r7, r2
 8008c7e:	7e0a      	ldrb	r2, [r1, #24]
 8008c80:	b085      	sub	sp, #20
 8008c82:	2a6e      	cmp	r2, #110	; 0x6e
 8008c84:	4698      	mov	r8, r3
 8008c86:	4606      	mov	r6, r0
 8008c88:	460c      	mov	r4, r1
 8008c8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c8c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008c90:	f000 80bc 	beq.w	8008e0c <_printf_i+0x194>
 8008c94:	d81a      	bhi.n	8008ccc <_printf_i+0x54>
 8008c96:	2a63      	cmp	r2, #99	; 0x63
 8008c98:	d02e      	beq.n	8008cf8 <_printf_i+0x80>
 8008c9a:	d80a      	bhi.n	8008cb2 <_printf_i+0x3a>
 8008c9c:	2a00      	cmp	r2, #0
 8008c9e:	f000 80c8 	beq.w	8008e32 <_printf_i+0x1ba>
 8008ca2:	2a58      	cmp	r2, #88	; 0x58
 8008ca4:	f000 808a 	beq.w	8008dbc <_printf_i+0x144>
 8008ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008cb0:	e02a      	b.n	8008d08 <_printf_i+0x90>
 8008cb2:	2a64      	cmp	r2, #100	; 0x64
 8008cb4:	d001      	beq.n	8008cba <_printf_i+0x42>
 8008cb6:	2a69      	cmp	r2, #105	; 0x69
 8008cb8:	d1f6      	bne.n	8008ca8 <_printf_i+0x30>
 8008cba:	6821      	ldr	r1, [r4, #0]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008cc2:	d023      	beq.n	8008d0c <_printf_i+0x94>
 8008cc4:	1d11      	adds	r1, r2, #4
 8008cc6:	6019      	str	r1, [r3, #0]
 8008cc8:	6813      	ldr	r3, [r2, #0]
 8008cca:	e027      	b.n	8008d1c <_printf_i+0xa4>
 8008ccc:	2a73      	cmp	r2, #115	; 0x73
 8008cce:	f000 80b4 	beq.w	8008e3a <_printf_i+0x1c2>
 8008cd2:	d808      	bhi.n	8008ce6 <_printf_i+0x6e>
 8008cd4:	2a6f      	cmp	r2, #111	; 0x6f
 8008cd6:	d02a      	beq.n	8008d2e <_printf_i+0xb6>
 8008cd8:	2a70      	cmp	r2, #112	; 0x70
 8008cda:	d1e5      	bne.n	8008ca8 <_printf_i+0x30>
 8008cdc:	680a      	ldr	r2, [r1, #0]
 8008cde:	f042 0220 	orr.w	r2, r2, #32
 8008ce2:	600a      	str	r2, [r1, #0]
 8008ce4:	e003      	b.n	8008cee <_printf_i+0x76>
 8008ce6:	2a75      	cmp	r2, #117	; 0x75
 8008ce8:	d021      	beq.n	8008d2e <_printf_i+0xb6>
 8008cea:	2a78      	cmp	r2, #120	; 0x78
 8008cec:	d1dc      	bne.n	8008ca8 <_printf_i+0x30>
 8008cee:	2278      	movs	r2, #120	; 0x78
 8008cf0:	496f      	ldr	r1, [pc, #444]	; (8008eb0 <_printf_i+0x238>)
 8008cf2:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008cf6:	e064      	b.n	8008dc2 <_printf_i+0x14a>
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008cfe:	1d11      	adds	r1, r2, #4
 8008d00:	6019      	str	r1, [r3, #0]
 8008d02:	6813      	ldr	r3, [r2, #0]
 8008d04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e0a3      	b.n	8008e54 <_printf_i+0x1dc>
 8008d0c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008d10:	f102 0104 	add.w	r1, r2, #4
 8008d14:	6019      	str	r1, [r3, #0]
 8008d16:	d0d7      	beq.n	8008cc8 <_printf_i+0x50>
 8008d18:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	da03      	bge.n	8008d28 <_printf_i+0xb0>
 8008d20:	222d      	movs	r2, #45	; 0x2d
 8008d22:	425b      	negs	r3, r3
 8008d24:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008d28:	4962      	ldr	r1, [pc, #392]	; (8008eb4 <_printf_i+0x23c>)
 8008d2a:	220a      	movs	r2, #10
 8008d2c:	e017      	b.n	8008d5e <_printf_i+0xe6>
 8008d2e:	6820      	ldr	r0, [r4, #0]
 8008d30:	6819      	ldr	r1, [r3, #0]
 8008d32:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008d36:	d003      	beq.n	8008d40 <_printf_i+0xc8>
 8008d38:	1d08      	adds	r0, r1, #4
 8008d3a:	6018      	str	r0, [r3, #0]
 8008d3c:	680b      	ldr	r3, [r1, #0]
 8008d3e:	e006      	b.n	8008d4e <_printf_i+0xd6>
 8008d40:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d44:	f101 0004 	add.w	r0, r1, #4
 8008d48:	6018      	str	r0, [r3, #0]
 8008d4a:	d0f7      	beq.n	8008d3c <_printf_i+0xc4>
 8008d4c:	880b      	ldrh	r3, [r1, #0]
 8008d4e:	2a6f      	cmp	r2, #111	; 0x6f
 8008d50:	bf14      	ite	ne
 8008d52:	220a      	movne	r2, #10
 8008d54:	2208      	moveq	r2, #8
 8008d56:	4957      	ldr	r1, [pc, #348]	; (8008eb4 <_printf_i+0x23c>)
 8008d58:	2000      	movs	r0, #0
 8008d5a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008d5e:	6865      	ldr	r5, [r4, #4]
 8008d60:	2d00      	cmp	r5, #0
 8008d62:	60a5      	str	r5, [r4, #8]
 8008d64:	f2c0 809c 	blt.w	8008ea0 <_printf_i+0x228>
 8008d68:	6820      	ldr	r0, [r4, #0]
 8008d6a:	f020 0004 	bic.w	r0, r0, #4
 8008d6e:	6020      	str	r0, [r4, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d13f      	bne.n	8008df4 <_printf_i+0x17c>
 8008d74:	2d00      	cmp	r5, #0
 8008d76:	f040 8095 	bne.w	8008ea4 <_printf_i+0x22c>
 8008d7a:	4675      	mov	r5, lr
 8008d7c:	2a08      	cmp	r2, #8
 8008d7e:	d10b      	bne.n	8008d98 <_printf_i+0x120>
 8008d80:	6823      	ldr	r3, [r4, #0]
 8008d82:	07da      	lsls	r2, r3, #31
 8008d84:	d508      	bpl.n	8008d98 <_printf_i+0x120>
 8008d86:	6923      	ldr	r3, [r4, #16]
 8008d88:	6862      	ldr	r2, [r4, #4]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	bfde      	ittt	le
 8008d8e:	2330      	movle	r3, #48	; 0x30
 8008d90:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008d94:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008d98:	ebae 0305 	sub.w	r3, lr, r5
 8008d9c:	6123      	str	r3, [r4, #16]
 8008d9e:	f8cd 8000 	str.w	r8, [sp]
 8008da2:	463b      	mov	r3, r7
 8008da4:	aa03      	add	r2, sp, #12
 8008da6:	4621      	mov	r1, r4
 8008da8:	4630      	mov	r0, r6
 8008daa:	f7ff feed 	bl	8008b88 <_printf_common>
 8008dae:	3001      	adds	r0, #1
 8008db0:	d155      	bne.n	8008e5e <_printf_i+0x1e6>
 8008db2:	f04f 30ff 	mov.w	r0, #4294967295
 8008db6:	b005      	add	sp, #20
 8008db8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008dbc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008dc0:	493c      	ldr	r1, [pc, #240]	; (8008eb4 <_printf_i+0x23c>)
 8008dc2:	6822      	ldr	r2, [r4, #0]
 8008dc4:	6818      	ldr	r0, [r3, #0]
 8008dc6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008dca:	f100 0504 	add.w	r5, r0, #4
 8008dce:	601d      	str	r5, [r3, #0]
 8008dd0:	d001      	beq.n	8008dd6 <_printf_i+0x15e>
 8008dd2:	6803      	ldr	r3, [r0, #0]
 8008dd4:	e002      	b.n	8008ddc <_printf_i+0x164>
 8008dd6:	0655      	lsls	r5, r2, #25
 8008dd8:	d5fb      	bpl.n	8008dd2 <_printf_i+0x15a>
 8008dda:	8803      	ldrh	r3, [r0, #0]
 8008ddc:	07d0      	lsls	r0, r2, #31
 8008dde:	bf44      	itt	mi
 8008de0:	f042 0220 	orrmi.w	r2, r2, #32
 8008de4:	6022      	strmi	r2, [r4, #0]
 8008de6:	b91b      	cbnz	r3, 8008df0 <_printf_i+0x178>
 8008de8:	6822      	ldr	r2, [r4, #0]
 8008dea:	f022 0220 	bic.w	r2, r2, #32
 8008dee:	6022      	str	r2, [r4, #0]
 8008df0:	2210      	movs	r2, #16
 8008df2:	e7b1      	b.n	8008d58 <_printf_i+0xe0>
 8008df4:	4675      	mov	r5, lr
 8008df6:	fbb3 f0f2 	udiv	r0, r3, r2
 8008dfa:	fb02 3310 	mls	r3, r2, r0, r3
 8008dfe:	5ccb      	ldrb	r3, [r1, r3]
 8008e00:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008e04:	4603      	mov	r3, r0
 8008e06:	2800      	cmp	r0, #0
 8008e08:	d1f5      	bne.n	8008df6 <_printf_i+0x17e>
 8008e0a:	e7b7      	b.n	8008d7c <_printf_i+0x104>
 8008e0c:	6808      	ldr	r0, [r1, #0]
 8008e0e:	681a      	ldr	r2, [r3, #0]
 8008e10:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008e14:	6949      	ldr	r1, [r1, #20]
 8008e16:	d004      	beq.n	8008e22 <_printf_i+0x1aa>
 8008e18:	1d10      	adds	r0, r2, #4
 8008e1a:	6018      	str	r0, [r3, #0]
 8008e1c:	6813      	ldr	r3, [r2, #0]
 8008e1e:	6019      	str	r1, [r3, #0]
 8008e20:	e007      	b.n	8008e32 <_printf_i+0x1ba>
 8008e22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e26:	f102 0004 	add.w	r0, r2, #4
 8008e2a:	6018      	str	r0, [r3, #0]
 8008e2c:	6813      	ldr	r3, [r2, #0]
 8008e2e:	d0f6      	beq.n	8008e1e <_printf_i+0x1a6>
 8008e30:	8019      	strh	r1, [r3, #0]
 8008e32:	2300      	movs	r3, #0
 8008e34:	4675      	mov	r5, lr
 8008e36:	6123      	str	r3, [r4, #16]
 8008e38:	e7b1      	b.n	8008d9e <_printf_i+0x126>
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	1d11      	adds	r1, r2, #4
 8008e3e:	6019      	str	r1, [r3, #0]
 8008e40:	6815      	ldr	r5, [r2, #0]
 8008e42:	2100      	movs	r1, #0
 8008e44:	6862      	ldr	r2, [r4, #4]
 8008e46:	4628      	mov	r0, r5
 8008e48:	f001 f9d8 	bl	800a1fc <memchr>
 8008e4c:	b108      	cbz	r0, 8008e52 <_printf_i+0x1da>
 8008e4e:	1b40      	subs	r0, r0, r5
 8008e50:	6060      	str	r0, [r4, #4]
 8008e52:	6863      	ldr	r3, [r4, #4]
 8008e54:	6123      	str	r3, [r4, #16]
 8008e56:	2300      	movs	r3, #0
 8008e58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e5c:	e79f      	b.n	8008d9e <_printf_i+0x126>
 8008e5e:	6923      	ldr	r3, [r4, #16]
 8008e60:	462a      	mov	r2, r5
 8008e62:	4639      	mov	r1, r7
 8008e64:	4630      	mov	r0, r6
 8008e66:	47c0      	blx	r8
 8008e68:	3001      	adds	r0, #1
 8008e6a:	d0a2      	beq.n	8008db2 <_printf_i+0x13a>
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	079b      	lsls	r3, r3, #30
 8008e70:	d507      	bpl.n	8008e82 <_printf_i+0x20a>
 8008e72:	2500      	movs	r5, #0
 8008e74:	f104 0919 	add.w	r9, r4, #25
 8008e78:	68e3      	ldr	r3, [r4, #12]
 8008e7a:	9a03      	ldr	r2, [sp, #12]
 8008e7c:	1a9b      	subs	r3, r3, r2
 8008e7e:	429d      	cmp	r5, r3
 8008e80:	db05      	blt.n	8008e8e <_printf_i+0x216>
 8008e82:	68e0      	ldr	r0, [r4, #12]
 8008e84:	9b03      	ldr	r3, [sp, #12]
 8008e86:	4298      	cmp	r0, r3
 8008e88:	bfb8      	it	lt
 8008e8a:	4618      	movlt	r0, r3
 8008e8c:	e793      	b.n	8008db6 <_printf_i+0x13e>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	464a      	mov	r2, r9
 8008e92:	4639      	mov	r1, r7
 8008e94:	4630      	mov	r0, r6
 8008e96:	47c0      	blx	r8
 8008e98:	3001      	adds	r0, #1
 8008e9a:	d08a      	beq.n	8008db2 <_printf_i+0x13a>
 8008e9c:	3501      	adds	r5, #1
 8008e9e:	e7eb      	b.n	8008e78 <_printf_i+0x200>
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1a7      	bne.n	8008df4 <_printf_i+0x17c>
 8008ea4:	780b      	ldrb	r3, [r1, #0]
 8008ea6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008eaa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008eae:	e765      	b.n	8008d7c <_printf_i+0x104>
 8008eb0:	0800b201 	.word	0x0800b201
 8008eb4:	0800b1f0 	.word	0x0800b1f0

08008eb8 <iprintf>:
 8008eb8:	b40f      	push	{r0, r1, r2, r3}
 8008eba:	4b0a      	ldr	r3, [pc, #40]	; (8008ee4 <iprintf+0x2c>)
 8008ebc:	b513      	push	{r0, r1, r4, lr}
 8008ebe:	681c      	ldr	r4, [r3, #0]
 8008ec0:	b124      	cbz	r4, 8008ecc <iprintf+0x14>
 8008ec2:	69a3      	ldr	r3, [r4, #24]
 8008ec4:	b913      	cbnz	r3, 8008ecc <iprintf+0x14>
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	f001 f894 	bl	8009ff4 <__sinit>
 8008ecc:	ab05      	add	r3, sp, #20
 8008ece:	9a04      	ldr	r2, [sp, #16]
 8008ed0:	68a1      	ldr	r1, [r4, #8]
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	9301      	str	r3, [sp, #4]
 8008ed6:	f001 fd5b 	bl	800a990 <_vfiprintf_r>
 8008eda:	b002      	add	sp, #8
 8008edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ee0:	b004      	add	sp, #16
 8008ee2:	4770      	bx	lr
 8008ee4:	2000000c 	.word	0x2000000c

08008ee8 <_puts_r>:
 8008ee8:	b570      	push	{r4, r5, r6, lr}
 8008eea:	460e      	mov	r6, r1
 8008eec:	4605      	mov	r5, r0
 8008eee:	b118      	cbz	r0, 8008ef8 <_puts_r+0x10>
 8008ef0:	6983      	ldr	r3, [r0, #24]
 8008ef2:	b90b      	cbnz	r3, 8008ef8 <_puts_r+0x10>
 8008ef4:	f001 f87e 	bl	8009ff4 <__sinit>
 8008ef8:	69ab      	ldr	r3, [r5, #24]
 8008efa:	68ac      	ldr	r4, [r5, #8]
 8008efc:	b913      	cbnz	r3, 8008f04 <_puts_r+0x1c>
 8008efe:	4628      	mov	r0, r5
 8008f00:	f001 f878 	bl	8009ff4 <__sinit>
 8008f04:	4b23      	ldr	r3, [pc, #140]	; (8008f94 <_puts_r+0xac>)
 8008f06:	429c      	cmp	r4, r3
 8008f08:	d117      	bne.n	8008f3a <_puts_r+0x52>
 8008f0a:	686c      	ldr	r4, [r5, #4]
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	071b      	lsls	r3, r3, #28
 8008f10:	d51d      	bpl.n	8008f4e <_puts_r+0x66>
 8008f12:	6923      	ldr	r3, [r4, #16]
 8008f14:	b1db      	cbz	r3, 8008f4e <_puts_r+0x66>
 8008f16:	3e01      	subs	r6, #1
 8008f18:	68a3      	ldr	r3, [r4, #8]
 8008f1a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f1e:	3b01      	subs	r3, #1
 8008f20:	60a3      	str	r3, [r4, #8]
 8008f22:	b9e9      	cbnz	r1, 8008f60 <_puts_r+0x78>
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	da2e      	bge.n	8008f86 <_puts_r+0x9e>
 8008f28:	4622      	mov	r2, r4
 8008f2a:	210a      	movs	r1, #10
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	f000 f83f 	bl	8008fb0 <__swbuf_r>
 8008f32:	3001      	adds	r0, #1
 8008f34:	d011      	beq.n	8008f5a <_puts_r+0x72>
 8008f36:	200a      	movs	r0, #10
 8008f38:	bd70      	pop	{r4, r5, r6, pc}
 8008f3a:	4b17      	ldr	r3, [pc, #92]	; (8008f98 <_puts_r+0xb0>)
 8008f3c:	429c      	cmp	r4, r3
 8008f3e:	d101      	bne.n	8008f44 <_puts_r+0x5c>
 8008f40:	68ac      	ldr	r4, [r5, #8]
 8008f42:	e7e3      	b.n	8008f0c <_puts_r+0x24>
 8008f44:	4b15      	ldr	r3, [pc, #84]	; (8008f9c <_puts_r+0xb4>)
 8008f46:	429c      	cmp	r4, r3
 8008f48:	bf08      	it	eq
 8008f4a:	68ec      	ldreq	r4, [r5, #12]
 8008f4c:	e7de      	b.n	8008f0c <_puts_r+0x24>
 8008f4e:	4621      	mov	r1, r4
 8008f50:	4628      	mov	r0, r5
 8008f52:	f000 f88d 	bl	8009070 <__swsetup_r>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d0dd      	beq.n	8008f16 <_puts_r+0x2e>
 8008f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f5e:	bd70      	pop	{r4, r5, r6, pc}
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	da04      	bge.n	8008f6e <_puts_r+0x86>
 8008f64:	69a2      	ldr	r2, [r4, #24]
 8008f66:	4293      	cmp	r3, r2
 8008f68:	db06      	blt.n	8008f78 <_puts_r+0x90>
 8008f6a:	290a      	cmp	r1, #10
 8008f6c:	d004      	beq.n	8008f78 <_puts_r+0x90>
 8008f6e:	6823      	ldr	r3, [r4, #0]
 8008f70:	1c5a      	adds	r2, r3, #1
 8008f72:	6022      	str	r2, [r4, #0]
 8008f74:	7019      	strb	r1, [r3, #0]
 8008f76:	e7cf      	b.n	8008f18 <_puts_r+0x30>
 8008f78:	4622      	mov	r2, r4
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	f000 f818 	bl	8008fb0 <__swbuf_r>
 8008f80:	3001      	adds	r0, #1
 8008f82:	d1c9      	bne.n	8008f18 <_puts_r+0x30>
 8008f84:	e7e9      	b.n	8008f5a <_puts_r+0x72>
 8008f86:	200a      	movs	r0, #10
 8008f88:	6823      	ldr	r3, [r4, #0]
 8008f8a:	1c5a      	adds	r2, r3, #1
 8008f8c:	6022      	str	r2, [r4, #0]
 8008f8e:	7018      	strb	r0, [r3, #0]
 8008f90:	bd70      	pop	{r4, r5, r6, pc}
 8008f92:	bf00      	nop
 8008f94:	0800b340 	.word	0x0800b340
 8008f98:	0800b360 	.word	0x0800b360
 8008f9c:	0800b320 	.word	0x0800b320

08008fa0 <puts>:
 8008fa0:	4b02      	ldr	r3, [pc, #8]	; (8008fac <puts+0xc>)
 8008fa2:	4601      	mov	r1, r0
 8008fa4:	6818      	ldr	r0, [r3, #0]
 8008fa6:	f7ff bf9f 	b.w	8008ee8 <_puts_r>
 8008faa:	bf00      	nop
 8008fac:	2000000c 	.word	0x2000000c

08008fb0 <__swbuf_r>:
 8008fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fb2:	460e      	mov	r6, r1
 8008fb4:	4614      	mov	r4, r2
 8008fb6:	4605      	mov	r5, r0
 8008fb8:	b118      	cbz	r0, 8008fc2 <__swbuf_r+0x12>
 8008fba:	6983      	ldr	r3, [r0, #24]
 8008fbc:	b90b      	cbnz	r3, 8008fc2 <__swbuf_r+0x12>
 8008fbe:	f001 f819 	bl	8009ff4 <__sinit>
 8008fc2:	4b21      	ldr	r3, [pc, #132]	; (8009048 <__swbuf_r+0x98>)
 8008fc4:	429c      	cmp	r4, r3
 8008fc6:	d12a      	bne.n	800901e <__swbuf_r+0x6e>
 8008fc8:	686c      	ldr	r4, [r5, #4]
 8008fca:	69a3      	ldr	r3, [r4, #24]
 8008fcc:	60a3      	str	r3, [r4, #8]
 8008fce:	89a3      	ldrh	r3, [r4, #12]
 8008fd0:	071a      	lsls	r2, r3, #28
 8008fd2:	d52e      	bpl.n	8009032 <__swbuf_r+0x82>
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	b363      	cbz	r3, 8009032 <__swbuf_r+0x82>
 8008fd8:	6923      	ldr	r3, [r4, #16]
 8008fda:	6820      	ldr	r0, [r4, #0]
 8008fdc:	b2f6      	uxtb	r6, r6
 8008fde:	1ac0      	subs	r0, r0, r3
 8008fe0:	6963      	ldr	r3, [r4, #20]
 8008fe2:	4637      	mov	r7, r6
 8008fe4:	4298      	cmp	r0, r3
 8008fe6:	db04      	blt.n	8008ff2 <__swbuf_r+0x42>
 8008fe8:	4621      	mov	r1, r4
 8008fea:	4628      	mov	r0, r5
 8008fec:	f000 ff98 	bl	8009f20 <_fflush_r>
 8008ff0:	bb28      	cbnz	r0, 800903e <__swbuf_r+0x8e>
 8008ff2:	68a3      	ldr	r3, [r4, #8]
 8008ff4:	3001      	adds	r0, #1
 8008ff6:	3b01      	subs	r3, #1
 8008ff8:	60a3      	str	r3, [r4, #8]
 8008ffa:	6823      	ldr	r3, [r4, #0]
 8008ffc:	1c5a      	adds	r2, r3, #1
 8008ffe:	6022      	str	r2, [r4, #0]
 8009000:	701e      	strb	r6, [r3, #0]
 8009002:	6963      	ldr	r3, [r4, #20]
 8009004:	4298      	cmp	r0, r3
 8009006:	d004      	beq.n	8009012 <__swbuf_r+0x62>
 8009008:	89a3      	ldrh	r3, [r4, #12]
 800900a:	07db      	lsls	r3, r3, #31
 800900c:	d519      	bpl.n	8009042 <__swbuf_r+0x92>
 800900e:	2e0a      	cmp	r6, #10
 8009010:	d117      	bne.n	8009042 <__swbuf_r+0x92>
 8009012:	4621      	mov	r1, r4
 8009014:	4628      	mov	r0, r5
 8009016:	f000 ff83 	bl	8009f20 <_fflush_r>
 800901a:	b190      	cbz	r0, 8009042 <__swbuf_r+0x92>
 800901c:	e00f      	b.n	800903e <__swbuf_r+0x8e>
 800901e:	4b0b      	ldr	r3, [pc, #44]	; (800904c <__swbuf_r+0x9c>)
 8009020:	429c      	cmp	r4, r3
 8009022:	d101      	bne.n	8009028 <__swbuf_r+0x78>
 8009024:	68ac      	ldr	r4, [r5, #8]
 8009026:	e7d0      	b.n	8008fca <__swbuf_r+0x1a>
 8009028:	4b09      	ldr	r3, [pc, #36]	; (8009050 <__swbuf_r+0xa0>)
 800902a:	429c      	cmp	r4, r3
 800902c:	bf08      	it	eq
 800902e:	68ec      	ldreq	r4, [r5, #12]
 8009030:	e7cb      	b.n	8008fca <__swbuf_r+0x1a>
 8009032:	4621      	mov	r1, r4
 8009034:	4628      	mov	r0, r5
 8009036:	f000 f81b 	bl	8009070 <__swsetup_r>
 800903a:	2800      	cmp	r0, #0
 800903c:	d0cc      	beq.n	8008fd8 <__swbuf_r+0x28>
 800903e:	f04f 37ff 	mov.w	r7, #4294967295
 8009042:	4638      	mov	r0, r7
 8009044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009046:	bf00      	nop
 8009048:	0800b340 	.word	0x0800b340
 800904c:	0800b360 	.word	0x0800b360
 8009050:	0800b320 	.word	0x0800b320

08009054 <__ascii_wctomb>:
 8009054:	b149      	cbz	r1, 800906a <__ascii_wctomb+0x16>
 8009056:	2aff      	cmp	r2, #255	; 0xff
 8009058:	bf8b      	itete	hi
 800905a:	238a      	movhi	r3, #138	; 0x8a
 800905c:	700a      	strbls	r2, [r1, #0]
 800905e:	6003      	strhi	r3, [r0, #0]
 8009060:	2001      	movls	r0, #1
 8009062:	bf88      	it	hi
 8009064:	f04f 30ff 	movhi.w	r0, #4294967295
 8009068:	4770      	bx	lr
 800906a:	4608      	mov	r0, r1
 800906c:	4770      	bx	lr
	...

08009070 <__swsetup_r>:
 8009070:	4b32      	ldr	r3, [pc, #200]	; (800913c <__swsetup_r+0xcc>)
 8009072:	b570      	push	{r4, r5, r6, lr}
 8009074:	681d      	ldr	r5, [r3, #0]
 8009076:	4606      	mov	r6, r0
 8009078:	460c      	mov	r4, r1
 800907a:	b125      	cbz	r5, 8009086 <__swsetup_r+0x16>
 800907c:	69ab      	ldr	r3, [r5, #24]
 800907e:	b913      	cbnz	r3, 8009086 <__swsetup_r+0x16>
 8009080:	4628      	mov	r0, r5
 8009082:	f000 ffb7 	bl	8009ff4 <__sinit>
 8009086:	4b2e      	ldr	r3, [pc, #184]	; (8009140 <__swsetup_r+0xd0>)
 8009088:	429c      	cmp	r4, r3
 800908a:	d10f      	bne.n	80090ac <__swsetup_r+0x3c>
 800908c:	686c      	ldr	r4, [r5, #4]
 800908e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009092:	b29a      	uxth	r2, r3
 8009094:	0715      	lsls	r5, r2, #28
 8009096:	d42c      	bmi.n	80090f2 <__swsetup_r+0x82>
 8009098:	06d0      	lsls	r0, r2, #27
 800909a:	d411      	bmi.n	80090c0 <__swsetup_r+0x50>
 800909c:	2209      	movs	r2, #9
 800909e:	6032      	str	r2, [r6, #0]
 80090a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090a4:	81a3      	strh	r3, [r4, #12]
 80090a6:	f04f 30ff 	mov.w	r0, #4294967295
 80090aa:	bd70      	pop	{r4, r5, r6, pc}
 80090ac:	4b25      	ldr	r3, [pc, #148]	; (8009144 <__swsetup_r+0xd4>)
 80090ae:	429c      	cmp	r4, r3
 80090b0:	d101      	bne.n	80090b6 <__swsetup_r+0x46>
 80090b2:	68ac      	ldr	r4, [r5, #8]
 80090b4:	e7eb      	b.n	800908e <__swsetup_r+0x1e>
 80090b6:	4b24      	ldr	r3, [pc, #144]	; (8009148 <__swsetup_r+0xd8>)
 80090b8:	429c      	cmp	r4, r3
 80090ba:	bf08      	it	eq
 80090bc:	68ec      	ldreq	r4, [r5, #12]
 80090be:	e7e6      	b.n	800908e <__swsetup_r+0x1e>
 80090c0:	0751      	lsls	r1, r2, #29
 80090c2:	d512      	bpl.n	80090ea <__swsetup_r+0x7a>
 80090c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090c6:	b141      	cbz	r1, 80090da <__swsetup_r+0x6a>
 80090c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090cc:	4299      	cmp	r1, r3
 80090ce:	d002      	beq.n	80090d6 <__swsetup_r+0x66>
 80090d0:	4630      	mov	r0, r6
 80090d2:	f001 fb8b 	bl	800a7ec <_free_r>
 80090d6:	2300      	movs	r3, #0
 80090d8:	6363      	str	r3, [r4, #52]	; 0x34
 80090da:	89a3      	ldrh	r3, [r4, #12]
 80090dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090e0:	81a3      	strh	r3, [r4, #12]
 80090e2:	2300      	movs	r3, #0
 80090e4:	6063      	str	r3, [r4, #4]
 80090e6:	6923      	ldr	r3, [r4, #16]
 80090e8:	6023      	str	r3, [r4, #0]
 80090ea:	89a3      	ldrh	r3, [r4, #12]
 80090ec:	f043 0308 	orr.w	r3, r3, #8
 80090f0:	81a3      	strh	r3, [r4, #12]
 80090f2:	6923      	ldr	r3, [r4, #16]
 80090f4:	b94b      	cbnz	r3, 800910a <__swsetup_r+0x9a>
 80090f6:	89a3      	ldrh	r3, [r4, #12]
 80090f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009100:	d003      	beq.n	800910a <__swsetup_r+0x9a>
 8009102:	4621      	mov	r1, r4
 8009104:	4630      	mov	r0, r6
 8009106:	f001 f831 	bl	800a16c <__smakebuf_r>
 800910a:	89a2      	ldrh	r2, [r4, #12]
 800910c:	f012 0301 	ands.w	r3, r2, #1
 8009110:	d00c      	beq.n	800912c <__swsetup_r+0xbc>
 8009112:	2300      	movs	r3, #0
 8009114:	60a3      	str	r3, [r4, #8]
 8009116:	6963      	ldr	r3, [r4, #20]
 8009118:	425b      	negs	r3, r3
 800911a:	61a3      	str	r3, [r4, #24]
 800911c:	6923      	ldr	r3, [r4, #16]
 800911e:	b953      	cbnz	r3, 8009136 <__swsetup_r+0xc6>
 8009120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009124:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009128:	d1ba      	bne.n	80090a0 <__swsetup_r+0x30>
 800912a:	bd70      	pop	{r4, r5, r6, pc}
 800912c:	0792      	lsls	r2, r2, #30
 800912e:	bf58      	it	pl
 8009130:	6963      	ldrpl	r3, [r4, #20]
 8009132:	60a3      	str	r3, [r4, #8]
 8009134:	e7f2      	b.n	800911c <__swsetup_r+0xac>
 8009136:	2000      	movs	r0, #0
 8009138:	e7f7      	b.n	800912a <__swsetup_r+0xba>
 800913a:	bf00      	nop
 800913c:	2000000c 	.word	0x2000000c
 8009140:	0800b340 	.word	0x0800b340
 8009144:	0800b360 	.word	0x0800b360
 8009148:	0800b320 	.word	0x0800b320

0800914c <quorem>:
 800914c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009150:	6903      	ldr	r3, [r0, #16]
 8009152:	690c      	ldr	r4, [r1, #16]
 8009154:	4680      	mov	r8, r0
 8009156:	429c      	cmp	r4, r3
 8009158:	f300 8082 	bgt.w	8009260 <quorem+0x114>
 800915c:	3c01      	subs	r4, #1
 800915e:	f101 0714 	add.w	r7, r1, #20
 8009162:	f100 0614 	add.w	r6, r0, #20
 8009166:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800916a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800916e:	3501      	adds	r5, #1
 8009170:	fbb0 f5f5 	udiv	r5, r0, r5
 8009174:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8009178:	eb06 030e 	add.w	r3, r6, lr
 800917c:	eb07 090e 	add.w	r9, r7, lr
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	b38d      	cbz	r5, 80091e8 <quorem+0x9c>
 8009184:	f04f 0a00 	mov.w	sl, #0
 8009188:	4638      	mov	r0, r7
 800918a:	46b4      	mov	ip, r6
 800918c:	46d3      	mov	fp, sl
 800918e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009192:	b293      	uxth	r3, r2
 8009194:	fb05 a303 	mla	r3, r5, r3, sl
 8009198:	0c12      	lsrs	r2, r2, #16
 800919a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800919e:	fb05 a202 	mla	r2, r5, r2, sl
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	ebab 0303 	sub.w	r3, fp, r3
 80091a8:	f8bc b000 	ldrh.w	fp, [ip]
 80091ac:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80091b0:	445b      	add	r3, fp
 80091b2:	fa1f fb82 	uxth.w	fp, r2
 80091b6:	f8dc 2000 	ldr.w	r2, [ip]
 80091ba:	4581      	cmp	r9, r0
 80091bc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80091c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091ca:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80091ce:	f84c 3b04 	str.w	r3, [ip], #4
 80091d2:	d2dc      	bcs.n	800918e <quorem+0x42>
 80091d4:	f856 300e 	ldr.w	r3, [r6, lr]
 80091d8:	b933      	cbnz	r3, 80091e8 <quorem+0x9c>
 80091da:	9b01      	ldr	r3, [sp, #4]
 80091dc:	3b04      	subs	r3, #4
 80091de:	429e      	cmp	r6, r3
 80091e0:	461a      	mov	r2, r3
 80091e2:	d331      	bcc.n	8009248 <quorem+0xfc>
 80091e4:	f8c8 4010 	str.w	r4, [r8, #16]
 80091e8:	4640      	mov	r0, r8
 80091ea:	f001 fa28 	bl	800a63e <__mcmp>
 80091ee:	2800      	cmp	r0, #0
 80091f0:	db26      	blt.n	8009240 <quorem+0xf4>
 80091f2:	4630      	mov	r0, r6
 80091f4:	f04f 0e00 	mov.w	lr, #0
 80091f8:	3501      	adds	r5, #1
 80091fa:	f857 1b04 	ldr.w	r1, [r7], #4
 80091fe:	f8d0 c000 	ldr.w	ip, [r0]
 8009202:	b28b      	uxth	r3, r1
 8009204:	ebae 0303 	sub.w	r3, lr, r3
 8009208:	fa1f f28c 	uxth.w	r2, ip
 800920c:	4413      	add	r3, r2
 800920e:	0c0a      	lsrs	r2, r1, #16
 8009210:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009214:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009218:	b29b      	uxth	r3, r3
 800921a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800921e:	45b9      	cmp	r9, r7
 8009220:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009224:	f840 3b04 	str.w	r3, [r0], #4
 8009228:	d2e7      	bcs.n	80091fa <quorem+0xae>
 800922a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800922e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009232:	b92a      	cbnz	r2, 8009240 <quorem+0xf4>
 8009234:	3b04      	subs	r3, #4
 8009236:	429e      	cmp	r6, r3
 8009238:	461a      	mov	r2, r3
 800923a:	d30b      	bcc.n	8009254 <quorem+0x108>
 800923c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009240:	4628      	mov	r0, r5
 8009242:	b003      	add	sp, #12
 8009244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009248:	6812      	ldr	r2, [r2, #0]
 800924a:	3b04      	subs	r3, #4
 800924c:	2a00      	cmp	r2, #0
 800924e:	d1c9      	bne.n	80091e4 <quorem+0x98>
 8009250:	3c01      	subs	r4, #1
 8009252:	e7c4      	b.n	80091de <quorem+0x92>
 8009254:	6812      	ldr	r2, [r2, #0]
 8009256:	3b04      	subs	r3, #4
 8009258:	2a00      	cmp	r2, #0
 800925a:	d1ef      	bne.n	800923c <quorem+0xf0>
 800925c:	3c01      	subs	r4, #1
 800925e:	e7ea      	b.n	8009236 <quorem+0xea>
 8009260:	2000      	movs	r0, #0
 8009262:	e7ee      	b.n	8009242 <quorem+0xf6>
 8009264:	0000      	movs	r0, r0
	...

08009268 <_dtoa_r>:
 8009268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800926e:	b095      	sub	sp, #84	; 0x54
 8009270:	4604      	mov	r4, r0
 8009272:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8009274:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009278:	b93e      	cbnz	r6, 800928a <_dtoa_r+0x22>
 800927a:	2010      	movs	r0, #16
 800927c:	f000 ffb6 	bl	800a1ec <malloc>
 8009280:	6260      	str	r0, [r4, #36]	; 0x24
 8009282:	6046      	str	r6, [r0, #4]
 8009284:	6086      	str	r6, [r0, #8]
 8009286:	6006      	str	r6, [r0, #0]
 8009288:	60c6      	str	r6, [r0, #12]
 800928a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800928c:	6819      	ldr	r1, [r3, #0]
 800928e:	b151      	cbz	r1, 80092a6 <_dtoa_r+0x3e>
 8009290:	685a      	ldr	r2, [r3, #4]
 8009292:	2301      	movs	r3, #1
 8009294:	4093      	lsls	r3, r2
 8009296:	604a      	str	r2, [r1, #4]
 8009298:	608b      	str	r3, [r1, #8]
 800929a:	4620      	mov	r0, r4
 800929c:	f000 fffb 	bl	800a296 <_Bfree>
 80092a0:	2200      	movs	r2, #0
 80092a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092a4:	601a      	str	r2, [r3, #0]
 80092a6:	9b03      	ldr	r3, [sp, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	bfb7      	itett	lt
 80092ac:	2301      	movlt	r3, #1
 80092ae:	2300      	movge	r3, #0
 80092b0:	602b      	strlt	r3, [r5, #0]
 80092b2:	9b03      	ldrlt	r3, [sp, #12]
 80092b4:	bfae      	itee	ge
 80092b6:	602b      	strge	r3, [r5, #0]
 80092b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80092bc:	9303      	strlt	r3, [sp, #12]
 80092be:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80092c2:	4bab      	ldr	r3, [pc, #684]	; (8009570 <_dtoa_r+0x308>)
 80092c4:	ea33 0309 	bics.w	r3, r3, r9
 80092c8:	d11b      	bne.n	8009302 <_dtoa_r+0x9a>
 80092ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80092ce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80092d0:	6013      	str	r3, [r2, #0]
 80092d2:	9b02      	ldr	r3, [sp, #8]
 80092d4:	b923      	cbnz	r3, 80092e0 <_dtoa_r+0x78>
 80092d6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80092da:	2800      	cmp	r0, #0
 80092dc:	f000 8583 	beq.w	8009de6 <_dtoa_r+0xb7e>
 80092e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80092e2:	b953      	cbnz	r3, 80092fa <_dtoa_r+0x92>
 80092e4:	4ba3      	ldr	r3, [pc, #652]	; (8009574 <_dtoa_r+0x30c>)
 80092e6:	e021      	b.n	800932c <_dtoa_r+0xc4>
 80092e8:	4ba3      	ldr	r3, [pc, #652]	; (8009578 <_dtoa_r+0x310>)
 80092ea:	9306      	str	r3, [sp, #24]
 80092ec:	3308      	adds	r3, #8
 80092ee:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	9806      	ldr	r0, [sp, #24]
 80092f4:	b015      	add	sp, #84	; 0x54
 80092f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092fa:	4b9e      	ldr	r3, [pc, #632]	; (8009574 <_dtoa_r+0x30c>)
 80092fc:	9306      	str	r3, [sp, #24]
 80092fe:	3303      	adds	r3, #3
 8009300:	e7f5      	b.n	80092ee <_dtoa_r+0x86>
 8009302:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009306:	2200      	movs	r2, #0
 8009308:	2300      	movs	r3, #0
 800930a:	4630      	mov	r0, r6
 800930c:	4639      	mov	r1, r7
 800930e:	f7f7 fb47 	bl	80009a0 <__aeabi_dcmpeq>
 8009312:	4680      	mov	r8, r0
 8009314:	b160      	cbz	r0, 8009330 <_dtoa_r+0xc8>
 8009316:	2301      	movs	r3, #1
 8009318:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800931a:	6013      	str	r3, [r2, #0]
 800931c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800931e:	2b00      	cmp	r3, #0
 8009320:	f000 855e 	beq.w	8009de0 <_dtoa_r+0xb78>
 8009324:	4b95      	ldr	r3, [pc, #596]	; (800957c <_dtoa_r+0x314>)
 8009326:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009328:	6013      	str	r3, [r2, #0]
 800932a:	3b01      	subs	r3, #1
 800932c:	9306      	str	r3, [sp, #24]
 800932e:	e7e0      	b.n	80092f2 <_dtoa_r+0x8a>
 8009330:	ab12      	add	r3, sp, #72	; 0x48
 8009332:	9301      	str	r3, [sp, #4]
 8009334:	ab13      	add	r3, sp, #76	; 0x4c
 8009336:	9300      	str	r3, [sp, #0]
 8009338:	4632      	mov	r2, r6
 800933a:	463b      	mov	r3, r7
 800933c:	4620      	mov	r0, r4
 800933e:	f001 f9f7 	bl	800a730 <__d2b>
 8009342:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009346:	4682      	mov	sl, r0
 8009348:	2d00      	cmp	r5, #0
 800934a:	d07d      	beq.n	8009448 <_dtoa_r+0x1e0>
 800934c:	4630      	mov	r0, r6
 800934e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009352:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009356:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800935a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800935e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009362:	2200      	movs	r2, #0
 8009364:	4b86      	ldr	r3, [pc, #536]	; (8009580 <_dtoa_r+0x318>)
 8009366:	f7f6 feff 	bl	8000168 <__aeabi_dsub>
 800936a:	a37b      	add	r3, pc, #492	; (adr r3, 8009558 <_dtoa_r+0x2f0>)
 800936c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009370:	f7f7 f8ae 	bl	80004d0 <__aeabi_dmul>
 8009374:	a37a      	add	r3, pc, #488	; (adr r3, 8009560 <_dtoa_r+0x2f8>)
 8009376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800937a:	f7f6 fef7 	bl	800016c <__adddf3>
 800937e:	4606      	mov	r6, r0
 8009380:	4628      	mov	r0, r5
 8009382:	460f      	mov	r7, r1
 8009384:	f7f7 f83e 	bl	8000404 <__aeabi_i2d>
 8009388:	a377      	add	r3, pc, #476	; (adr r3, 8009568 <_dtoa_r+0x300>)
 800938a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938e:	f7f7 f89f 	bl	80004d0 <__aeabi_dmul>
 8009392:	4602      	mov	r2, r0
 8009394:	460b      	mov	r3, r1
 8009396:	4630      	mov	r0, r6
 8009398:	4639      	mov	r1, r7
 800939a:	f7f6 fee7 	bl	800016c <__adddf3>
 800939e:	4606      	mov	r6, r0
 80093a0:	460f      	mov	r7, r1
 80093a2:	f7f7 fb45 	bl	8000a30 <__aeabi_d2iz>
 80093a6:	2200      	movs	r2, #0
 80093a8:	4683      	mov	fp, r0
 80093aa:	2300      	movs	r3, #0
 80093ac:	4630      	mov	r0, r6
 80093ae:	4639      	mov	r1, r7
 80093b0:	f7f7 fb00 	bl	80009b4 <__aeabi_dcmplt>
 80093b4:	b158      	cbz	r0, 80093ce <_dtoa_r+0x166>
 80093b6:	4658      	mov	r0, fp
 80093b8:	f7f7 f824 	bl	8000404 <__aeabi_i2d>
 80093bc:	4602      	mov	r2, r0
 80093be:	460b      	mov	r3, r1
 80093c0:	4630      	mov	r0, r6
 80093c2:	4639      	mov	r1, r7
 80093c4:	f7f7 faec 	bl	80009a0 <__aeabi_dcmpeq>
 80093c8:	b908      	cbnz	r0, 80093ce <_dtoa_r+0x166>
 80093ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093ce:	f1bb 0f16 	cmp.w	fp, #22
 80093d2:	d858      	bhi.n	8009486 <_dtoa_r+0x21e>
 80093d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80093d8:	496a      	ldr	r1, [pc, #424]	; (8009584 <_dtoa_r+0x31c>)
 80093da:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80093de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093e2:	f7f7 fb05 	bl	80009f0 <__aeabi_dcmpgt>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	d04f      	beq.n	800948a <_dtoa_r+0x222>
 80093ea:	2300      	movs	r3, #0
 80093ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093f0:	930d      	str	r3, [sp, #52]	; 0x34
 80093f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093f4:	1b5d      	subs	r5, r3, r5
 80093f6:	1e6b      	subs	r3, r5, #1
 80093f8:	9307      	str	r3, [sp, #28]
 80093fa:	bf43      	ittte	mi
 80093fc:	2300      	movmi	r3, #0
 80093fe:	f1c5 0801 	rsbmi	r8, r5, #1
 8009402:	9307      	strmi	r3, [sp, #28]
 8009404:	f04f 0800 	movpl.w	r8, #0
 8009408:	f1bb 0f00 	cmp.w	fp, #0
 800940c:	db3f      	blt.n	800948e <_dtoa_r+0x226>
 800940e:	9b07      	ldr	r3, [sp, #28]
 8009410:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8009414:	445b      	add	r3, fp
 8009416:	9307      	str	r3, [sp, #28]
 8009418:	2300      	movs	r3, #0
 800941a:	9308      	str	r3, [sp, #32]
 800941c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800941e:	2b09      	cmp	r3, #9
 8009420:	f200 80b4 	bhi.w	800958c <_dtoa_r+0x324>
 8009424:	2b05      	cmp	r3, #5
 8009426:	bfc4      	itt	gt
 8009428:	3b04      	subgt	r3, #4
 800942a:	931e      	strgt	r3, [sp, #120]	; 0x78
 800942c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800942e:	bfc8      	it	gt
 8009430:	2600      	movgt	r6, #0
 8009432:	f1a3 0302 	sub.w	r3, r3, #2
 8009436:	bfd8      	it	le
 8009438:	2601      	movle	r6, #1
 800943a:	2b03      	cmp	r3, #3
 800943c:	f200 80b2 	bhi.w	80095a4 <_dtoa_r+0x33c>
 8009440:	e8df f003 	tbb	[pc, r3]
 8009444:	782d8684 	.word	0x782d8684
 8009448:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800944a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800944c:	441d      	add	r5, r3
 800944e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009452:	2b20      	cmp	r3, #32
 8009454:	dd11      	ble.n	800947a <_dtoa_r+0x212>
 8009456:	9a02      	ldr	r2, [sp, #8]
 8009458:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800945c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009460:	fa22 f000 	lsr.w	r0, r2, r0
 8009464:	fa09 f303 	lsl.w	r3, r9, r3
 8009468:	4318      	orrs	r0, r3
 800946a:	f7f6 ffbb 	bl	80003e4 <__aeabi_ui2d>
 800946e:	2301      	movs	r3, #1
 8009470:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009474:	3d01      	subs	r5, #1
 8009476:	9310      	str	r3, [sp, #64]	; 0x40
 8009478:	e773      	b.n	8009362 <_dtoa_r+0xfa>
 800947a:	f1c3 0020 	rsb	r0, r3, #32
 800947e:	9b02      	ldr	r3, [sp, #8]
 8009480:	fa03 f000 	lsl.w	r0, r3, r0
 8009484:	e7f1      	b.n	800946a <_dtoa_r+0x202>
 8009486:	2301      	movs	r3, #1
 8009488:	e7b2      	b.n	80093f0 <_dtoa_r+0x188>
 800948a:	900d      	str	r0, [sp, #52]	; 0x34
 800948c:	e7b1      	b.n	80093f2 <_dtoa_r+0x18a>
 800948e:	f1cb 0300 	rsb	r3, fp, #0
 8009492:	9308      	str	r3, [sp, #32]
 8009494:	2300      	movs	r3, #0
 8009496:	eba8 080b 	sub.w	r8, r8, fp
 800949a:	930c      	str	r3, [sp, #48]	; 0x30
 800949c:	e7be      	b.n	800941c <_dtoa_r+0x1b4>
 800949e:	2301      	movs	r3, #1
 80094a0:	9309      	str	r3, [sp, #36]	; 0x24
 80094a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	f340 8080 	ble.w	80095aa <_dtoa_r+0x342>
 80094aa:	4699      	mov	r9, r3
 80094ac:	9304      	str	r3, [sp, #16]
 80094ae:	2200      	movs	r2, #0
 80094b0:	2104      	movs	r1, #4
 80094b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80094b4:	606a      	str	r2, [r5, #4]
 80094b6:	f101 0214 	add.w	r2, r1, #20
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d97a      	bls.n	80095b4 <_dtoa_r+0x34c>
 80094be:	6869      	ldr	r1, [r5, #4]
 80094c0:	4620      	mov	r0, r4
 80094c2:	f000 feb4 	bl	800a22e <_Balloc>
 80094c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094c8:	6028      	str	r0, [r5, #0]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f1b9 0f0e 	cmp.w	r9, #14
 80094d0:	9306      	str	r3, [sp, #24]
 80094d2:	f200 80f0 	bhi.w	80096b6 <_dtoa_r+0x44e>
 80094d6:	2e00      	cmp	r6, #0
 80094d8:	f000 80ed 	beq.w	80096b6 <_dtoa_r+0x44e>
 80094dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80094e0:	f1bb 0f00 	cmp.w	fp, #0
 80094e4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80094e8:	dd79      	ble.n	80095de <_dtoa_r+0x376>
 80094ea:	4a26      	ldr	r2, [pc, #152]	; (8009584 <_dtoa_r+0x31c>)
 80094ec:	f00b 030f 	and.w	r3, fp, #15
 80094f0:	ea4f 162b 	mov.w	r6, fp, asr #4
 80094f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80094f8:	06f0      	lsls	r0, r6, #27
 80094fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009502:	d55c      	bpl.n	80095be <_dtoa_r+0x356>
 8009504:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009508:	4b1f      	ldr	r3, [pc, #124]	; (8009588 <_dtoa_r+0x320>)
 800950a:	2503      	movs	r5, #3
 800950c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009510:	f7f7 f908 	bl	8000724 <__aeabi_ddiv>
 8009514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009518:	f006 060f 	and.w	r6, r6, #15
 800951c:	4f1a      	ldr	r7, [pc, #104]	; (8009588 <_dtoa_r+0x320>)
 800951e:	2e00      	cmp	r6, #0
 8009520:	d14f      	bne.n	80095c2 <_dtoa_r+0x35a>
 8009522:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800952a:	f7f7 f8fb 	bl	8000724 <__aeabi_ddiv>
 800952e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009532:	e06e      	b.n	8009612 <_dtoa_r+0x3aa>
 8009534:	2301      	movs	r3, #1
 8009536:	9309      	str	r3, [sp, #36]	; 0x24
 8009538:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800953a:	445b      	add	r3, fp
 800953c:	f103 0901 	add.w	r9, r3, #1
 8009540:	9304      	str	r3, [sp, #16]
 8009542:	464b      	mov	r3, r9
 8009544:	2b01      	cmp	r3, #1
 8009546:	bfb8      	it	lt
 8009548:	2301      	movlt	r3, #1
 800954a:	e7b0      	b.n	80094ae <_dtoa_r+0x246>
 800954c:	2300      	movs	r3, #0
 800954e:	e7a7      	b.n	80094a0 <_dtoa_r+0x238>
 8009550:	2300      	movs	r3, #0
 8009552:	e7f0      	b.n	8009536 <_dtoa_r+0x2ce>
 8009554:	f3af 8000 	nop.w
 8009558:	636f4361 	.word	0x636f4361
 800955c:	3fd287a7 	.word	0x3fd287a7
 8009560:	8b60c8b3 	.word	0x8b60c8b3
 8009564:	3fc68a28 	.word	0x3fc68a28
 8009568:	509f79fb 	.word	0x509f79fb
 800956c:	3fd34413 	.word	0x3fd34413
 8009570:	7ff00000 	.word	0x7ff00000
 8009574:	0800b31c 	.word	0x0800b31c
 8009578:	0800b313 	.word	0x0800b313
 800957c:	0800b1ef 	.word	0x0800b1ef
 8009580:	3ff80000 	.word	0x3ff80000
 8009584:	0800b3a8 	.word	0x0800b3a8
 8009588:	0800b380 	.word	0x0800b380
 800958c:	2601      	movs	r6, #1
 800958e:	2300      	movs	r3, #0
 8009590:	9609      	str	r6, [sp, #36]	; 0x24
 8009592:	931e      	str	r3, [sp, #120]	; 0x78
 8009594:	f04f 33ff 	mov.w	r3, #4294967295
 8009598:	2200      	movs	r2, #0
 800959a:	9304      	str	r3, [sp, #16]
 800959c:	4699      	mov	r9, r3
 800959e:	2312      	movs	r3, #18
 80095a0:	921f      	str	r2, [sp, #124]	; 0x7c
 80095a2:	e784      	b.n	80094ae <_dtoa_r+0x246>
 80095a4:	2301      	movs	r3, #1
 80095a6:	9309      	str	r3, [sp, #36]	; 0x24
 80095a8:	e7f4      	b.n	8009594 <_dtoa_r+0x32c>
 80095aa:	2301      	movs	r3, #1
 80095ac:	9304      	str	r3, [sp, #16]
 80095ae:	4699      	mov	r9, r3
 80095b0:	461a      	mov	r2, r3
 80095b2:	e7f5      	b.n	80095a0 <_dtoa_r+0x338>
 80095b4:	686a      	ldr	r2, [r5, #4]
 80095b6:	0049      	lsls	r1, r1, #1
 80095b8:	3201      	adds	r2, #1
 80095ba:	606a      	str	r2, [r5, #4]
 80095bc:	e77b      	b.n	80094b6 <_dtoa_r+0x24e>
 80095be:	2502      	movs	r5, #2
 80095c0:	e7ac      	b.n	800951c <_dtoa_r+0x2b4>
 80095c2:	07f1      	lsls	r1, r6, #31
 80095c4:	d508      	bpl.n	80095d8 <_dtoa_r+0x370>
 80095c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80095ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095ce:	f7f6 ff7f 	bl	80004d0 <__aeabi_dmul>
 80095d2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80095d6:	3501      	adds	r5, #1
 80095d8:	1076      	asrs	r6, r6, #1
 80095da:	3708      	adds	r7, #8
 80095dc:	e79f      	b.n	800951e <_dtoa_r+0x2b6>
 80095de:	f000 80a5 	beq.w	800972c <_dtoa_r+0x4c4>
 80095e2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80095e6:	f1cb 0600 	rsb	r6, fp, #0
 80095ea:	4ba2      	ldr	r3, [pc, #648]	; (8009874 <_dtoa_r+0x60c>)
 80095ec:	f006 020f 	and.w	r2, r6, #15
 80095f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f8:	f7f6 ff6a 	bl	80004d0 <__aeabi_dmul>
 80095fc:	2502      	movs	r5, #2
 80095fe:	2300      	movs	r3, #0
 8009600:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009604:	4f9c      	ldr	r7, [pc, #624]	; (8009878 <_dtoa_r+0x610>)
 8009606:	1136      	asrs	r6, r6, #4
 8009608:	2e00      	cmp	r6, #0
 800960a:	f040 8084 	bne.w	8009716 <_dtoa_r+0x4ae>
 800960e:	2b00      	cmp	r3, #0
 8009610:	d18d      	bne.n	800952e <_dtoa_r+0x2c6>
 8009612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009614:	2b00      	cmp	r3, #0
 8009616:	f000 808b 	beq.w	8009730 <_dtoa_r+0x4c8>
 800961a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800961e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009622:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009626:	2200      	movs	r2, #0
 8009628:	4b94      	ldr	r3, [pc, #592]	; (800987c <_dtoa_r+0x614>)
 800962a:	f7f7 f9c3 	bl	80009b4 <__aeabi_dcmplt>
 800962e:	2800      	cmp	r0, #0
 8009630:	d07e      	beq.n	8009730 <_dtoa_r+0x4c8>
 8009632:	f1b9 0f00 	cmp.w	r9, #0
 8009636:	d07b      	beq.n	8009730 <_dtoa_r+0x4c8>
 8009638:	9b04      	ldr	r3, [sp, #16]
 800963a:	2b00      	cmp	r3, #0
 800963c:	dd37      	ble.n	80096ae <_dtoa_r+0x446>
 800963e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009642:	2200      	movs	r2, #0
 8009644:	4b8e      	ldr	r3, [pc, #568]	; (8009880 <_dtoa_r+0x618>)
 8009646:	f7f6 ff43 	bl	80004d0 <__aeabi_dmul>
 800964a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800964e:	9e04      	ldr	r6, [sp, #16]
 8009650:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009654:	3501      	adds	r5, #1
 8009656:	4628      	mov	r0, r5
 8009658:	f7f6 fed4 	bl	8000404 <__aeabi_i2d>
 800965c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009660:	f7f6 ff36 	bl	80004d0 <__aeabi_dmul>
 8009664:	4b87      	ldr	r3, [pc, #540]	; (8009884 <_dtoa_r+0x61c>)
 8009666:	2200      	movs	r2, #0
 8009668:	f7f6 fd80 	bl	800016c <__adddf3>
 800966c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009672:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8009676:	950b      	str	r5, [sp, #44]	; 0x2c
 8009678:	2e00      	cmp	r6, #0
 800967a:	d15c      	bne.n	8009736 <_dtoa_r+0x4ce>
 800967c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009680:	2200      	movs	r2, #0
 8009682:	4b81      	ldr	r3, [pc, #516]	; (8009888 <_dtoa_r+0x620>)
 8009684:	f7f6 fd70 	bl	8000168 <__aeabi_dsub>
 8009688:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800968a:	462b      	mov	r3, r5
 800968c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009690:	f7f7 f9ae 	bl	80009f0 <__aeabi_dcmpgt>
 8009694:	2800      	cmp	r0, #0
 8009696:	f040 82f7 	bne.w	8009c88 <_dtoa_r+0xa20>
 800969a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800969e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096a0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80096a4:	f7f7 f986 	bl	80009b4 <__aeabi_dcmplt>
 80096a8:	2800      	cmp	r0, #0
 80096aa:	f040 82eb 	bne.w	8009c84 <_dtoa_r+0xa1c>
 80096ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80096b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80096b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f2c0 8150 	blt.w	800995e <_dtoa_r+0x6f6>
 80096be:	f1bb 0f0e 	cmp.w	fp, #14
 80096c2:	f300 814c 	bgt.w	800995e <_dtoa_r+0x6f6>
 80096c6:	4b6b      	ldr	r3, [pc, #428]	; (8009874 <_dtoa_r+0x60c>)
 80096c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80096cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80096d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f280 80da 	bge.w	8009890 <_dtoa_r+0x628>
 80096dc:	f1b9 0f00 	cmp.w	r9, #0
 80096e0:	f300 80d6 	bgt.w	8009890 <_dtoa_r+0x628>
 80096e4:	f040 82cd 	bne.w	8009c82 <_dtoa_r+0xa1a>
 80096e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096ec:	2200      	movs	r2, #0
 80096ee:	4b66      	ldr	r3, [pc, #408]	; (8009888 <_dtoa_r+0x620>)
 80096f0:	f7f6 feee 	bl	80004d0 <__aeabi_dmul>
 80096f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096f8:	f7f7 f970 	bl	80009dc <__aeabi_dcmpge>
 80096fc:	464e      	mov	r6, r9
 80096fe:	464f      	mov	r7, r9
 8009700:	2800      	cmp	r0, #0
 8009702:	f040 82a4 	bne.w	8009c4e <_dtoa_r+0x9e6>
 8009706:	9b06      	ldr	r3, [sp, #24]
 8009708:	9a06      	ldr	r2, [sp, #24]
 800970a:	1c5d      	adds	r5, r3, #1
 800970c:	2331      	movs	r3, #49	; 0x31
 800970e:	f10b 0b01 	add.w	fp, fp, #1
 8009712:	7013      	strb	r3, [r2, #0]
 8009714:	e29f      	b.n	8009c56 <_dtoa_r+0x9ee>
 8009716:	07f2      	lsls	r2, r6, #31
 8009718:	d505      	bpl.n	8009726 <_dtoa_r+0x4be>
 800971a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800971e:	f7f6 fed7 	bl	80004d0 <__aeabi_dmul>
 8009722:	2301      	movs	r3, #1
 8009724:	3501      	adds	r5, #1
 8009726:	1076      	asrs	r6, r6, #1
 8009728:	3708      	adds	r7, #8
 800972a:	e76d      	b.n	8009608 <_dtoa_r+0x3a0>
 800972c:	2502      	movs	r5, #2
 800972e:	e770      	b.n	8009612 <_dtoa_r+0x3aa>
 8009730:	465f      	mov	r7, fp
 8009732:	464e      	mov	r6, r9
 8009734:	e78f      	b.n	8009656 <_dtoa_r+0x3ee>
 8009736:	9a06      	ldr	r2, [sp, #24]
 8009738:	4b4e      	ldr	r3, [pc, #312]	; (8009874 <_dtoa_r+0x60c>)
 800973a:	4432      	add	r2, r6
 800973c:	9211      	str	r2, [sp, #68]	; 0x44
 800973e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009740:	1e71      	subs	r1, r6, #1
 8009742:	2a00      	cmp	r2, #0
 8009744:	d048      	beq.n	80097d8 <_dtoa_r+0x570>
 8009746:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800974a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974e:	2000      	movs	r0, #0
 8009750:	494e      	ldr	r1, [pc, #312]	; (800988c <_dtoa_r+0x624>)
 8009752:	f7f6 ffe7 	bl	8000724 <__aeabi_ddiv>
 8009756:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800975a:	f7f6 fd05 	bl	8000168 <__aeabi_dsub>
 800975e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009762:	9d06      	ldr	r5, [sp, #24]
 8009764:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009768:	f7f7 f962 	bl	8000a30 <__aeabi_d2iz>
 800976c:	4606      	mov	r6, r0
 800976e:	f7f6 fe49 	bl	8000404 <__aeabi_i2d>
 8009772:	4602      	mov	r2, r0
 8009774:	460b      	mov	r3, r1
 8009776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800977a:	f7f6 fcf5 	bl	8000168 <__aeabi_dsub>
 800977e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009782:	3630      	adds	r6, #48	; 0x30
 8009784:	f805 6b01 	strb.w	r6, [r5], #1
 8009788:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800978c:	f7f7 f912 	bl	80009b4 <__aeabi_dcmplt>
 8009790:	2800      	cmp	r0, #0
 8009792:	d164      	bne.n	800985e <_dtoa_r+0x5f6>
 8009794:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009798:	2000      	movs	r0, #0
 800979a:	4938      	ldr	r1, [pc, #224]	; (800987c <_dtoa_r+0x614>)
 800979c:	f7f6 fce4 	bl	8000168 <__aeabi_dsub>
 80097a0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80097a4:	f7f7 f906 	bl	80009b4 <__aeabi_dcmplt>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	f040 80b9 	bne.w	8009920 <_dtoa_r+0x6b8>
 80097ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097b0:	429d      	cmp	r5, r3
 80097b2:	f43f af7c 	beq.w	80096ae <_dtoa_r+0x446>
 80097b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80097ba:	2200      	movs	r2, #0
 80097bc:	4b30      	ldr	r3, [pc, #192]	; (8009880 <_dtoa_r+0x618>)
 80097be:	f7f6 fe87 	bl	80004d0 <__aeabi_dmul>
 80097c2:	2200      	movs	r2, #0
 80097c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80097c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097cc:	4b2c      	ldr	r3, [pc, #176]	; (8009880 <_dtoa_r+0x618>)
 80097ce:	f7f6 fe7f 	bl	80004d0 <__aeabi_dmul>
 80097d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097d6:	e7c5      	b.n	8009764 <_dtoa_r+0x4fc>
 80097d8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80097dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80097e4:	f7f6 fe74 	bl	80004d0 <__aeabi_dmul>
 80097e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80097ec:	9d06      	ldr	r5, [sp, #24]
 80097ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097f2:	f7f7 f91d 	bl	8000a30 <__aeabi_d2iz>
 80097f6:	4606      	mov	r6, r0
 80097f8:	f7f6 fe04 	bl	8000404 <__aeabi_i2d>
 80097fc:	4602      	mov	r2, r0
 80097fe:	460b      	mov	r3, r1
 8009800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009804:	f7f6 fcb0 	bl	8000168 <__aeabi_dsub>
 8009808:	3630      	adds	r6, #48	; 0x30
 800980a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800980c:	f805 6b01 	strb.w	r6, [r5], #1
 8009810:	42ab      	cmp	r3, r5
 8009812:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009816:	f04f 0200 	mov.w	r2, #0
 800981a:	d124      	bne.n	8009866 <_dtoa_r+0x5fe>
 800981c:	4b1b      	ldr	r3, [pc, #108]	; (800988c <_dtoa_r+0x624>)
 800981e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009822:	f7f6 fca3 	bl	800016c <__adddf3>
 8009826:	4602      	mov	r2, r0
 8009828:	460b      	mov	r3, r1
 800982a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800982e:	f7f7 f8df 	bl	80009f0 <__aeabi_dcmpgt>
 8009832:	2800      	cmp	r0, #0
 8009834:	d174      	bne.n	8009920 <_dtoa_r+0x6b8>
 8009836:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800983a:	2000      	movs	r0, #0
 800983c:	4913      	ldr	r1, [pc, #76]	; (800988c <_dtoa_r+0x624>)
 800983e:	f7f6 fc93 	bl	8000168 <__aeabi_dsub>
 8009842:	4602      	mov	r2, r0
 8009844:	460b      	mov	r3, r1
 8009846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800984a:	f7f7 f8b3 	bl	80009b4 <__aeabi_dcmplt>
 800984e:	2800      	cmp	r0, #0
 8009850:	f43f af2d 	beq.w	80096ae <_dtoa_r+0x446>
 8009854:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009858:	1e6a      	subs	r2, r5, #1
 800985a:	2b30      	cmp	r3, #48	; 0x30
 800985c:	d001      	beq.n	8009862 <_dtoa_r+0x5fa>
 800985e:	46bb      	mov	fp, r7
 8009860:	e04d      	b.n	80098fe <_dtoa_r+0x696>
 8009862:	4615      	mov	r5, r2
 8009864:	e7f6      	b.n	8009854 <_dtoa_r+0x5ec>
 8009866:	4b06      	ldr	r3, [pc, #24]	; (8009880 <_dtoa_r+0x618>)
 8009868:	f7f6 fe32 	bl	80004d0 <__aeabi_dmul>
 800986c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009870:	e7bd      	b.n	80097ee <_dtoa_r+0x586>
 8009872:	bf00      	nop
 8009874:	0800b3a8 	.word	0x0800b3a8
 8009878:	0800b380 	.word	0x0800b380
 800987c:	3ff00000 	.word	0x3ff00000
 8009880:	40240000 	.word	0x40240000
 8009884:	401c0000 	.word	0x401c0000
 8009888:	40140000 	.word	0x40140000
 800988c:	3fe00000 	.word	0x3fe00000
 8009890:	9d06      	ldr	r5, [sp, #24]
 8009892:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009896:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800989a:	4630      	mov	r0, r6
 800989c:	4639      	mov	r1, r7
 800989e:	f7f6 ff41 	bl	8000724 <__aeabi_ddiv>
 80098a2:	f7f7 f8c5 	bl	8000a30 <__aeabi_d2iz>
 80098a6:	4680      	mov	r8, r0
 80098a8:	f7f6 fdac 	bl	8000404 <__aeabi_i2d>
 80098ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098b0:	f7f6 fe0e 	bl	80004d0 <__aeabi_dmul>
 80098b4:	4602      	mov	r2, r0
 80098b6:	460b      	mov	r3, r1
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	f7f6 fc54 	bl	8000168 <__aeabi_dsub>
 80098c0:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80098c4:	f805 6b01 	strb.w	r6, [r5], #1
 80098c8:	9e06      	ldr	r6, [sp, #24]
 80098ca:	4602      	mov	r2, r0
 80098cc:	1bae      	subs	r6, r5, r6
 80098ce:	45b1      	cmp	r9, r6
 80098d0:	460b      	mov	r3, r1
 80098d2:	d137      	bne.n	8009944 <_dtoa_r+0x6dc>
 80098d4:	f7f6 fc4a 	bl	800016c <__adddf3>
 80098d8:	4606      	mov	r6, r0
 80098da:	460f      	mov	r7, r1
 80098dc:	4602      	mov	r2, r0
 80098de:	460b      	mov	r3, r1
 80098e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098e4:	f7f7 f866 	bl	80009b4 <__aeabi_dcmplt>
 80098e8:	b9c8      	cbnz	r0, 800991e <_dtoa_r+0x6b6>
 80098ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098ee:	4632      	mov	r2, r6
 80098f0:	463b      	mov	r3, r7
 80098f2:	f7f7 f855 	bl	80009a0 <__aeabi_dcmpeq>
 80098f6:	b110      	cbz	r0, 80098fe <_dtoa_r+0x696>
 80098f8:	f018 0f01 	tst.w	r8, #1
 80098fc:	d10f      	bne.n	800991e <_dtoa_r+0x6b6>
 80098fe:	4651      	mov	r1, sl
 8009900:	4620      	mov	r0, r4
 8009902:	f000 fcc8 	bl	800a296 <_Bfree>
 8009906:	2300      	movs	r3, #0
 8009908:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800990a:	702b      	strb	r3, [r5, #0]
 800990c:	f10b 0301 	add.w	r3, fp, #1
 8009910:	6013      	str	r3, [r2, #0]
 8009912:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009914:	2b00      	cmp	r3, #0
 8009916:	f43f acec 	beq.w	80092f2 <_dtoa_r+0x8a>
 800991a:	601d      	str	r5, [r3, #0]
 800991c:	e4e9      	b.n	80092f2 <_dtoa_r+0x8a>
 800991e:	465f      	mov	r7, fp
 8009920:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009924:	1e6b      	subs	r3, r5, #1
 8009926:	2a39      	cmp	r2, #57	; 0x39
 8009928:	d106      	bne.n	8009938 <_dtoa_r+0x6d0>
 800992a:	9a06      	ldr	r2, [sp, #24]
 800992c:	429a      	cmp	r2, r3
 800992e:	d107      	bne.n	8009940 <_dtoa_r+0x6d8>
 8009930:	2330      	movs	r3, #48	; 0x30
 8009932:	7013      	strb	r3, [r2, #0]
 8009934:	4613      	mov	r3, r2
 8009936:	3701      	adds	r7, #1
 8009938:	781a      	ldrb	r2, [r3, #0]
 800993a:	3201      	adds	r2, #1
 800993c:	701a      	strb	r2, [r3, #0]
 800993e:	e78e      	b.n	800985e <_dtoa_r+0x5f6>
 8009940:	461d      	mov	r5, r3
 8009942:	e7ed      	b.n	8009920 <_dtoa_r+0x6b8>
 8009944:	2200      	movs	r2, #0
 8009946:	4bb5      	ldr	r3, [pc, #724]	; (8009c1c <_dtoa_r+0x9b4>)
 8009948:	f7f6 fdc2 	bl	80004d0 <__aeabi_dmul>
 800994c:	2200      	movs	r2, #0
 800994e:	2300      	movs	r3, #0
 8009950:	4606      	mov	r6, r0
 8009952:	460f      	mov	r7, r1
 8009954:	f7f7 f824 	bl	80009a0 <__aeabi_dcmpeq>
 8009958:	2800      	cmp	r0, #0
 800995a:	d09c      	beq.n	8009896 <_dtoa_r+0x62e>
 800995c:	e7cf      	b.n	80098fe <_dtoa_r+0x696>
 800995e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009960:	2a00      	cmp	r2, #0
 8009962:	f000 8129 	beq.w	8009bb8 <_dtoa_r+0x950>
 8009966:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009968:	2a01      	cmp	r2, #1
 800996a:	f300 810e 	bgt.w	8009b8a <_dtoa_r+0x922>
 800996e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009970:	2a00      	cmp	r2, #0
 8009972:	f000 8106 	beq.w	8009b82 <_dtoa_r+0x91a>
 8009976:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800997a:	4645      	mov	r5, r8
 800997c:	9e08      	ldr	r6, [sp, #32]
 800997e:	9a07      	ldr	r2, [sp, #28]
 8009980:	2101      	movs	r1, #1
 8009982:	441a      	add	r2, r3
 8009984:	4620      	mov	r0, r4
 8009986:	4498      	add	r8, r3
 8009988:	9207      	str	r2, [sp, #28]
 800998a:	f000 fd24 	bl	800a3d6 <__i2b>
 800998e:	4607      	mov	r7, r0
 8009990:	2d00      	cmp	r5, #0
 8009992:	dd0b      	ble.n	80099ac <_dtoa_r+0x744>
 8009994:	9b07      	ldr	r3, [sp, #28]
 8009996:	2b00      	cmp	r3, #0
 8009998:	dd08      	ble.n	80099ac <_dtoa_r+0x744>
 800999a:	42ab      	cmp	r3, r5
 800999c:	bfa8      	it	ge
 800999e:	462b      	movge	r3, r5
 80099a0:	9a07      	ldr	r2, [sp, #28]
 80099a2:	eba8 0803 	sub.w	r8, r8, r3
 80099a6:	1aed      	subs	r5, r5, r3
 80099a8:	1ad3      	subs	r3, r2, r3
 80099aa:	9307      	str	r3, [sp, #28]
 80099ac:	9b08      	ldr	r3, [sp, #32]
 80099ae:	b1fb      	cbz	r3, 80099f0 <_dtoa_r+0x788>
 80099b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	f000 8104 	beq.w	8009bc0 <_dtoa_r+0x958>
 80099b8:	2e00      	cmp	r6, #0
 80099ba:	dd11      	ble.n	80099e0 <_dtoa_r+0x778>
 80099bc:	4639      	mov	r1, r7
 80099be:	4632      	mov	r2, r6
 80099c0:	4620      	mov	r0, r4
 80099c2:	f000 fd9d 	bl	800a500 <__pow5mult>
 80099c6:	4652      	mov	r2, sl
 80099c8:	4601      	mov	r1, r0
 80099ca:	4607      	mov	r7, r0
 80099cc:	4620      	mov	r0, r4
 80099ce:	f000 fd0b 	bl	800a3e8 <__multiply>
 80099d2:	4651      	mov	r1, sl
 80099d4:	900a      	str	r0, [sp, #40]	; 0x28
 80099d6:	4620      	mov	r0, r4
 80099d8:	f000 fc5d 	bl	800a296 <_Bfree>
 80099dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099de:	469a      	mov	sl, r3
 80099e0:	9b08      	ldr	r3, [sp, #32]
 80099e2:	1b9a      	subs	r2, r3, r6
 80099e4:	d004      	beq.n	80099f0 <_dtoa_r+0x788>
 80099e6:	4651      	mov	r1, sl
 80099e8:	4620      	mov	r0, r4
 80099ea:	f000 fd89 	bl	800a500 <__pow5mult>
 80099ee:	4682      	mov	sl, r0
 80099f0:	2101      	movs	r1, #1
 80099f2:	4620      	mov	r0, r4
 80099f4:	f000 fcef 	bl	800a3d6 <__i2b>
 80099f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099fa:	4606      	mov	r6, r0
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	f340 80e1 	ble.w	8009bc4 <_dtoa_r+0x95c>
 8009a02:	461a      	mov	r2, r3
 8009a04:	4601      	mov	r1, r0
 8009a06:	4620      	mov	r0, r4
 8009a08:	f000 fd7a 	bl	800a500 <__pow5mult>
 8009a0c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009a0e:	4606      	mov	r6, r0
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	f340 80da 	ble.w	8009bca <_dtoa_r+0x962>
 8009a16:	2300      	movs	r3, #0
 8009a18:	9308      	str	r3, [sp, #32]
 8009a1a:	6933      	ldr	r3, [r6, #16]
 8009a1c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a20:	6918      	ldr	r0, [r3, #16]
 8009a22:	f000 fc8a 	bl	800a33a <__hi0bits>
 8009a26:	f1c0 0020 	rsb	r0, r0, #32
 8009a2a:	9b07      	ldr	r3, [sp, #28]
 8009a2c:	4418      	add	r0, r3
 8009a2e:	f010 001f 	ands.w	r0, r0, #31
 8009a32:	f000 80f0 	beq.w	8009c16 <_dtoa_r+0x9ae>
 8009a36:	f1c0 0320 	rsb	r3, r0, #32
 8009a3a:	2b04      	cmp	r3, #4
 8009a3c:	f340 80e2 	ble.w	8009c04 <_dtoa_r+0x99c>
 8009a40:	9b07      	ldr	r3, [sp, #28]
 8009a42:	f1c0 001c 	rsb	r0, r0, #28
 8009a46:	4480      	add	r8, r0
 8009a48:	4405      	add	r5, r0
 8009a4a:	4403      	add	r3, r0
 8009a4c:	9307      	str	r3, [sp, #28]
 8009a4e:	f1b8 0f00 	cmp.w	r8, #0
 8009a52:	dd05      	ble.n	8009a60 <_dtoa_r+0x7f8>
 8009a54:	4651      	mov	r1, sl
 8009a56:	4642      	mov	r2, r8
 8009a58:	4620      	mov	r0, r4
 8009a5a:	f000 fd9f 	bl	800a59c <__lshift>
 8009a5e:	4682      	mov	sl, r0
 8009a60:	9b07      	ldr	r3, [sp, #28]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	dd05      	ble.n	8009a72 <_dtoa_r+0x80a>
 8009a66:	4631      	mov	r1, r6
 8009a68:	461a      	mov	r2, r3
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	f000 fd96 	bl	800a59c <__lshift>
 8009a70:	4606      	mov	r6, r0
 8009a72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 80d3 	beq.w	8009c20 <_dtoa_r+0x9b8>
 8009a7a:	4631      	mov	r1, r6
 8009a7c:	4650      	mov	r0, sl
 8009a7e:	f000 fdde 	bl	800a63e <__mcmp>
 8009a82:	2800      	cmp	r0, #0
 8009a84:	f280 80cc 	bge.w	8009c20 <_dtoa_r+0x9b8>
 8009a88:	2300      	movs	r3, #0
 8009a8a:	4651      	mov	r1, sl
 8009a8c:	220a      	movs	r2, #10
 8009a8e:	4620      	mov	r0, r4
 8009a90:	f000 fc18 	bl	800a2c4 <__multadd>
 8009a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a96:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009a9a:	4682      	mov	sl, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f000 81a9 	beq.w	8009df4 <_dtoa_r+0xb8c>
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	4639      	mov	r1, r7
 8009aa6:	220a      	movs	r2, #10
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	f000 fc0b 	bl	800a2c4 <__multadd>
 8009aae:	9b04      	ldr	r3, [sp, #16]
 8009ab0:	4607      	mov	r7, r0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	dc03      	bgt.n	8009abe <_dtoa_r+0x856>
 8009ab6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009ab8:	2b02      	cmp	r3, #2
 8009aba:	f300 80b9 	bgt.w	8009c30 <_dtoa_r+0x9c8>
 8009abe:	2d00      	cmp	r5, #0
 8009ac0:	dd05      	ble.n	8009ace <_dtoa_r+0x866>
 8009ac2:	4639      	mov	r1, r7
 8009ac4:	462a      	mov	r2, r5
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	f000 fd68 	bl	800a59c <__lshift>
 8009acc:	4607      	mov	r7, r0
 8009ace:	9b08      	ldr	r3, [sp, #32]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	f000 8110 	beq.w	8009cf6 <_dtoa_r+0xa8e>
 8009ad6:	6879      	ldr	r1, [r7, #4]
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f000 fba8 	bl	800a22e <_Balloc>
 8009ade:	4605      	mov	r5, r0
 8009ae0:	693a      	ldr	r2, [r7, #16]
 8009ae2:	f107 010c 	add.w	r1, r7, #12
 8009ae6:	3202      	adds	r2, #2
 8009ae8:	0092      	lsls	r2, r2, #2
 8009aea:	300c      	adds	r0, #12
 8009aec:	f000 fb94 	bl	800a218 <memcpy>
 8009af0:	2201      	movs	r2, #1
 8009af2:	4629      	mov	r1, r5
 8009af4:	4620      	mov	r0, r4
 8009af6:	f000 fd51 	bl	800a59c <__lshift>
 8009afa:	9707      	str	r7, [sp, #28]
 8009afc:	4607      	mov	r7, r0
 8009afe:	9b02      	ldr	r3, [sp, #8]
 8009b00:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	9308      	str	r3, [sp, #32]
 8009b0a:	4631      	mov	r1, r6
 8009b0c:	4650      	mov	r0, sl
 8009b0e:	f7ff fb1d 	bl	800914c <quorem>
 8009b12:	9907      	ldr	r1, [sp, #28]
 8009b14:	4605      	mov	r5, r0
 8009b16:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009b1a:	4650      	mov	r0, sl
 8009b1c:	f000 fd8f 	bl	800a63e <__mcmp>
 8009b20:	463a      	mov	r2, r7
 8009b22:	9002      	str	r0, [sp, #8]
 8009b24:	4631      	mov	r1, r6
 8009b26:	4620      	mov	r0, r4
 8009b28:	f000 fda3 	bl	800a672 <__mdiff>
 8009b2c:	68c3      	ldr	r3, [r0, #12]
 8009b2e:	4602      	mov	r2, r0
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	f040 80e2 	bne.w	8009cfa <_dtoa_r+0xa92>
 8009b36:	4601      	mov	r1, r0
 8009b38:	9009      	str	r0, [sp, #36]	; 0x24
 8009b3a:	4650      	mov	r0, sl
 8009b3c:	f000 fd7f 	bl	800a63e <__mcmp>
 8009b40:	4603      	mov	r3, r0
 8009b42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b44:	4611      	mov	r1, r2
 8009b46:	4620      	mov	r0, r4
 8009b48:	9309      	str	r3, [sp, #36]	; 0x24
 8009b4a:	f000 fba4 	bl	800a296 <_Bfree>
 8009b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	f040 80d4 	bne.w	8009cfe <_dtoa_r+0xa96>
 8009b56:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009b58:	2a00      	cmp	r2, #0
 8009b5a:	f040 80d0 	bne.w	8009cfe <_dtoa_r+0xa96>
 8009b5e:	9a08      	ldr	r2, [sp, #32]
 8009b60:	2a00      	cmp	r2, #0
 8009b62:	f040 80cc 	bne.w	8009cfe <_dtoa_r+0xa96>
 8009b66:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009b6a:	f000 80e8 	beq.w	8009d3e <_dtoa_r+0xad6>
 8009b6e:	9b02      	ldr	r3, [sp, #8]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	dd01      	ble.n	8009b78 <_dtoa_r+0x910>
 8009b74:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009b78:	f108 0501 	add.w	r5, r8, #1
 8009b7c:	f888 9000 	strb.w	r9, [r8]
 8009b80:	e06b      	b.n	8009c5a <_dtoa_r+0x9f2>
 8009b82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b84:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009b88:	e6f7      	b.n	800997a <_dtoa_r+0x712>
 8009b8a:	9b08      	ldr	r3, [sp, #32]
 8009b8c:	f109 36ff 	add.w	r6, r9, #4294967295
 8009b90:	42b3      	cmp	r3, r6
 8009b92:	bfb7      	itett	lt
 8009b94:	9b08      	ldrlt	r3, [sp, #32]
 8009b96:	1b9e      	subge	r6, r3, r6
 8009b98:	1af2      	sublt	r2, r6, r3
 8009b9a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8009b9c:	bfbf      	itttt	lt
 8009b9e:	9608      	strlt	r6, [sp, #32]
 8009ba0:	189b      	addlt	r3, r3, r2
 8009ba2:	930c      	strlt	r3, [sp, #48]	; 0x30
 8009ba4:	2600      	movlt	r6, #0
 8009ba6:	f1b9 0f00 	cmp.w	r9, #0
 8009baa:	bfb9      	ittee	lt
 8009bac:	eba8 0509 	sublt.w	r5, r8, r9
 8009bb0:	2300      	movlt	r3, #0
 8009bb2:	4645      	movge	r5, r8
 8009bb4:	464b      	movge	r3, r9
 8009bb6:	e6e2      	b.n	800997e <_dtoa_r+0x716>
 8009bb8:	9e08      	ldr	r6, [sp, #32]
 8009bba:	4645      	mov	r5, r8
 8009bbc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009bbe:	e6e7      	b.n	8009990 <_dtoa_r+0x728>
 8009bc0:	9a08      	ldr	r2, [sp, #32]
 8009bc2:	e710      	b.n	80099e6 <_dtoa_r+0x77e>
 8009bc4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	dc18      	bgt.n	8009bfc <_dtoa_r+0x994>
 8009bca:	9b02      	ldr	r3, [sp, #8]
 8009bcc:	b9b3      	cbnz	r3, 8009bfc <_dtoa_r+0x994>
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bd4:	b9a3      	cbnz	r3, 8009c00 <_dtoa_r+0x998>
 8009bd6:	9b03      	ldr	r3, [sp, #12]
 8009bd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009bdc:	0d1b      	lsrs	r3, r3, #20
 8009bde:	051b      	lsls	r3, r3, #20
 8009be0:	b12b      	cbz	r3, 8009bee <_dtoa_r+0x986>
 8009be2:	9b07      	ldr	r3, [sp, #28]
 8009be4:	f108 0801 	add.w	r8, r8, #1
 8009be8:	3301      	adds	r3, #1
 8009bea:	9307      	str	r3, [sp, #28]
 8009bec:	2301      	movs	r3, #1
 8009bee:	9308      	str	r3, [sp, #32]
 8009bf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f47f af11 	bne.w	8009a1a <_dtoa_r+0x7b2>
 8009bf8:	2001      	movs	r0, #1
 8009bfa:	e716      	b.n	8009a2a <_dtoa_r+0x7c2>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	e7f6      	b.n	8009bee <_dtoa_r+0x986>
 8009c00:	9b02      	ldr	r3, [sp, #8]
 8009c02:	e7f4      	b.n	8009bee <_dtoa_r+0x986>
 8009c04:	f43f af23 	beq.w	8009a4e <_dtoa_r+0x7e6>
 8009c08:	9a07      	ldr	r2, [sp, #28]
 8009c0a:	331c      	adds	r3, #28
 8009c0c:	441a      	add	r2, r3
 8009c0e:	4498      	add	r8, r3
 8009c10:	441d      	add	r5, r3
 8009c12:	4613      	mov	r3, r2
 8009c14:	e71a      	b.n	8009a4c <_dtoa_r+0x7e4>
 8009c16:	4603      	mov	r3, r0
 8009c18:	e7f6      	b.n	8009c08 <_dtoa_r+0x9a0>
 8009c1a:	bf00      	nop
 8009c1c:	40240000 	.word	0x40240000
 8009c20:	f1b9 0f00 	cmp.w	r9, #0
 8009c24:	dc33      	bgt.n	8009c8e <_dtoa_r+0xa26>
 8009c26:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009c28:	2b02      	cmp	r3, #2
 8009c2a:	dd30      	ble.n	8009c8e <_dtoa_r+0xa26>
 8009c2c:	f8cd 9010 	str.w	r9, [sp, #16]
 8009c30:	9b04      	ldr	r3, [sp, #16]
 8009c32:	b963      	cbnz	r3, 8009c4e <_dtoa_r+0x9e6>
 8009c34:	4631      	mov	r1, r6
 8009c36:	2205      	movs	r2, #5
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f000 fb43 	bl	800a2c4 <__multadd>
 8009c3e:	4601      	mov	r1, r0
 8009c40:	4606      	mov	r6, r0
 8009c42:	4650      	mov	r0, sl
 8009c44:	f000 fcfb 	bl	800a63e <__mcmp>
 8009c48:	2800      	cmp	r0, #0
 8009c4a:	f73f ad5c 	bgt.w	8009706 <_dtoa_r+0x49e>
 8009c4e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c50:	9d06      	ldr	r5, [sp, #24]
 8009c52:	ea6f 0b03 	mvn.w	fp, r3
 8009c56:	2300      	movs	r3, #0
 8009c58:	9307      	str	r3, [sp, #28]
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	f000 fb1a 	bl	800a296 <_Bfree>
 8009c62:	2f00      	cmp	r7, #0
 8009c64:	f43f ae4b 	beq.w	80098fe <_dtoa_r+0x696>
 8009c68:	9b07      	ldr	r3, [sp, #28]
 8009c6a:	b12b      	cbz	r3, 8009c78 <_dtoa_r+0xa10>
 8009c6c:	42bb      	cmp	r3, r7
 8009c6e:	d003      	beq.n	8009c78 <_dtoa_r+0xa10>
 8009c70:	4619      	mov	r1, r3
 8009c72:	4620      	mov	r0, r4
 8009c74:	f000 fb0f 	bl	800a296 <_Bfree>
 8009c78:	4639      	mov	r1, r7
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	f000 fb0b 	bl	800a296 <_Bfree>
 8009c80:	e63d      	b.n	80098fe <_dtoa_r+0x696>
 8009c82:	2600      	movs	r6, #0
 8009c84:	4637      	mov	r7, r6
 8009c86:	e7e2      	b.n	8009c4e <_dtoa_r+0x9e6>
 8009c88:	46bb      	mov	fp, r7
 8009c8a:	4637      	mov	r7, r6
 8009c8c:	e53b      	b.n	8009706 <_dtoa_r+0x49e>
 8009c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c90:	f8cd 9010 	str.w	r9, [sp, #16]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f47f af12 	bne.w	8009abe <_dtoa_r+0x856>
 8009c9a:	9d06      	ldr	r5, [sp, #24]
 8009c9c:	4631      	mov	r1, r6
 8009c9e:	4650      	mov	r0, sl
 8009ca0:	f7ff fa54 	bl	800914c <quorem>
 8009ca4:	9b06      	ldr	r3, [sp, #24]
 8009ca6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009caa:	f805 9b01 	strb.w	r9, [r5], #1
 8009cae:	9a04      	ldr	r2, [sp, #16]
 8009cb0:	1aeb      	subs	r3, r5, r3
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	f300 8081 	bgt.w	8009dba <_dtoa_r+0xb52>
 8009cb8:	9b06      	ldr	r3, [sp, #24]
 8009cba:	2a01      	cmp	r2, #1
 8009cbc:	bfac      	ite	ge
 8009cbe:	189b      	addge	r3, r3, r2
 8009cc0:	3301      	addlt	r3, #1
 8009cc2:	4698      	mov	r8, r3
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	9307      	str	r3, [sp, #28]
 8009cc8:	4651      	mov	r1, sl
 8009cca:	2201      	movs	r2, #1
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f000 fc65 	bl	800a59c <__lshift>
 8009cd2:	4631      	mov	r1, r6
 8009cd4:	4682      	mov	sl, r0
 8009cd6:	f000 fcb2 	bl	800a63e <__mcmp>
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	dc34      	bgt.n	8009d48 <_dtoa_r+0xae0>
 8009cde:	d102      	bne.n	8009ce6 <_dtoa_r+0xa7e>
 8009ce0:	f019 0f01 	tst.w	r9, #1
 8009ce4:	d130      	bne.n	8009d48 <_dtoa_r+0xae0>
 8009ce6:	4645      	mov	r5, r8
 8009ce8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009cec:	1e6a      	subs	r2, r5, #1
 8009cee:	2b30      	cmp	r3, #48	; 0x30
 8009cf0:	d1b3      	bne.n	8009c5a <_dtoa_r+0x9f2>
 8009cf2:	4615      	mov	r5, r2
 8009cf4:	e7f8      	b.n	8009ce8 <_dtoa_r+0xa80>
 8009cf6:	4638      	mov	r0, r7
 8009cf8:	e6ff      	b.n	8009afa <_dtoa_r+0x892>
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e722      	b.n	8009b44 <_dtoa_r+0x8dc>
 8009cfe:	9a02      	ldr	r2, [sp, #8]
 8009d00:	2a00      	cmp	r2, #0
 8009d02:	db04      	blt.n	8009d0e <_dtoa_r+0xaa6>
 8009d04:	d128      	bne.n	8009d58 <_dtoa_r+0xaf0>
 8009d06:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009d08:	bb32      	cbnz	r2, 8009d58 <_dtoa_r+0xaf0>
 8009d0a:	9a08      	ldr	r2, [sp, #32]
 8009d0c:	bb22      	cbnz	r2, 8009d58 <_dtoa_r+0xaf0>
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f77f af32 	ble.w	8009b78 <_dtoa_r+0x910>
 8009d14:	4651      	mov	r1, sl
 8009d16:	2201      	movs	r2, #1
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f000 fc3f 	bl	800a59c <__lshift>
 8009d1e:	4631      	mov	r1, r6
 8009d20:	4682      	mov	sl, r0
 8009d22:	f000 fc8c 	bl	800a63e <__mcmp>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	dc05      	bgt.n	8009d36 <_dtoa_r+0xace>
 8009d2a:	f47f af25 	bne.w	8009b78 <_dtoa_r+0x910>
 8009d2e:	f019 0f01 	tst.w	r9, #1
 8009d32:	f43f af21 	beq.w	8009b78 <_dtoa_r+0x910>
 8009d36:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d3a:	f47f af1b 	bne.w	8009b74 <_dtoa_r+0x90c>
 8009d3e:	2339      	movs	r3, #57	; 0x39
 8009d40:	f108 0801 	add.w	r8, r8, #1
 8009d44:	f808 3c01 	strb.w	r3, [r8, #-1]
 8009d48:	4645      	mov	r5, r8
 8009d4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009d4e:	1e6a      	subs	r2, r5, #1
 8009d50:	2b39      	cmp	r3, #57	; 0x39
 8009d52:	d03a      	beq.n	8009dca <_dtoa_r+0xb62>
 8009d54:	3301      	adds	r3, #1
 8009d56:	e03f      	b.n	8009dd8 <_dtoa_r+0xb70>
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f108 0501 	add.w	r5, r8, #1
 8009d5e:	dd05      	ble.n	8009d6c <_dtoa_r+0xb04>
 8009d60:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d64:	d0eb      	beq.n	8009d3e <_dtoa_r+0xad6>
 8009d66:	f109 0901 	add.w	r9, r9, #1
 8009d6a:	e707      	b.n	8009b7c <_dtoa_r+0x914>
 8009d6c:	9b06      	ldr	r3, [sp, #24]
 8009d6e:	9a04      	ldr	r2, [sp, #16]
 8009d70:	1aeb      	subs	r3, r5, r3
 8009d72:	4293      	cmp	r3, r2
 8009d74:	46a8      	mov	r8, r5
 8009d76:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009d7a:	d0a5      	beq.n	8009cc8 <_dtoa_r+0xa60>
 8009d7c:	4651      	mov	r1, sl
 8009d7e:	2300      	movs	r3, #0
 8009d80:	220a      	movs	r2, #10
 8009d82:	4620      	mov	r0, r4
 8009d84:	f000 fa9e 	bl	800a2c4 <__multadd>
 8009d88:	9b07      	ldr	r3, [sp, #28]
 8009d8a:	4682      	mov	sl, r0
 8009d8c:	42bb      	cmp	r3, r7
 8009d8e:	f04f 020a 	mov.w	r2, #10
 8009d92:	f04f 0300 	mov.w	r3, #0
 8009d96:	9907      	ldr	r1, [sp, #28]
 8009d98:	4620      	mov	r0, r4
 8009d9a:	d104      	bne.n	8009da6 <_dtoa_r+0xb3e>
 8009d9c:	f000 fa92 	bl	800a2c4 <__multadd>
 8009da0:	9007      	str	r0, [sp, #28]
 8009da2:	4607      	mov	r7, r0
 8009da4:	e6b1      	b.n	8009b0a <_dtoa_r+0x8a2>
 8009da6:	f000 fa8d 	bl	800a2c4 <__multadd>
 8009daa:	2300      	movs	r3, #0
 8009dac:	9007      	str	r0, [sp, #28]
 8009dae:	220a      	movs	r2, #10
 8009db0:	4639      	mov	r1, r7
 8009db2:	4620      	mov	r0, r4
 8009db4:	f000 fa86 	bl	800a2c4 <__multadd>
 8009db8:	e7f3      	b.n	8009da2 <_dtoa_r+0xb3a>
 8009dba:	4651      	mov	r1, sl
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	220a      	movs	r2, #10
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	f000 fa7f 	bl	800a2c4 <__multadd>
 8009dc6:	4682      	mov	sl, r0
 8009dc8:	e768      	b.n	8009c9c <_dtoa_r+0xa34>
 8009dca:	9b06      	ldr	r3, [sp, #24]
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d105      	bne.n	8009ddc <_dtoa_r+0xb74>
 8009dd0:	2331      	movs	r3, #49	; 0x31
 8009dd2:	9a06      	ldr	r2, [sp, #24]
 8009dd4:	f10b 0b01 	add.w	fp, fp, #1
 8009dd8:	7013      	strb	r3, [r2, #0]
 8009dda:	e73e      	b.n	8009c5a <_dtoa_r+0x9f2>
 8009ddc:	4615      	mov	r5, r2
 8009dde:	e7b4      	b.n	8009d4a <_dtoa_r+0xae2>
 8009de0:	4b09      	ldr	r3, [pc, #36]	; (8009e08 <_dtoa_r+0xba0>)
 8009de2:	f7ff baa3 	b.w	800932c <_dtoa_r+0xc4>
 8009de6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f47f aa7d 	bne.w	80092e8 <_dtoa_r+0x80>
 8009dee:	4b07      	ldr	r3, [pc, #28]	; (8009e0c <_dtoa_r+0xba4>)
 8009df0:	f7ff ba9c 	b.w	800932c <_dtoa_r+0xc4>
 8009df4:	9b04      	ldr	r3, [sp, #16]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f73f af4f 	bgt.w	8009c9a <_dtoa_r+0xa32>
 8009dfc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009dfe:	2b02      	cmp	r3, #2
 8009e00:	f77f af4b 	ble.w	8009c9a <_dtoa_r+0xa32>
 8009e04:	e714      	b.n	8009c30 <_dtoa_r+0x9c8>
 8009e06:	bf00      	nop
 8009e08:	0800b1ee 	.word	0x0800b1ee
 8009e0c:	0800b313 	.word	0x0800b313

08009e10 <__sflush_r>:
 8009e10:	898a      	ldrh	r2, [r1, #12]
 8009e12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e16:	4605      	mov	r5, r0
 8009e18:	0710      	lsls	r0, r2, #28
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	d45a      	bmi.n	8009ed4 <__sflush_r+0xc4>
 8009e1e:	684b      	ldr	r3, [r1, #4]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	dc05      	bgt.n	8009e30 <__sflush_r+0x20>
 8009e24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	dc02      	bgt.n	8009e30 <__sflush_r+0x20>
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e32:	2e00      	cmp	r6, #0
 8009e34:	d0f9      	beq.n	8009e2a <__sflush_r+0x1a>
 8009e36:	2300      	movs	r3, #0
 8009e38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e3c:	682f      	ldr	r7, [r5, #0]
 8009e3e:	602b      	str	r3, [r5, #0]
 8009e40:	d033      	beq.n	8009eaa <__sflush_r+0x9a>
 8009e42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e44:	89a3      	ldrh	r3, [r4, #12]
 8009e46:	075a      	lsls	r2, r3, #29
 8009e48:	d505      	bpl.n	8009e56 <__sflush_r+0x46>
 8009e4a:	6863      	ldr	r3, [r4, #4]
 8009e4c:	1ac0      	subs	r0, r0, r3
 8009e4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e50:	b10b      	cbz	r3, 8009e56 <__sflush_r+0x46>
 8009e52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e54:	1ac0      	subs	r0, r0, r3
 8009e56:	2300      	movs	r3, #0
 8009e58:	4602      	mov	r2, r0
 8009e5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e5c:	6a21      	ldr	r1, [r4, #32]
 8009e5e:	4628      	mov	r0, r5
 8009e60:	47b0      	blx	r6
 8009e62:	1c43      	adds	r3, r0, #1
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	d106      	bne.n	8009e76 <__sflush_r+0x66>
 8009e68:	6829      	ldr	r1, [r5, #0]
 8009e6a:	291d      	cmp	r1, #29
 8009e6c:	d84b      	bhi.n	8009f06 <__sflush_r+0xf6>
 8009e6e:	4a2b      	ldr	r2, [pc, #172]	; (8009f1c <__sflush_r+0x10c>)
 8009e70:	40ca      	lsrs	r2, r1
 8009e72:	07d6      	lsls	r6, r2, #31
 8009e74:	d547      	bpl.n	8009f06 <__sflush_r+0xf6>
 8009e76:	2200      	movs	r2, #0
 8009e78:	6062      	str	r2, [r4, #4]
 8009e7a:	6922      	ldr	r2, [r4, #16]
 8009e7c:	04d9      	lsls	r1, r3, #19
 8009e7e:	6022      	str	r2, [r4, #0]
 8009e80:	d504      	bpl.n	8009e8c <__sflush_r+0x7c>
 8009e82:	1c42      	adds	r2, r0, #1
 8009e84:	d101      	bne.n	8009e8a <__sflush_r+0x7a>
 8009e86:	682b      	ldr	r3, [r5, #0]
 8009e88:	b903      	cbnz	r3, 8009e8c <__sflush_r+0x7c>
 8009e8a:	6560      	str	r0, [r4, #84]	; 0x54
 8009e8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e8e:	602f      	str	r7, [r5, #0]
 8009e90:	2900      	cmp	r1, #0
 8009e92:	d0ca      	beq.n	8009e2a <__sflush_r+0x1a>
 8009e94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e98:	4299      	cmp	r1, r3
 8009e9a:	d002      	beq.n	8009ea2 <__sflush_r+0x92>
 8009e9c:	4628      	mov	r0, r5
 8009e9e:	f000 fca5 	bl	800a7ec <_free_r>
 8009ea2:	2000      	movs	r0, #0
 8009ea4:	6360      	str	r0, [r4, #52]	; 0x34
 8009ea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eaa:	6a21      	ldr	r1, [r4, #32]
 8009eac:	2301      	movs	r3, #1
 8009eae:	4628      	mov	r0, r5
 8009eb0:	47b0      	blx	r6
 8009eb2:	1c41      	adds	r1, r0, #1
 8009eb4:	d1c6      	bne.n	8009e44 <__sflush_r+0x34>
 8009eb6:	682b      	ldr	r3, [r5, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d0c3      	beq.n	8009e44 <__sflush_r+0x34>
 8009ebc:	2b1d      	cmp	r3, #29
 8009ebe:	d001      	beq.n	8009ec4 <__sflush_r+0xb4>
 8009ec0:	2b16      	cmp	r3, #22
 8009ec2:	d101      	bne.n	8009ec8 <__sflush_r+0xb8>
 8009ec4:	602f      	str	r7, [r5, #0]
 8009ec6:	e7b0      	b.n	8009e2a <__sflush_r+0x1a>
 8009ec8:	89a3      	ldrh	r3, [r4, #12]
 8009eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ed4:	690f      	ldr	r7, [r1, #16]
 8009ed6:	2f00      	cmp	r7, #0
 8009ed8:	d0a7      	beq.n	8009e2a <__sflush_r+0x1a>
 8009eda:	0793      	lsls	r3, r2, #30
 8009edc:	bf18      	it	ne
 8009ede:	2300      	movne	r3, #0
 8009ee0:	680e      	ldr	r6, [r1, #0]
 8009ee2:	bf08      	it	eq
 8009ee4:	694b      	ldreq	r3, [r1, #20]
 8009ee6:	eba6 0807 	sub.w	r8, r6, r7
 8009eea:	600f      	str	r7, [r1, #0]
 8009eec:	608b      	str	r3, [r1, #8]
 8009eee:	f1b8 0f00 	cmp.w	r8, #0
 8009ef2:	dd9a      	ble.n	8009e2a <__sflush_r+0x1a>
 8009ef4:	4643      	mov	r3, r8
 8009ef6:	463a      	mov	r2, r7
 8009ef8:	6a21      	ldr	r1, [r4, #32]
 8009efa:	4628      	mov	r0, r5
 8009efc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009efe:	47b0      	blx	r6
 8009f00:	2800      	cmp	r0, #0
 8009f02:	dc07      	bgt.n	8009f14 <__sflush_r+0x104>
 8009f04:	89a3      	ldrh	r3, [r4, #12]
 8009f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f0a:	81a3      	strh	r3, [r4, #12]
 8009f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f14:	4407      	add	r7, r0
 8009f16:	eba8 0800 	sub.w	r8, r8, r0
 8009f1a:	e7e8      	b.n	8009eee <__sflush_r+0xde>
 8009f1c:	20400001 	.word	0x20400001

08009f20 <_fflush_r>:
 8009f20:	b538      	push	{r3, r4, r5, lr}
 8009f22:	690b      	ldr	r3, [r1, #16]
 8009f24:	4605      	mov	r5, r0
 8009f26:	460c      	mov	r4, r1
 8009f28:	b1db      	cbz	r3, 8009f62 <_fflush_r+0x42>
 8009f2a:	b118      	cbz	r0, 8009f34 <_fflush_r+0x14>
 8009f2c:	6983      	ldr	r3, [r0, #24]
 8009f2e:	b90b      	cbnz	r3, 8009f34 <_fflush_r+0x14>
 8009f30:	f000 f860 	bl	8009ff4 <__sinit>
 8009f34:	4b0c      	ldr	r3, [pc, #48]	; (8009f68 <_fflush_r+0x48>)
 8009f36:	429c      	cmp	r4, r3
 8009f38:	d109      	bne.n	8009f4e <_fflush_r+0x2e>
 8009f3a:	686c      	ldr	r4, [r5, #4]
 8009f3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f40:	b17b      	cbz	r3, 8009f62 <_fflush_r+0x42>
 8009f42:	4621      	mov	r1, r4
 8009f44:	4628      	mov	r0, r5
 8009f46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f4a:	f7ff bf61 	b.w	8009e10 <__sflush_r>
 8009f4e:	4b07      	ldr	r3, [pc, #28]	; (8009f6c <_fflush_r+0x4c>)
 8009f50:	429c      	cmp	r4, r3
 8009f52:	d101      	bne.n	8009f58 <_fflush_r+0x38>
 8009f54:	68ac      	ldr	r4, [r5, #8]
 8009f56:	e7f1      	b.n	8009f3c <_fflush_r+0x1c>
 8009f58:	4b05      	ldr	r3, [pc, #20]	; (8009f70 <_fflush_r+0x50>)
 8009f5a:	429c      	cmp	r4, r3
 8009f5c:	bf08      	it	eq
 8009f5e:	68ec      	ldreq	r4, [r5, #12]
 8009f60:	e7ec      	b.n	8009f3c <_fflush_r+0x1c>
 8009f62:	2000      	movs	r0, #0
 8009f64:	bd38      	pop	{r3, r4, r5, pc}
 8009f66:	bf00      	nop
 8009f68:	0800b340 	.word	0x0800b340
 8009f6c:	0800b360 	.word	0x0800b360
 8009f70:	0800b320 	.word	0x0800b320

08009f74 <_cleanup_r>:
 8009f74:	4901      	ldr	r1, [pc, #4]	; (8009f7c <_cleanup_r+0x8>)
 8009f76:	f000 b8a9 	b.w	800a0cc <_fwalk_reent>
 8009f7a:	bf00      	nop
 8009f7c:	08009f21 	.word	0x08009f21

08009f80 <std.isra.0>:
 8009f80:	2300      	movs	r3, #0
 8009f82:	b510      	push	{r4, lr}
 8009f84:	4604      	mov	r4, r0
 8009f86:	6003      	str	r3, [r0, #0]
 8009f88:	6043      	str	r3, [r0, #4]
 8009f8a:	6083      	str	r3, [r0, #8]
 8009f8c:	8181      	strh	r1, [r0, #12]
 8009f8e:	6643      	str	r3, [r0, #100]	; 0x64
 8009f90:	81c2      	strh	r2, [r0, #14]
 8009f92:	6103      	str	r3, [r0, #16]
 8009f94:	6143      	str	r3, [r0, #20]
 8009f96:	6183      	str	r3, [r0, #24]
 8009f98:	4619      	mov	r1, r3
 8009f9a:	2208      	movs	r2, #8
 8009f9c:	305c      	adds	r0, #92	; 0x5c
 8009f9e:	f7fe fb21 	bl	80085e4 <memset>
 8009fa2:	4b05      	ldr	r3, [pc, #20]	; (8009fb8 <std.isra.0+0x38>)
 8009fa4:	6224      	str	r4, [r4, #32]
 8009fa6:	6263      	str	r3, [r4, #36]	; 0x24
 8009fa8:	4b04      	ldr	r3, [pc, #16]	; (8009fbc <std.isra.0+0x3c>)
 8009faa:	62a3      	str	r3, [r4, #40]	; 0x28
 8009fac:	4b04      	ldr	r3, [pc, #16]	; (8009fc0 <std.isra.0+0x40>)
 8009fae:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009fb0:	4b04      	ldr	r3, [pc, #16]	; (8009fc4 <std.isra.0+0x44>)
 8009fb2:	6323      	str	r3, [r4, #48]	; 0x30
 8009fb4:	bd10      	pop	{r4, pc}
 8009fb6:	bf00      	nop
 8009fb8:	0800abdd 	.word	0x0800abdd
 8009fbc:	0800abff 	.word	0x0800abff
 8009fc0:	0800ac37 	.word	0x0800ac37
 8009fc4:	0800ac5b 	.word	0x0800ac5b

08009fc8 <__sfmoreglue>:
 8009fc8:	b570      	push	{r4, r5, r6, lr}
 8009fca:	2568      	movs	r5, #104	; 0x68
 8009fcc:	1e4a      	subs	r2, r1, #1
 8009fce:	4355      	muls	r5, r2
 8009fd0:	460e      	mov	r6, r1
 8009fd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009fd6:	f000 fc55 	bl	800a884 <_malloc_r>
 8009fda:	4604      	mov	r4, r0
 8009fdc:	b140      	cbz	r0, 8009ff0 <__sfmoreglue+0x28>
 8009fde:	2100      	movs	r1, #0
 8009fe0:	e880 0042 	stmia.w	r0, {r1, r6}
 8009fe4:	300c      	adds	r0, #12
 8009fe6:	60a0      	str	r0, [r4, #8]
 8009fe8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009fec:	f7fe fafa 	bl	80085e4 <memset>
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	bd70      	pop	{r4, r5, r6, pc}

08009ff4 <__sinit>:
 8009ff4:	6983      	ldr	r3, [r0, #24]
 8009ff6:	b510      	push	{r4, lr}
 8009ff8:	4604      	mov	r4, r0
 8009ffa:	bb33      	cbnz	r3, 800a04a <__sinit+0x56>
 8009ffc:	6483      	str	r3, [r0, #72]	; 0x48
 8009ffe:	64c3      	str	r3, [r0, #76]	; 0x4c
 800a000:	6503      	str	r3, [r0, #80]	; 0x50
 800a002:	4b12      	ldr	r3, [pc, #72]	; (800a04c <__sinit+0x58>)
 800a004:	4a12      	ldr	r2, [pc, #72]	; (800a050 <__sinit+0x5c>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	6282      	str	r2, [r0, #40]	; 0x28
 800a00a:	4298      	cmp	r0, r3
 800a00c:	bf04      	itt	eq
 800a00e:	2301      	moveq	r3, #1
 800a010:	6183      	streq	r3, [r0, #24]
 800a012:	f000 f81f 	bl	800a054 <__sfp>
 800a016:	6060      	str	r0, [r4, #4]
 800a018:	4620      	mov	r0, r4
 800a01a:	f000 f81b 	bl	800a054 <__sfp>
 800a01e:	60a0      	str	r0, [r4, #8]
 800a020:	4620      	mov	r0, r4
 800a022:	f000 f817 	bl	800a054 <__sfp>
 800a026:	2200      	movs	r2, #0
 800a028:	60e0      	str	r0, [r4, #12]
 800a02a:	2104      	movs	r1, #4
 800a02c:	6860      	ldr	r0, [r4, #4]
 800a02e:	f7ff ffa7 	bl	8009f80 <std.isra.0>
 800a032:	2201      	movs	r2, #1
 800a034:	2109      	movs	r1, #9
 800a036:	68a0      	ldr	r0, [r4, #8]
 800a038:	f7ff ffa2 	bl	8009f80 <std.isra.0>
 800a03c:	2202      	movs	r2, #2
 800a03e:	2112      	movs	r1, #18
 800a040:	68e0      	ldr	r0, [r4, #12]
 800a042:	f7ff ff9d 	bl	8009f80 <std.isra.0>
 800a046:	2301      	movs	r3, #1
 800a048:	61a3      	str	r3, [r4, #24]
 800a04a:	bd10      	pop	{r4, pc}
 800a04c:	0800b1d0 	.word	0x0800b1d0
 800a050:	08009f75 	.word	0x08009f75

0800a054 <__sfp>:
 800a054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a056:	4b1c      	ldr	r3, [pc, #112]	; (800a0c8 <__sfp+0x74>)
 800a058:	4607      	mov	r7, r0
 800a05a:	681e      	ldr	r6, [r3, #0]
 800a05c:	69b3      	ldr	r3, [r6, #24]
 800a05e:	b913      	cbnz	r3, 800a066 <__sfp+0x12>
 800a060:	4630      	mov	r0, r6
 800a062:	f7ff ffc7 	bl	8009ff4 <__sinit>
 800a066:	3648      	adds	r6, #72	; 0x48
 800a068:	68b4      	ldr	r4, [r6, #8]
 800a06a:	6873      	ldr	r3, [r6, #4]
 800a06c:	3b01      	subs	r3, #1
 800a06e:	d503      	bpl.n	800a078 <__sfp+0x24>
 800a070:	6833      	ldr	r3, [r6, #0]
 800a072:	b133      	cbz	r3, 800a082 <__sfp+0x2e>
 800a074:	6836      	ldr	r6, [r6, #0]
 800a076:	e7f7      	b.n	800a068 <__sfp+0x14>
 800a078:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a07c:	b16d      	cbz	r5, 800a09a <__sfp+0x46>
 800a07e:	3468      	adds	r4, #104	; 0x68
 800a080:	e7f4      	b.n	800a06c <__sfp+0x18>
 800a082:	2104      	movs	r1, #4
 800a084:	4638      	mov	r0, r7
 800a086:	f7ff ff9f 	bl	8009fc8 <__sfmoreglue>
 800a08a:	6030      	str	r0, [r6, #0]
 800a08c:	2800      	cmp	r0, #0
 800a08e:	d1f1      	bne.n	800a074 <__sfp+0x20>
 800a090:	230c      	movs	r3, #12
 800a092:	4604      	mov	r4, r0
 800a094:	603b      	str	r3, [r7, #0]
 800a096:	4620      	mov	r0, r4
 800a098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a09a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a09e:	81e3      	strh	r3, [r4, #14]
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	6665      	str	r5, [r4, #100]	; 0x64
 800a0a4:	81a3      	strh	r3, [r4, #12]
 800a0a6:	6025      	str	r5, [r4, #0]
 800a0a8:	60a5      	str	r5, [r4, #8]
 800a0aa:	6065      	str	r5, [r4, #4]
 800a0ac:	6125      	str	r5, [r4, #16]
 800a0ae:	6165      	str	r5, [r4, #20]
 800a0b0:	61a5      	str	r5, [r4, #24]
 800a0b2:	2208      	movs	r2, #8
 800a0b4:	4629      	mov	r1, r5
 800a0b6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a0ba:	f7fe fa93 	bl	80085e4 <memset>
 800a0be:	6365      	str	r5, [r4, #52]	; 0x34
 800a0c0:	63a5      	str	r5, [r4, #56]	; 0x38
 800a0c2:	64a5      	str	r5, [r4, #72]	; 0x48
 800a0c4:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a0c6:	e7e6      	b.n	800a096 <__sfp+0x42>
 800a0c8:	0800b1d0 	.word	0x0800b1d0

0800a0cc <_fwalk_reent>:
 800a0cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0d0:	4680      	mov	r8, r0
 800a0d2:	4689      	mov	r9, r1
 800a0d4:	2600      	movs	r6, #0
 800a0d6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a0da:	b914      	cbnz	r4, 800a0e2 <_fwalk_reent+0x16>
 800a0dc:	4630      	mov	r0, r6
 800a0de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0e2:	68a5      	ldr	r5, [r4, #8]
 800a0e4:	6867      	ldr	r7, [r4, #4]
 800a0e6:	3f01      	subs	r7, #1
 800a0e8:	d501      	bpl.n	800a0ee <_fwalk_reent+0x22>
 800a0ea:	6824      	ldr	r4, [r4, #0]
 800a0ec:	e7f5      	b.n	800a0da <_fwalk_reent+0xe>
 800a0ee:	89ab      	ldrh	r3, [r5, #12]
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d907      	bls.n	800a104 <_fwalk_reent+0x38>
 800a0f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	d003      	beq.n	800a104 <_fwalk_reent+0x38>
 800a0fc:	4629      	mov	r1, r5
 800a0fe:	4640      	mov	r0, r8
 800a100:	47c8      	blx	r9
 800a102:	4306      	orrs	r6, r0
 800a104:	3568      	adds	r5, #104	; 0x68
 800a106:	e7ee      	b.n	800a0e6 <_fwalk_reent+0x1a>

0800a108 <_localeconv_r>:
 800a108:	4b04      	ldr	r3, [pc, #16]	; (800a11c <_localeconv_r+0x14>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	6a18      	ldr	r0, [r3, #32]
 800a10e:	4b04      	ldr	r3, [pc, #16]	; (800a120 <_localeconv_r+0x18>)
 800a110:	2800      	cmp	r0, #0
 800a112:	bf08      	it	eq
 800a114:	4618      	moveq	r0, r3
 800a116:	30f0      	adds	r0, #240	; 0xf0
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	2000000c 	.word	0x2000000c
 800a120:	20000070 	.word	0x20000070

0800a124 <__swhatbuf_r>:
 800a124:	b570      	push	{r4, r5, r6, lr}
 800a126:	460e      	mov	r6, r1
 800a128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a12c:	b090      	sub	sp, #64	; 0x40
 800a12e:	2900      	cmp	r1, #0
 800a130:	4614      	mov	r4, r2
 800a132:	461d      	mov	r5, r3
 800a134:	da07      	bge.n	800a146 <__swhatbuf_r+0x22>
 800a136:	2300      	movs	r3, #0
 800a138:	602b      	str	r3, [r5, #0]
 800a13a:	89b3      	ldrh	r3, [r6, #12]
 800a13c:	061a      	lsls	r2, r3, #24
 800a13e:	d410      	bmi.n	800a162 <__swhatbuf_r+0x3e>
 800a140:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a144:	e00e      	b.n	800a164 <__swhatbuf_r+0x40>
 800a146:	aa01      	add	r2, sp, #4
 800a148:	f000 fdae 	bl	800aca8 <_fstat_r>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	dbf2      	blt.n	800a136 <__swhatbuf_r+0x12>
 800a150:	9a02      	ldr	r2, [sp, #8]
 800a152:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a156:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a15a:	425a      	negs	r2, r3
 800a15c:	415a      	adcs	r2, r3
 800a15e:	602a      	str	r2, [r5, #0]
 800a160:	e7ee      	b.n	800a140 <__swhatbuf_r+0x1c>
 800a162:	2340      	movs	r3, #64	; 0x40
 800a164:	2000      	movs	r0, #0
 800a166:	6023      	str	r3, [r4, #0]
 800a168:	b010      	add	sp, #64	; 0x40
 800a16a:	bd70      	pop	{r4, r5, r6, pc}

0800a16c <__smakebuf_r>:
 800a16c:	898b      	ldrh	r3, [r1, #12]
 800a16e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a170:	079d      	lsls	r5, r3, #30
 800a172:	4606      	mov	r6, r0
 800a174:	460c      	mov	r4, r1
 800a176:	d507      	bpl.n	800a188 <__smakebuf_r+0x1c>
 800a178:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a17c:	6023      	str	r3, [r4, #0]
 800a17e:	6123      	str	r3, [r4, #16]
 800a180:	2301      	movs	r3, #1
 800a182:	6163      	str	r3, [r4, #20]
 800a184:	b002      	add	sp, #8
 800a186:	bd70      	pop	{r4, r5, r6, pc}
 800a188:	ab01      	add	r3, sp, #4
 800a18a:	466a      	mov	r2, sp
 800a18c:	f7ff ffca 	bl	800a124 <__swhatbuf_r>
 800a190:	9900      	ldr	r1, [sp, #0]
 800a192:	4605      	mov	r5, r0
 800a194:	4630      	mov	r0, r6
 800a196:	f000 fb75 	bl	800a884 <_malloc_r>
 800a19a:	b948      	cbnz	r0, 800a1b0 <__smakebuf_r+0x44>
 800a19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1a0:	059a      	lsls	r2, r3, #22
 800a1a2:	d4ef      	bmi.n	800a184 <__smakebuf_r+0x18>
 800a1a4:	f023 0303 	bic.w	r3, r3, #3
 800a1a8:	f043 0302 	orr.w	r3, r3, #2
 800a1ac:	81a3      	strh	r3, [r4, #12]
 800a1ae:	e7e3      	b.n	800a178 <__smakebuf_r+0xc>
 800a1b0:	4b0d      	ldr	r3, [pc, #52]	; (800a1e8 <__smakebuf_r+0x7c>)
 800a1b2:	62b3      	str	r3, [r6, #40]	; 0x28
 800a1b4:	89a3      	ldrh	r3, [r4, #12]
 800a1b6:	6020      	str	r0, [r4, #0]
 800a1b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1bc:	81a3      	strh	r3, [r4, #12]
 800a1be:	9b00      	ldr	r3, [sp, #0]
 800a1c0:	6120      	str	r0, [r4, #16]
 800a1c2:	6163      	str	r3, [r4, #20]
 800a1c4:	9b01      	ldr	r3, [sp, #4]
 800a1c6:	b15b      	cbz	r3, 800a1e0 <__smakebuf_r+0x74>
 800a1c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	f000 fd7d 	bl	800accc <_isatty_r>
 800a1d2:	b128      	cbz	r0, 800a1e0 <__smakebuf_r+0x74>
 800a1d4:	89a3      	ldrh	r3, [r4, #12]
 800a1d6:	f023 0303 	bic.w	r3, r3, #3
 800a1da:	f043 0301 	orr.w	r3, r3, #1
 800a1de:	81a3      	strh	r3, [r4, #12]
 800a1e0:	89a3      	ldrh	r3, [r4, #12]
 800a1e2:	431d      	orrs	r5, r3
 800a1e4:	81a5      	strh	r5, [r4, #12]
 800a1e6:	e7cd      	b.n	800a184 <__smakebuf_r+0x18>
 800a1e8:	08009f75 	.word	0x08009f75

0800a1ec <malloc>:
 800a1ec:	4b02      	ldr	r3, [pc, #8]	; (800a1f8 <malloc+0xc>)
 800a1ee:	4601      	mov	r1, r0
 800a1f0:	6818      	ldr	r0, [r3, #0]
 800a1f2:	f000 bb47 	b.w	800a884 <_malloc_r>
 800a1f6:	bf00      	nop
 800a1f8:	2000000c 	.word	0x2000000c

0800a1fc <memchr>:
 800a1fc:	b510      	push	{r4, lr}
 800a1fe:	b2c9      	uxtb	r1, r1
 800a200:	4402      	add	r2, r0
 800a202:	4290      	cmp	r0, r2
 800a204:	4603      	mov	r3, r0
 800a206:	d101      	bne.n	800a20c <memchr+0x10>
 800a208:	2000      	movs	r0, #0
 800a20a:	bd10      	pop	{r4, pc}
 800a20c:	781c      	ldrb	r4, [r3, #0]
 800a20e:	3001      	adds	r0, #1
 800a210:	428c      	cmp	r4, r1
 800a212:	d1f6      	bne.n	800a202 <memchr+0x6>
 800a214:	4618      	mov	r0, r3
 800a216:	bd10      	pop	{r4, pc}

0800a218 <memcpy>:
 800a218:	b510      	push	{r4, lr}
 800a21a:	1e43      	subs	r3, r0, #1
 800a21c:	440a      	add	r2, r1
 800a21e:	4291      	cmp	r1, r2
 800a220:	d100      	bne.n	800a224 <memcpy+0xc>
 800a222:	bd10      	pop	{r4, pc}
 800a224:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a228:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a22c:	e7f7      	b.n	800a21e <memcpy+0x6>

0800a22e <_Balloc>:
 800a22e:	b570      	push	{r4, r5, r6, lr}
 800a230:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a232:	4604      	mov	r4, r0
 800a234:	460e      	mov	r6, r1
 800a236:	b93d      	cbnz	r5, 800a248 <_Balloc+0x1a>
 800a238:	2010      	movs	r0, #16
 800a23a:	f7ff ffd7 	bl	800a1ec <malloc>
 800a23e:	6260      	str	r0, [r4, #36]	; 0x24
 800a240:	6045      	str	r5, [r0, #4]
 800a242:	6085      	str	r5, [r0, #8]
 800a244:	6005      	str	r5, [r0, #0]
 800a246:	60c5      	str	r5, [r0, #12]
 800a248:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a24a:	68eb      	ldr	r3, [r5, #12]
 800a24c:	b183      	cbz	r3, 800a270 <_Balloc+0x42>
 800a24e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a256:	b9b8      	cbnz	r0, 800a288 <_Balloc+0x5a>
 800a258:	2101      	movs	r1, #1
 800a25a:	fa01 f506 	lsl.w	r5, r1, r6
 800a25e:	1d6a      	adds	r2, r5, #5
 800a260:	0092      	lsls	r2, r2, #2
 800a262:	4620      	mov	r0, r4
 800a264:	f000 fab3 	bl	800a7ce <_calloc_r>
 800a268:	b160      	cbz	r0, 800a284 <_Balloc+0x56>
 800a26a:	6046      	str	r6, [r0, #4]
 800a26c:	6085      	str	r5, [r0, #8]
 800a26e:	e00e      	b.n	800a28e <_Balloc+0x60>
 800a270:	2221      	movs	r2, #33	; 0x21
 800a272:	2104      	movs	r1, #4
 800a274:	4620      	mov	r0, r4
 800a276:	f000 faaa 	bl	800a7ce <_calloc_r>
 800a27a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a27c:	60e8      	str	r0, [r5, #12]
 800a27e:	68db      	ldr	r3, [r3, #12]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d1e4      	bne.n	800a24e <_Balloc+0x20>
 800a284:	2000      	movs	r0, #0
 800a286:	bd70      	pop	{r4, r5, r6, pc}
 800a288:	6802      	ldr	r2, [r0, #0]
 800a28a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a28e:	2300      	movs	r3, #0
 800a290:	6103      	str	r3, [r0, #16]
 800a292:	60c3      	str	r3, [r0, #12]
 800a294:	bd70      	pop	{r4, r5, r6, pc}

0800a296 <_Bfree>:
 800a296:	b570      	push	{r4, r5, r6, lr}
 800a298:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a29a:	4606      	mov	r6, r0
 800a29c:	460d      	mov	r5, r1
 800a29e:	b93c      	cbnz	r4, 800a2b0 <_Bfree+0x1a>
 800a2a0:	2010      	movs	r0, #16
 800a2a2:	f7ff ffa3 	bl	800a1ec <malloc>
 800a2a6:	6270      	str	r0, [r6, #36]	; 0x24
 800a2a8:	6044      	str	r4, [r0, #4]
 800a2aa:	6084      	str	r4, [r0, #8]
 800a2ac:	6004      	str	r4, [r0, #0]
 800a2ae:	60c4      	str	r4, [r0, #12]
 800a2b0:	b13d      	cbz	r5, 800a2c2 <_Bfree+0x2c>
 800a2b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a2b4:	686a      	ldr	r2, [r5, #4]
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a2bc:	6029      	str	r1, [r5, #0]
 800a2be:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a2c2:	bd70      	pop	{r4, r5, r6, pc}

0800a2c4 <__multadd>:
 800a2c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2c8:	461f      	mov	r7, r3
 800a2ca:	4606      	mov	r6, r0
 800a2cc:	460c      	mov	r4, r1
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	690d      	ldr	r5, [r1, #16]
 800a2d2:	f101 0e14 	add.w	lr, r1, #20
 800a2d6:	f8de 0000 	ldr.w	r0, [lr]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	b281      	uxth	r1, r0
 800a2de:	fb02 7101 	mla	r1, r2, r1, r7
 800a2e2:	0c00      	lsrs	r0, r0, #16
 800a2e4:	0c0f      	lsrs	r7, r1, #16
 800a2e6:	fb02 7000 	mla	r0, r2, r0, r7
 800a2ea:	b289      	uxth	r1, r1
 800a2ec:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a2f0:	429d      	cmp	r5, r3
 800a2f2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a2f6:	f84e 1b04 	str.w	r1, [lr], #4
 800a2fa:	dcec      	bgt.n	800a2d6 <__multadd+0x12>
 800a2fc:	b1d7      	cbz	r7, 800a334 <__multadd+0x70>
 800a2fe:	68a3      	ldr	r3, [r4, #8]
 800a300:	429d      	cmp	r5, r3
 800a302:	db12      	blt.n	800a32a <__multadd+0x66>
 800a304:	6861      	ldr	r1, [r4, #4]
 800a306:	4630      	mov	r0, r6
 800a308:	3101      	adds	r1, #1
 800a30a:	f7ff ff90 	bl	800a22e <_Balloc>
 800a30e:	4680      	mov	r8, r0
 800a310:	6922      	ldr	r2, [r4, #16]
 800a312:	f104 010c 	add.w	r1, r4, #12
 800a316:	3202      	adds	r2, #2
 800a318:	0092      	lsls	r2, r2, #2
 800a31a:	300c      	adds	r0, #12
 800a31c:	f7ff ff7c 	bl	800a218 <memcpy>
 800a320:	4621      	mov	r1, r4
 800a322:	4630      	mov	r0, r6
 800a324:	f7ff ffb7 	bl	800a296 <_Bfree>
 800a328:	4644      	mov	r4, r8
 800a32a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a32e:	3501      	adds	r5, #1
 800a330:	615f      	str	r7, [r3, #20]
 800a332:	6125      	str	r5, [r4, #16]
 800a334:	4620      	mov	r0, r4
 800a336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a33a <__hi0bits>:
 800a33a:	0c02      	lsrs	r2, r0, #16
 800a33c:	0412      	lsls	r2, r2, #16
 800a33e:	4603      	mov	r3, r0
 800a340:	b9b2      	cbnz	r2, 800a370 <__hi0bits+0x36>
 800a342:	0403      	lsls	r3, r0, #16
 800a344:	2010      	movs	r0, #16
 800a346:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a34a:	bf04      	itt	eq
 800a34c:	021b      	lsleq	r3, r3, #8
 800a34e:	3008      	addeq	r0, #8
 800a350:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a354:	bf04      	itt	eq
 800a356:	011b      	lsleq	r3, r3, #4
 800a358:	3004      	addeq	r0, #4
 800a35a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a35e:	bf04      	itt	eq
 800a360:	009b      	lsleq	r3, r3, #2
 800a362:	3002      	addeq	r0, #2
 800a364:	2b00      	cmp	r3, #0
 800a366:	db06      	blt.n	800a376 <__hi0bits+0x3c>
 800a368:	005b      	lsls	r3, r3, #1
 800a36a:	d503      	bpl.n	800a374 <__hi0bits+0x3a>
 800a36c:	3001      	adds	r0, #1
 800a36e:	4770      	bx	lr
 800a370:	2000      	movs	r0, #0
 800a372:	e7e8      	b.n	800a346 <__hi0bits+0xc>
 800a374:	2020      	movs	r0, #32
 800a376:	4770      	bx	lr

0800a378 <__lo0bits>:
 800a378:	6803      	ldr	r3, [r0, #0]
 800a37a:	4601      	mov	r1, r0
 800a37c:	f013 0207 	ands.w	r2, r3, #7
 800a380:	d00b      	beq.n	800a39a <__lo0bits+0x22>
 800a382:	07da      	lsls	r2, r3, #31
 800a384:	d423      	bmi.n	800a3ce <__lo0bits+0x56>
 800a386:	0798      	lsls	r0, r3, #30
 800a388:	bf49      	itett	mi
 800a38a:	085b      	lsrmi	r3, r3, #1
 800a38c:	089b      	lsrpl	r3, r3, #2
 800a38e:	2001      	movmi	r0, #1
 800a390:	600b      	strmi	r3, [r1, #0]
 800a392:	bf5c      	itt	pl
 800a394:	600b      	strpl	r3, [r1, #0]
 800a396:	2002      	movpl	r0, #2
 800a398:	4770      	bx	lr
 800a39a:	b298      	uxth	r0, r3
 800a39c:	b9a8      	cbnz	r0, 800a3ca <__lo0bits+0x52>
 800a39e:	2010      	movs	r0, #16
 800a3a0:	0c1b      	lsrs	r3, r3, #16
 800a3a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a3a6:	bf04      	itt	eq
 800a3a8:	0a1b      	lsreq	r3, r3, #8
 800a3aa:	3008      	addeq	r0, #8
 800a3ac:	071a      	lsls	r2, r3, #28
 800a3ae:	bf04      	itt	eq
 800a3b0:	091b      	lsreq	r3, r3, #4
 800a3b2:	3004      	addeq	r0, #4
 800a3b4:	079a      	lsls	r2, r3, #30
 800a3b6:	bf04      	itt	eq
 800a3b8:	089b      	lsreq	r3, r3, #2
 800a3ba:	3002      	addeq	r0, #2
 800a3bc:	07da      	lsls	r2, r3, #31
 800a3be:	d402      	bmi.n	800a3c6 <__lo0bits+0x4e>
 800a3c0:	085b      	lsrs	r3, r3, #1
 800a3c2:	d006      	beq.n	800a3d2 <__lo0bits+0x5a>
 800a3c4:	3001      	adds	r0, #1
 800a3c6:	600b      	str	r3, [r1, #0]
 800a3c8:	4770      	bx	lr
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	e7e9      	b.n	800a3a2 <__lo0bits+0x2a>
 800a3ce:	2000      	movs	r0, #0
 800a3d0:	4770      	bx	lr
 800a3d2:	2020      	movs	r0, #32
 800a3d4:	4770      	bx	lr

0800a3d6 <__i2b>:
 800a3d6:	b510      	push	{r4, lr}
 800a3d8:	460c      	mov	r4, r1
 800a3da:	2101      	movs	r1, #1
 800a3dc:	f7ff ff27 	bl	800a22e <_Balloc>
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	6144      	str	r4, [r0, #20]
 800a3e4:	6102      	str	r2, [r0, #16]
 800a3e6:	bd10      	pop	{r4, pc}

0800a3e8 <__multiply>:
 800a3e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ec:	4614      	mov	r4, r2
 800a3ee:	690a      	ldr	r2, [r1, #16]
 800a3f0:	6923      	ldr	r3, [r4, #16]
 800a3f2:	4689      	mov	r9, r1
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	bfbe      	ittt	lt
 800a3f8:	460b      	movlt	r3, r1
 800a3fa:	46a1      	movlt	r9, r4
 800a3fc:	461c      	movlt	r4, r3
 800a3fe:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a402:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a406:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a40a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a40e:	eb07 060a 	add.w	r6, r7, sl
 800a412:	429e      	cmp	r6, r3
 800a414:	bfc8      	it	gt
 800a416:	3101      	addgt	r1, #1
 800a418:	f7ff ff09 	bl	800a22e <_Balloc>
 800a41c:	f100 0514 	add.w	r5, r0, #20
 800a420:	462b      	mov	r3, r5
 800a422:	2200      	movs	r2, #0
 800a424:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a428:	4543      	cmp	r3, r8
 800a42a:	d316      	bcc.n	800a45a <__multiply+0x72>
 800a42c:	f104 0214 	add.w	r2, r4, #20
 800a430:	f109 0114 	add.w	r1, r9, #20
 800a434:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800a438:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a43c:	9301      	str	r3, [sp, #4]
 800a43e:	9c01      	ldr	r4, [sp, #4]
 800a440:	4613      	mov	r3, r2
 800a442:	4294      	cmp	r4, r2
 800a444:	d80c      	bhi.n	800a460 <__multiply+0x78>
 800a446:	2e00      	cmp	r6, #0
 800a448:	dd03      	ble.n	800a452 <__multiply+0x6a>
 800a44a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d054      	beq.n	800a4fc <__multiply+0x114>
 800a452:	6106      	str	r6, [r0, #16]
 800a454:	b003      	add	sp, #12
 800a456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a45a:	f843 2b04 	str.w	r2, [r3], #4
 800a45e:	e7e3      	b.n	800a428 <__multiply+0x40>
 800a460:	f8b3 a000 	ldrh.w	sl, [r3]
 800a464:	3204      	adds	r2, #4
 800a466:	f1ba 0f00 	cmp.w	sl, #0
 800a46a:	d020      	beq.n	800a4ae <__multiply+0xc6>
 800a46c:	46ae      	mov	lr, r5
 800a46e:	4689      	mov	r9, r1
 800a470:	f04f 0c00 	mov.w	ip, #0
 800a474:	f859 4b04 	ldr.w	r4, [r9], #4
 800a478:	f8be b000 	ldrh.w	fp, [lr]
 800a47c:	b2a3      	uxth	r3, r4
 800a47e:	fb0a b303 	mla	r3, sl, r3, fp
 800a482:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800a486:	f8de 4000 	ldr.w	r4, [lr]
 800a48a:	4463      	add	r3, ip
 800a48c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a490:	fb0a c40b 	mla	r4, sl, fp, ip
 800a494:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a498:	b29b      	uxth	r3, r3
 800a49a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a49e:	454f      	cmp	r7, r9
 800a4a0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a4a4:	f84e 3b04 	str.w	r3, [lr], #4
 800a4a8:	d8e4      	bhi.n	800a474 <__multiply+0x8c>
 800a4aa:	f8ce c000 	str.w	ip, [lr]
 800a4ae:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800a4b2:	f1b9 0f00 	cmp.w	r9, #0
 800a4b6:	d01f      	beq.n	800a4f8 <__multiply+0x110>
 800a4b8:	46ae      	mov	lr, r5
 800a4ba:	468c      	mov	ip, r1
 800a4bc:	f04f 0a00 	mov.w	sl, #0
 800a4c0:	682b      	ldr	r3, [r5, #0]
 800a4c2:	f8bc 4000 	ldrh.w	r4, [ip]
 800a4c6:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a4ca:	b29b      	uxth	r3, r3
 800a4cc:	fb09 b404 	mla	r4, r9, r4, fp
 800a4d0:	44a2      	add	sl, r4
 800a4d2:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a4d6:	f84e 3b04 	str.w	r3, [lr], #4
 800a4da:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a4de:	f8be 4000 	ldrh.w	r4, [lr]
 800a4e2:	0c1b      	lsrs	r3, r3, #16
 800a4e4:	fb09 4303 	mla	r3, r9, r3, r4
 800a4e8:	4567      	cmp	r7, ip
 800a4ea:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800a4ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4f2:	d8e6      	bhi.n	800a4c2 <__multiply+0xda>
 800a4f4:	f8ce 3000 	str.w	r3, [lr]
 800a4f8:	3504      	adds	r5, #4
 800a4fa:	e7a0      	b.n	800a43e <__multiply+0x56>
 800a4fc:	3e01      	subs	r6, #1
 800a4fe:	e7a2      	b.n	800a446 <__multiply+0x5e>

0800a500 <__pow5mult>:
 800a500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a504:	4615      	mov	r5, r2
 800a506:	f012 0203 	ands.w	r2, r2, #3
 800a50a:	4606      	mov	r6, r0
 800a50c:	460f      	mov	r7, r1
 800a50e:	d007      	beq.n	800a520 <__pow5mult+0x20>
 800a510:	4c21      	ldr	r4, [pc, #132]	; (800a598 <__pow5mult+0x98>)
 800a512:	3a01      	subs	r2, #1
 800a514:	2300      	movs	r3, #0
 800a516:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a51a:	f7ff fed3 	bl	800a2c4 <__multadd>
 800a51e:	4607      	mov	r7, r0
 800a520:	10ad      	asrs	r5, r5, #2
 800a522:	d035      	beq.n	800a590 <__pow5mult+0x90>
 800a524:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a526:	b93c      	cbnz	r4, 800a538 <__pow5mult+0x38>
 800a528:	2010      	movs	r0, #16
 800a52a:	f7ff fe5f 	bl	800a1ec <malloc>
 800a52e:	6270      	str	r0, [r6, #36]	; 0x24
 800a530:	6044      	str	r4, [r0, #4]
 800a532:	6084      	str	r4, [r0, #8]
 800a534:	6004      	str	r4, [r0, #0]
 800a536:	60c4      	str	r4, [r0, #12]
 800a538:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a53c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a540:	b94c      	cbnz	r4, 800a556 <__pow5mult+0x56>
 800a542:	f240 2171 	movw	r1, #625	; 0x271
 800a546:	4630      	mov	r0, r6
 800a548:	f7ff ff45 	bl	800a3d6 <__i2b>
 800a54c:	2300      	movs	r3, #0
 800a54e:	4604      	mov	r4, r0
 800a550:	f8c8 0008 	str.w	r0, [r8, #8]
 800a554:	6003      	str	r3, [r0, #0]
 800a556:	f04f 0800 	mov.w	r8, #0
 800a55a:	07eb      	lsls	r3, r5, #31
 800a55c:	d50a      	bpl.n	800a574 <__pow5mult+0x74>
 800a55e:	4639      	mov	r1, r7
 800a560:	4622      	mov	r2, r4
 800a562:	4630      	mov	r0, r6
 800a564:	f7ff ff40 	bl	800a3e8 <__multiply>
 800a568:	4681      	mov	r9, r0
 800a56a:	4639      	mov	r1, r7
 800a56c:	4630      	mov	r0, r6
 800a56e:	f7ff fe92 	bl	800a296 <_Bfree>
 800a572:	464f      	mov	r7, r9
 800a574:	106d      	asrs	r5, r5, #1
 800a576:	d00b      	beq.n	800a590 <__pow5mult+0x90>
 800a578:	6820      	ldr	r0, [r4, #0]
 800a57a:	b938      	cbnz	r0, 800a58c <__pow5mult+0x8c>
 800a57c:	4622      	mov	r2, r4
 800a57e:	4621      	mov	r1, r4
 800a580:	4630      	mov	r0, r6
 800a582:	f7ff ff31 	bl	800a3e8 <__multiply>
 800a586:	6020      	str	r0, [r4, #0]
 800a588:	f8c0 8000 	str.w	r8, [r0]
 800a58c:	4604      	mov	r4, r0
 800a58e:	e7e4      	b.n	800a55a <__pow5mult+0x5a>
 800a590:	4638      	mov	r0, r7
 800a592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a596:	bf00      	nop
 800a598:	0800b470 	.word	0x0800b470

0800a59c <__lshift>:
 800a59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5a0:	460c      	mov	r4, r1
 800a5a2:	4607      	mov	r7, r0
 800a5a4:	4616      	mov	r6, r2
 800a5a6:	6923      	ldr	r3, [r4, #16]
 800a5a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5ac:	eb0a 0903 	add.w	r9, sl, r3
 800a5b0:	6849      	ldr	r1, [r1, #4]
 800a5b2:	68a3      	ldr	r3, [r4, #8]
 800a5b4:	f109 0501 	add.w	r5, r9, #1
 800a5b8:	42ab      	cmp	r3, r5
 800a5ba:	db31      	blt.n	800a620 <__lshift+0x84>
 800a5bc:	4638      	mov	r0, r7
 800a5be:	f7ff fe36 	bl	800a22e <_Balloc>
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	4680      	mov	r8, r0
 800a5c6:	4611      	mov	r1, r2
 800a5c8:	f100 0314 	add.w	r3, r0, #20
 800a5cc:	4552      	cmp	r2, sl
 800a5ce:	db2a      	blt.n	800a626 <__lshift+0x8a>
 800a5d0:	6920      	ldr	r0, [r4, #16]
 800a5d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a5d6:	f104 0114 	add.w	r1, r4, #20
 800a5da:	f016 021f 	ands.w	r2, r6, #31
 800a5de:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a5e2:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800a5e6:	d022      	beq.n	800a62e <__lshift+0x92>
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	f1c2 0c20 	rsb	ip, r2, #32
 800a5ee:	680e      	ldr	r6, [r1, #0]
 800a5f0:	4096      	lsls	r6, r2
 800a5f2:	4330      	orrs	r0, r6
 800a5f4:	f843 0b04 	str.w	r0, [r3], #4
 800a5f8:	f851 0b04 	ldr.w	r0, [r1], #4
 800a5fc:	458e      	cmp	lr, r1
 800a5fe:	fa20 f00c 	lsr.w	r0, r0, ip
 800a602:	d8f4      	bhi.n	800a5ee <__lshift+0x52>
 800a604:	6018      	str	r0, [r3, #0]
 800a606:	b108      	cbz	r0, 800a60c <__lshift+0x70>
 800a608:	f109 0502 	add.w	r5, r9, #2
 800a60c:	3d01      	subs	r5, #1
 800a60e:	4638      	mov	r0, r7
 800a610:	f8c8 5010 	str.w	r5, [r8, #16]
 800a614:	4621      	mov	r1, r4
 800a616:	f7ff fe3e 	bl	800a296 <_Bfree>
 800a61a:	4640      	mov	r0, r8
 800a61c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a620:	3101      	adds	r1, #1
 800a622:	005b      	lsls	r3, r3, #1
 800a624:	e7c8      	b.n	800a5b8 <__lshift+0x1c>
 800a626:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a62a:	3201      	adds	r2, #1
 800a62c:	e7ce      	b.n	800a5cc <__lshift+0x30>
 800a62e:	3b04      	subs	r3, #4
 800a630:	f851 2b04 	ldr.w	r2, [r1], #4
 800a634:	458e      	cmp	lr, r1
 800a636:	f843 2f04 	str.w	r2, [r3, #4]!
 800a63a:	d8f9      	bhi.n	800a630 <__lshift+0x94>
 800a63c:	e7e6      	b.n	800a60c <__lshift+0x70>

0800a63e <__mcmp>:
 800a63e:	6903      	ldr	r3, [r0, #16]
 800a640:	690a      	ldr	r2, [r1, #16]
 800a642:	b530      	push	{r4, r5, lr}
 800a644:	1a9b      	subs	r3, r3, r2
 800a646:	d10c      	bne.n	800a662 <__mcmp+0x24>
 800a648:	0092      	lsls	r2, r2, #2
 800a64a:	3014      	adds	r0, #20
 800a64c:	3114      	adds	r1, #20
 800a64e:	1884      	adds	r4, r0, r2
 800a650:	4411      	add	r1, r2
 800a652:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a656:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a65a:	4295      	cmp	r5, r2
 800a65c:	d003      	beq.n	800a666 <__mcmp+0x28>
 800a65e:	d305      	bcc.n	800a66c <__mcmp+0x2e>
 800a660:	2301      	movs	r3, #1
 800a662:	4618      	mov	r0, r3
 800a664:	bd30      	pop	{r4, r5, pc}
 800a666:	42a0      	cmp	r0, r4
 800a668:	d3f3      	bcc.n	800a652 <__mcmp+0x14>
 800a66a:	e7fa      	b.n	800a662 <__mcmp+0x24>
 800a66c:	f04f 33ff 	mov.w	r3, #4294967295
 800a670:	e7f7      	b.n	800a662 <__mcmp+0x24>

0800a672 <__mdiff>:
 800a672:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a676:	460d      	mov	r5, r1
 800a678:	4607      	mov	r7, r0
 800a67a:	4611      	mov	r1, r2
 800a67c:	4628      	mov	r0, r5
 800a67e:	4614      	mov	r4, r2
 800a680:	f7ff ffdd 	bl	800a63e <__mcmp>
 800a684:	1e06      	subs	r6, r0, #0
 800a686:	d108      	bne.n	800a69a <__mdiff+0x28>
 800a688:	4631      	mov	r1, r6
 800a68a:	4638      	mov	r0, r7
 800a68c:	f7ff fdcf 	bl	800a22e <_Balloc>
 800a690:	2301      	movs	r3, #1
 800a692:	6146      	str	r6, [r0, #20]
 800a694:	6103      	str	r3, [r0, #16]
 800a696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a69a:	bfa4      	itt	ge
 800a69c:	4623      	movge	r3, r4
 800a69e:	462c      	movge	r4, r5
 800a6a0:	4638      	mov	r0, r7
 800a6a2:	6861      	ldr	r1, [r4, #4]
 800a6a4:	bfa6      	itte	ge
 800a6a6:	461d      	movge	r5, r3
 800a6a8:	2600      	movge	r6, #0
 800a6aa:	2601      	movlt	r6, #1
 800a6ac:	f7ff fdbf 	bl	800a22e <_Balloc>
 800a6b0:	f04f 0c00 	mov.w	ip, #0
 800a6b4:	60c6      	str	r6, [r0, #12]
 800a6b6:	692b      	ldr	r3, [r5, #16]
 800a6b8:	6926      	ldr	r6, [r4, #16]
 800a6ba:	f104 0214 	add.w	r2, r4, #20
 800a6be:	f105 0914 	add.w	r9, r5, #20
 800a6c2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a6c6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a6ca:	f100 0114 	add.w	r1, r0, #20
 800a6ce:	f852 ab04 	ldr.w	sl, [r2], #4
 800a6d2:	f859 5b04 	ldr.w	r5, [r9], #4
 800a6d6:	fa1f f38a 	uxth.w	r3, sl
 800a6da:	4463      	add	r3, ip
 800a6dc:	b2ac      	uxth	r4, r5
 800a6de:	1b1b      	subs	r3, r3, r4
 800a6e0:	0c2c      	lsrs	r4, r5, #16
 800a6e2:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800a6e6:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a6f0:	45c8      	cmp	r8, r9
 800a6f2:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800a6f6:	4696      	mov	lr, r2
 800a6f8:	f841 4b04 	str.w	r4, [r1], #4
 800a6fc:	d8e7      	bhi.n	800a6ce <__mdiff+0x5c>
 800a6fe:	45be      	cmp	lr, r7
 800a700:	d305      	bcc.n	800a70e <__mdiff+0x9c>
 800a702:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a706:	b18b      	cbz	r3, 800a72c <__mdiff+0xba>
 800a708:	6106      	str	r6, [r0, #16]
 800a70a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a70e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a712:	b2a2      	uxth	r2, r4
 800a714:	4462      	add	r2, ip
 800a716:	1413      	asrs	r3, r2, #16
 800a718:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a71c:	b292      	uxth	r2, r2
 800a71e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a722:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a726:	f841 2b04 	str.w	r2, [r1], #4
 800a72a:	e7e8      	b.n	800a6fe <__mdiff+0x8c>
 800a72c:	3e01      	subs	r6, #1
 800a72e:	e7e8      	b.n	800a702 <__mdiff+0x90>

0800a730 <__d2b>:
 800a730:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a734:	461c      	mov	r4, r3
 800a736:	2101      	movs	r1, #1
 800a738:	4690      	mov	r8, r2
 800a73a:	9e08      	ldr	r6, [sp, #32]
 800a73c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a73e:	f7ff fd76 	bl	800a22e <_Balloc>
 800a742:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800a746:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a74a:	4607      	mov	r7, r0
 800a74c:	bb34      	cbnz	r4, 800a79c <__d2b+0x6c>
 800a74e:	9201      	str	r2, [sp, #4]
 800a750:	f1b8 0f00 	cmp.w	r8, #0
 800a754:	d027      	beq.n	800a7a6 <__d2b+0x76>
 800a756:	a802      	add	r0, sp, #8
 800a758:	f840 8d08 	str.w	r8, [r0, #-8]!
 800a75c:	f7ff fe0c 	bl	800a378 <__lo0bits>
 800a760:	9900      	ldr	r1, [sp, #0]
 800a762:	b1f0      	cbz	r0, 800a7a2 <__d2b+0x72>
 800a764:	9a01      	ldr	r2, [sp, #4]
 800a766:	f1c0 0320 	rsb	r3, r0, #32
 800a76a:	fa02 f303 	lsl.w	r3, r2, r3
 800a76e:	430b      	orrs	r3, r1
 800a770:	40c2      	lsrs	r2, r0
 800a772:	617b      	str	r3, [r7, #20]
 800a774:	9201      	str	r2, [sp, #4]
 800a776:	9b01      	ldr	r3, [sp, #4]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	bf14      	ite	ne
 800a77c:	2102      	movne	r1, #2
 800a77e:	2101      	moveq	r1, #1
 800a780:	61bb      	str	r3, [r7, #24]
 800a782:	6139      	str	r1, [r7, #16]
 800a784:	b1c4      	cbz	r4, 800a7b8 <__d2b+0x88>
 800a786:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a78a:	4404      	add	r4, r0
 800a78c:	6034      	str	r4, [r6, #0]
 800a78e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a792:	6028      	str	r0, [r5, #0]
 800a794:	4638      	mov	r0, r7
 800a796:	b002      	add	sp, #8
 800a798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a79c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a7a0:	e7d5      	b.n	800a74e <__d2b+0x1e>
 800a7a2:	6179      	str	r1, [r7, #20]
 800a7a4:	e7e7      	b.n	800a776 <__d2b+0x46>
 800a7a6:	a801      	add	r0, sp, #4
 800a7a8:	f7ff fde6 	bl	800a378 <__lo0bits>
 800a7ac:	2101      	movs	r1, #1
 800a7ae:	9b01      	ldr	r3, [sp, #4]
 800a7b0:	6139      	str	r1, [r7, #16]
 800a7b2:	617b      	str	r3, [r7, #20]
 800a7b4:	3020      	adds	r0, #32
 800a7b6:	e7e5      	b.n	800a784 <__d2b+0x54>
 800a7b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a7bc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a7c0:	6030      	str	r0, [r6, #0]
 800a7c2:	6918      	ldr	r0, [r3, #16]
 800a7c4:	f7ff fdb9 	bl	800a33a <__hi0bits>
 800a7c8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a7cc:	e7e1      	b.n	800a792 <__d2b+0x62>

0800a7ce <_calloc_r>:
 800a7ce:	b538      	push	{r3, r4, r5, lr}
 800a7d0:	fb02 f401 	mul.w	r4, r2, r1
 800a7d4:	4621      	mov	r1, r4
 800a7d6:	f000 f855 	bl	800a884 <_malloc_r>
 800a7da:	4605      	mov	r5, r0
 800a7dc:	b118      	cbz	r0, 800a7e6 <_calloc_r+0x18>
 800a7de:	4622      	mov	r2, r4
 800a7e0:	2100      	movs	r1, #0
 800a7e2:	f7fd feff 	bl	80085e4 <memset>
 800a7e6:	4628      	mov	r0, r5
 800a7e8:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a7ec <_free_r>:
 800a7ec:	b538      	push	{r3, r4, r5, lr}
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	2900      	cmp	r1, #0
 800a7f2:	d043      	beq.n	800a87c <_free_r+0x90>
 800a7f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7f8:	1f0c      	subs	r4, r1, #4
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	bfb8      	it	lt
 800a7fe:	18e4      	addlt	r4, r4, r3
 800a800:	f000 fa86 	bl	800ad10 <__malloc_lock>
 800a804:	4a1e      	ldr	r2, [pc, #120]	; (800a880 <_free_r+0x94>)
 800a806:	6813      	ldr	r3, [r2, #0]
 800a808:	4610      	mov	r0, r2
 800a80a:	b933      	cbnz	r3, 800a81a <_free_r+0x2e>
 800a80c:	6063      	str	r3, [r4, #4]
 800a80e:	6014      	str	r4, [r2, #0]
 800a810:	4628      	mov	r0, r5
 800a812:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a816:	f000 ba7c 	b.w	800ad12 <__malloc_unlock>
 800a81a:	42a3      	cmp	r3, r4
 800a81c:	d90b      	bls.n	800a836 <_free_r+0x4a>
 800a81e:	6821      	ldr	r1, [r4, #0]
 800a820:	1862      	adds	r2, r4, r1
 800a822:	4293      	cmp	r3, r2
 800a824:	bf01      	itttt	eq
 800a826:	681a      	ldreq	r2, [r3, #0]
 800a828:	685b      	ldreq	r3, [r3, #4]
 800a82a:	1852      	addeq	r2, r2, r1
 800a82c:	6022      	streq	r2, [r4, #0]
 800a82e:	6063      	str	r3, [r4, #4]
 800a830:	6004      	str	r4, [r0, #0]
 800a832:	e7ed      	b.n	800a810 <_free_r+0x24>
 800a834:	4613      	mov	r3, r2
 800a836:	685a      	ldr	r2, [r3, #4]
 800a838:	b10a      	cbz	r2, 800a83e <_free_r+0x52>
 800a83a:	42a2      	cmp	r2, r4
 800a83c:	d9fa      	bls.n	800a834 <_free_r+0x48>
 800a83e:	6819      	ldr	r1, [r3, #0]
 800a840:	1858      	adds	r0, r3, r1
 800a842:	42a0      	cmp	r0, r4
 800a844:	d10b      	bne.n	800a85e <_free_r+0x72>
 800a846:	6820      	ldr	r0, [r4, #0]
 800a848:	4401      	add	r1, r0
 800a84a:	1858      	adds	r0, r3, r1
 800a84c:	4282      	cmp	r2, r0
 800a84e:	6019      	str	r1, [r3, #0]
 800a850:	d1de      	bne.n	800a810 <_free_r+0x24>
 800a852:	6810      	ldr	r0, [r2, #0]
 800a854:	6852      	ldr	r2, [r2, #4]
 800a856:	4401      	add	r1, r0
 800a858:	6019      	str	r1, [r3, #0]
 800a85a:	605a      	str	r2, [r3, #4]
 800a85c:	e7d8      	b.n	800a810 <_free_r+0x24>
 800a85e:	d902      	bls.n	800a866 <_free_r+0x7a>
 800a860:	230c      	movs	r3, #12
 800a862:	602b      	str	r3, [r5, #0]
 800a864:	e7d4      	b.n	800a810 <_free_r+0x24>
 800a866:	6820      	ldr	r0, [r4, #0]
 800a868:	1821      	adds	r1, r4, r0
 800a86a:	428a      	cmp	r2, r1
 800a86c:	bf01      	itttt	eq
 800a86e:	6811      	ldreq	r1, [r2, #0]
 800a870:	6852      	ldreq	r2, [r2, #4]
 800a872:	1809      	addeq	r1, r1, r0
 800a874:	6021      	streq	r1, [r4, #0]
 800a876:	6062      	str	r2, [r4, #4]
 800a878:	605c      	str	r4, [r3, #4]
 800a87a:	e7c9      	b.n	800a810 <_free_r+0x24>
 800a87c:	bd38      	pop	{r3, r4, r5, pc}
 800a87e:	bf00      	nop
 800a880:	2000025c 	.word	0x2000025c

0800a884 <_malloc_r>:
 800a884:	b570      	push	{r4, r5, r6, lr}
 800a886:	1ccd      	adds	r5, r1, #3
 800a888:	f025 0503 	bic.w	r5, r5, #3
 800a88c:	3508      	adds	r5, #8
 800a88e:	2d0c      	cmp	r5, #12
 800a890:	bf38      	it	cc
 800a892:	250c      	movcc	r5, #12
 800a894:	2d00      	cmp	r5, #0
 800a896:	4606      	mov	r6, r0
 800a898:	db01      	blt.n	800a89e <_malloc_r+0x1a>
 800a89a:	42a9      	cmp	r1, r5
 800a89c:	d903      	bls.n	800a8a6 <_malloc_r+0x22>
 800a89e:	230c      	movs	r3, #12
 800a8a0:	6033      	str	r3, [r6, #0]
 800a8a2:	2000      	movs	r0, #0
 800a8a4:	bd70      	pop	{r4, r5, r6, pc}
 800a8a6:	f000 fa33 	bl	800ad10 <__malloc_lock>
 800a8aa:	4a23      	ldr	r2, [pc, #140]	; (800a938 <_malloc_r+0xb4>)
 800a8ac:	6814      	ldr	r4, [r2, #0]
 800a8ae:	4621      	mov	r1, r4
 800a8b0:	b991      	cbnz	r1, 800a8d8 <_malloc_r+0x54>
 800a8b2:	4c22      	ldr	r4, [pc, #136]	; (800a93c <_malloc_r+0xb8>)
 800a8b4:	6823      	ldr	r3, [r4, #0]
 800a8b6:	b91b      	cbnz	r3, 800a8c0 <_malloc_r+0x3c>
 800a8b8:	4630      	mov	r0, r6
 800a8ba:	f000 f97f 	bl	800abbc <_sbrk_r>
 800a8be:	6020      	str	r0, [r4, #0]
 800a8c0:	4629      	mov	r1, r5
 800a8c2:	4630      	mov	r0, r6
 800a8c4:	f000 f97a 	bl	800abbc <_sbrk_r>
 800a8c8:	1c43      	adds	r3, r0, #1
 800a8ca:	d126      	bne.n	800a91a <_malloc_r+0x96>
 800a8cc:	230c      	movs	r3, #12
 800a8ce:	4630      	mov	r0, r6
 800a8d0:	6033      	str	r3, [r6, #0]
 800a8d2:	f000 fa1e 	bl	800ad12 <__malloc_unlock>
 800a8d6:	e7e4      	b.n	800a8a2 <_malloc_r+0x1e>
 800a8d8:	680b      	ldr	r3, [r1, #0]
 800a8da:	1b5b      	subs	r3, r3, r5
 800a8dc:	d41a      	bmi.n	800a914 <_malloc_r+0x90>
 800a8de:	2b0b      	cmp	r3, #11
 800a8e0:	d90f      	bls.n	800a902 <_malloc_r+0x7e>
 800a8e2:	600b      	str	r3, [r1, #0]
 800a8e4:	18cc      	adds	r4, r1, r3
 800a8e6:	50cd      	str	r5, [r1, r3]
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	f000 fa12 	bl	800ad12 <__malloc_unlock>
 800a8ee:	f104 000b 	add.w	r0, r4, #11
 800a8f2:	1d23      	adds	r3, r4, #4
 800a8f4:	f020 0007 	bic.w	r0, r0, #7
 800a8f8:	1ac3      	subs	r3, r0, r3
 800a8fa:	d01b      	beq.n	800a934 <_malloc_r+0xb0>
 800a8fc:	425a      	negs	r2, r3
 800a8fe:	50e2      	str	r2, [r4, r3]
 800a900:	bd70      	pop	{r4, r5, r6, pc}
 800a902:	428c      	cmp	r4, r1
 800a904:	bf0b      	itete	eq
 800a906:	6863      	ldreq	r3, [r4, #4]
 800a908:	684b      	ldrne	r3, [r1, #4]
 800a90a:	6013      	streq	r3, [r2, #0]
 800a90c:	6063      	strne	r3, [r4, #4]
 800a90e:	bf18      	it	ne
 800a910:	460c      	movne	r4, r1
 800a912:	e7e9      	b.n	800a8e8 <_malloc_r+0x64>
 800a914:	460c      	mov	r4, r1
 800a916:	6849      	ldr	r1, [r1, #4]
 800a918:	e7ca      	b.n	800a8b0 <_malloc_r+0x2c>
 800a91a:	1cc4      	adds	r4, r0, #3
 800a91c:	f024 0403 	bic.w	r4, r4, #3
 800a920:	42a0      	cmp	r0, r4
 800a922:	d005      	beq.n	800a930 <_malloc_r+0xac>
 800a924:	1a21      	subs	r1, r4, r0
 800a926:	4630      	mov	r0, r6
 800a928:	f000 f948 	bl	800abbc <_sbrk_r>
 800a92c:	3001      	adds	r0, #1
 800a92e:	d0cd      	beq.n	800a8cc <_malloc_r+0x48>
 800a930:	6025      	str	r5, [r4, #0]
 800a932:	e7d9      	b.n	800a8e8 <_malloc_r+0x64>
 800a934:	bd70      	pop	{r4, r5, r6, pc}
 800a936:	bf00      	nop
 800a938:	2000025c 	.word	0x2000025c
 800a93c:	20000260 	.word	0x20000260

0800a940 <__sfputc_r>:
 800a940:	6893      	ldr	r3, [r2, #8]
 800a942:	b410      	push	{r4}
 800a944:	3b01      	subs	r3, #1
 800a946:	2b00      	cmp	r3, #0
 800a948:	6093      	str	r3, [r2, #8]
 800a94a:	da08      	bge.n	800a95e <__sfputc_r+0x1e>
 800a94c:	6994      	ldr	r4, [r2, #24]
 800a94e:	42a3      	cmp	r3, r4
 800a950:	db02      	blt.n	800a958 <__sfputc_r+0x18>
 800a952:	b2cb      	uxtb	r3, r1
 800a954:	2b0a      	cmp	r3, #10
 800a956:	d102      	bne.n	800a95e <__sfputc_r+0x1e>
 800a958:	bc10      	pop	{r4}
 800a95a:	f7fe bb29 	b.w	8008fb0 <__swbuf_r>
 800a95e:	6813      	ldr	r3, [r2, #0]
 800a960:	1c58      	adds	r0, r3, #1
 800a962:	6010      	str	r0, [r2, #0]
 800a964:	7019      	strb	r1, [r3, #0]
 800a966:	b2c8      	uxtb	r0, r1
 800a968:	bc10      	pop	{r4}
 800a96a:	4770      	bx	lr

0800a96c <__sfputs_r>:
 800a96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a96e:	4606      	mov	r6, r0
 800a970:	460f      	mov	r7, r1
 800a972:	4614      	mov	r4, r2
 800a974:	18d5      	adds	r5, r2, r3
 800a976:	42ac      	cmp	r4, r5
 800a978:	d101      	bne.n	800a97e <__sfputs_r+0x12>
 800a97a:	2000      	movs	r0, #0
 800a97c:	e007      	b.n	800a98e <__sfputs_r+0x22>
 800a97e:	463a      	mov	r2, r7
 800a980:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a984:	4630      	mov	r0, r6
 800a986:	f7ff ffdb 	bl	800a940 <__sfputc_r>
 800a98a:	1c43      	adds	r3, r0, #1
 800a98c:	d1f3      	bne.n	800a976 <__sfputs_r+0xa>
 800a98e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a990 <_vfiprintf_r>:
 800a990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a994:	b09d      	sub	sp, #116	; 0x74
 800a996:	460c      	mov	r4, r1
 800a998:	4617      	mov	r7, r2
 800a99a:	9303      	str	r3, [sp, #12]
 800a99c:	4606      	mov	r6, r0
 800a99e:	b118      	cbz	r0, 800a9a8 <_vfiprintf_r+0x18>
 800a9a0:	6983      	ldr	r3, [r0, #24]
 800a9a2:	b90b      	cbnz	r3, 800a9a8 <_vfiprintf_r+0x18>
 800a9a4:	f7ff fb26 	bl	8009ff4 <__sinit>
 800a9a8:	4b7c      	ldr	r3, [pc, #496]	; (800ab9c <_vfiprintf_r+0x20c>)
 800a9aa:	429c      	cmp	r4, r3
 800a9ac:	d157      	bne.n	800aa5e <_vfiprintf_r+0xce>
 800a9ae:	6874      	ldr	r4, [r6, #4]
 800a9b0:	89a3      	ldrh	r3, [r4, #12]
 800a9b2:	0718      	lsls	r0, r3, #28
 800a9b4:	d55d      	bpl.n	800aa72 <_vfiprintf_r+0xe2>
 800a9b6:	6923      	ldr	r3, [r4, #16]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d05a      	beq.n	800aa72 <_vfiprintf_r+0xe2>
 800a9bc:	2300      	movs	r3, #0
 800a9be:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c0:	2320      	movs	r3, #32
 800a9c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9c6:	2330      	movs	r3, #48	; 0x30
 800a9c8:	f04f 0b01 	mov.w	fp, #1
 800a9cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9d0:	46b8      	mov	r8, r7
 800a9d2:	4645      	mov	r5, r8
 800a9d4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d155      	bne.n	800aa88 <_vfiprintf_r+0xf8>
 800a9dc:	ebb8 0a07 	subs.w	sl, r8, r7
 800a9e0:	d00b      	beq.n	800a9fa <_vfiprintf_r+0x6a>
 800a9e2:	4653      	mov	r3, sl
 800a9e4:	463a      	mov	r2, r7
 800a9e6:	4621      	mov	r1, r4
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	f7ff ffbf 	bl	800a96c <__sfputs_r>
 800a9ee:	3001      	adds	r0, #1
 800a9f0:	f000 80c4 	beq.w	800ab7c <_vfiprintf_r+0x1ec>
 800a9f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9f6:	4453      	add	r3, sl
 800a9f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a9fa:	f898 3000 	ldrb.w	r3, [r8]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f000 80bc 	beq.w	800ab7c <_vfiprintf_r+0x1ec>
 800aa04:	2300      	movs	r3, #0
 800aa06:	f04f 32ff 	mov.w	r2, #4294967295
 800aa0a:	9304      	str	r3, [sp, #16]
 800aa0c:	9307      	str	r3, [sp, #28]
 800aa0e:	9205      	str	r2, [sp, #20]
 800aa10:	9306      	str	r3, [sp, #24]
 800aa12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa16:	931a      	str	r3, [sp, #104]	; 0x68
 800aa18:	2205      	movs	r2, #5
 800aa1a:	7829      	ldrb	r1, [r5, #0]
 800aa1c:	4860      	ldr	r0, [pc, #384]	; (800aba0 <_vfiprintf_r+0x210>)
 800aa1e:	f7ff fbed 	bl	800a1fc <memchr>
 800aa22:	f105 0801 	add.w	r8, r5, #1
 800aa26:	9b04      	ldr	r3, [sp, #16]
 800aa28:	2800      	cmp	r0, #0
 800aa2a:	d131      	bne.n	800aa90 <_vfiprintf_r+0x100>
 800aa2c:	06d9      	lsls	r1, r3, #27
 800aa2e:	bf44      	itt	mi
 800aa30:	2220      	movmi	r2, #32
 800aa32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aa36:	071a      	lsls	r2, r3, #28
 800aa38:	bf44      	itt	mi
 800aa3a:	222b      	movmi	r2, #43	; 0x2b
 800aa3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aa40:	782a      	ldrb	r2, [r5, #0]
 800aa42:	2a2a      	cmp	r2, #42	; 0x2a
 800aa44:	d02c      	beq.n	800aaa0 <_vfiprintf_r+0x110>
 800aa46:	2100      	movs	r1, #0
 800aa48:	200a      	movs	r0, #10
 800aa4a:	9a07      	ldr	r2, [sp, #28]
 800aa4c:	46a8      	mov	r8, r5
 800aa4e:	f898 3000 	ldrb.w	r3, [r8]
 800aa52:	3501      	adds	r5, #1
 800aa54:	3b30      	subs	r3, #48	; 0x30
 800aa56:	2b09      	cmp	r3, #9
 800aa58:	d96d      	bls.n	800ab36 <_vfiprintf_r+0x1a6>
 800aa5a:	b371      	cbz	r1, 800aaba <_vfiprintf_r+0x12a>
 800aa5c:	e026      	b.n	800aaac <_vfiprintf_r+0x11c>
 800aa5e:	4b51      	ldr	r3, [pc, #324]	; (800aba4 <_vfiprintf_r+0x214>)
 800aa60:	429c      	cmp	r4, r3
 800aa62:	d101      	bne.n	800aa68 <_vfiprintf_r+0xd8>
 800aa64:	68b4      	ldr	r4, [r6, #8]
 800aa66:	e7a3      	b.n	800a9b0 <_vfiprintf_r+0x20>
 800aa68:	4b4f      	ldr	r3, [pc, #316]	; (800aba8 <_vfiprintf_r+0x218>)
 800aa6a:	429c      	cmp	r4, r3
 800aa6c:	bf08      	it	eq
 800aa6e:	68f4      	ldreq	r4, [r6, #12]
 800aa70:	e79e      	b.n	800a9b0 <_vfiprintf_r+0x20>
 800aa72:	4621      	mov	r1, r4
 800aa74:	4630      	mov	r0, r6
 800aa76:	f7fe fafb 	bl	8009070 <__swsetup_r>
 800aa7a:	2800      	cmp	r0, #0
 800aa7c:	d09e      	beq.n	800a9bc <_vfiprintf_r+0x2c>
 800aa7e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa82:	b01d      	add	sp, #116	; 0x74
 800aa84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa88:	2b25      	cmp	r3, #37	; 0x25
 800aa8a:	d0a7      	beq.n	800a9dc <_vfiprintf_r+0x4c>
 800aa8c:	46a8      	mov	r8, r5
 800aa8e:	e7a0      	b.n	800a9d2 <_vfiprintf_r+0x42>
 800aa90:	4a43      	ldr	r2, [pc, #268]	; (800aba0 <_vfiprintf_r+0x210>)
 800aa92:	4645      	mov	r5, r8
 800aa94:	1a80      	subs	r0, r0, r2
 800aa96:	fa0b f000 	lsl.w	r0, fp, r0
 800aa9a:	4318      	orrs	r0, r3
 800aa9c:	9004      	str	r0, [sp, #16]
 800aa9e:	e7bb      	b.n	800aa18 <_vfiprintf_r+0x88>
 800aaa0:	9a03      	ldr	r2, [sp, #12]
 800aaa2:	1d11      	adds	r1, r2, #4
 800aaa4:	6812      	ldr	r2, [r2, #0]
 800aaa6:	9103      	str	r1, [sp, #12]
 800aaa8:	2a00      	cmp	r2, #0
 800aaaa:	db01      	blt.n	800aab0 <_vfiprintf_r+0x120>
 800aaac:	9207      	str	r2, [sp, #28]
 800aaae:	e004      	b.n	800aaba <_vfiprintf_r+0x12a>
 800aab0:	4252      	negs	r2, r2
 800aab2:	f043 0302 	orr.w	r3, r3, #2
 800aab6:	9207      	str	r2, [sp, #28]
 800aab8:	9304      	str	r3, [sp, #16]
 800aaba:	f898 3000 	ldrb.w	r3, [r8]
 800aabe:	2b2e      	cmp	r3, #46	; 0x2e
 800aac0:	d110      	bne.n	800aae4 <_vfiprintf_r+0x154>
 800aac2:	f898 3001 	ldrb.w	r3, [r8, #1]
 800aac6:	f108 0101 	add.w	r1, r8, #1
 800aaca:	2b2a      	cmp	r3, #42	; 0x2a
 800aacc:	d137      	bne.n	800ab3e <_vfiprintf_r+0x1ae>
 800aace:	9b03      	ldr	r3, [sp, #12]
 800aad0:	f108 0802 	add.w	r8, r8, #2
 800aad4:	1d1a      	adds	r2, r3, #4
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	9203      	str	r2, [sp, #12]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	bfb8      	it	lt
 800aade:	f04f 33ff 	movlt.w	r3, #4294967295
 800aae2:	9305      	str	r3, [sp, #20]
 800aae4:	4d31      	ldr	r5, [pc, #196]	; (800abac <_vfiprintf_r+0x21c>)
 800aae6:	2203      	movs	r2, #3
 800aae8:	f898 1000 	ldrb.w	r1, [r8]
 800aaec:	4628      	mov	r0, r5
 800aaee:	f7ff fb85 	bl	800a1fc <memchr>
 800aaf2:	b140      	cbz	r0, 800ab06 <_vfiprintf_r+0x176>
 800aaf4:	2340      	movs	r3, #64	; 0x40
 800aaf6:	1b40      	subs	r0, r0, r5
 800aaf8:	fa03 f000 	lsl.w	r0, r3, r0
 800aafc:	9b04      	ldr	r3, [sp, #16]
 800aafe:	f108 0801 	add.w	r8, r8, #1
 800ab02:	4303      	orrs	r3, r0
 800ab04:	9304      	str	r3, [sp, #16]
 800ab06:	f898 1000 	ldrb.w	r1, [r8]
 800ab0a:	2206      	movs	r2, #6
 800ab0c:	4828      	ldr	r0, [pc, #160]	; (800abb0 <_vfiprintf_r+0x220>)
 800ab0e:	f108 0701 	add.w	r7, r8, #1
 800ab12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab16:	f7ff fb71 	bl	800a1fc <memchr>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d034      	beq.n	800ab88 <_vfiprintf_r+0x1f8>
 800ab1e:	4b25      	ldr	r3, [pc, #148]	; (800abb4 <_vfiprintf_r+0x224>)
 800ab20:	bb03      	cbnz	r3, 800ab64 <_vfiprintf_r+0x1d4>
 800ab22:	9b03      	ldr	r3, [sp, #12]
 800ab24:	3307      	adds	r3, #7
 800ab26:	f023 0307 	bic.w	r3, r3, #7
 800ab2a:	3308      	adds	r3, #8
 800ab2c:	9303      	str	r3, [sp, #12]
 800ab2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab30:	444b      	add	r3, r9
 800ab32:	9309      	str	r3, [sp, #36]	; 0x24
 800ab34:	e74c      	b.n	800a9d0 <_vfiprintf_r+0x40>
 800ab36:	fb00 3202 	mla	r2, r0, r2, r3
 800ab3a:	2101      	movs	r1, #1
 800ab3c:	e786      	b.n	800aa4c <_vfiprintf_r+0xbc>
 800ab3e:	2300      	movs	r3, #0
 800ab40:	250a      	movs	r5, #10
 800ab42:	4618      	mov	r0, r3
 800ab44:	9305      	str	r3, [sp, #20]
 800ab46:	4688      	mov	r8, r1
 800ab48:	f898 2000 	ldrb.w	r2, [r8]
 800ab4c:	3101      	adds	r1, #1
 800ab4e:	3a30      	subs	r2, #48	; 0x30
 800ab50:	2a09      	cmp	r2, #9
 800ab52:	d903      	bls.n	800ab5c <_vfiprintf_r+0x1cc>
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d0c5      	beq.n	800aae4 <_vfiprintf_r+0x154>
 800ab58:	9005      	str	r0, [sp, #20]
 800ab5a:	e7c3      	b.n	800aae4 <_vfiprintf_r+0x154>
 800ab5c:	fb05 2000 	mla	r0, r5, r0, r2
 800ab60:	2301      	movs	r3, #1
 800ab62:	e7f0      	b.n	800ab46 <_vfiprintf_r+0x1b6>
 800ab64:	ab03      	add	r3, sp, #12
 800ab66:	9300      	str	r3, [sp, #0]
 800ab68:	4622      	mov	r2, r4
 800ab6a:	4b13      	ldr	r3, [pc, #76]	; (800abb8 <_vfiprintf_r+0x228>)
 800ab6c:	a904      	add	r1, sp, #16
 800ab6e:	4630      	mov	r0, r6
 800ab70:	f7fd fdd2 	bl	8008718 <_printf_float>
 800ab74:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ab78:	4681      	mov	r9, r0
 800ab7a:	d1d8      	bne.n	800ab2e <_vfiprintf_r+0x19e>
 800ab7c:	89a3      	ldrh	r3, [r4, #12]
 800ab7e:	065b      	lsls	r3, r3, #25
 800ab80:	f53f af7d 	bmi.w	800aa7e <_vfiprintf_r+0xee>
 800ab84:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab86:	e77c      	b.n	800aa82 <_vfiprintf_r+0xf2>
 800ab88:	ab03      	add	r3, sp, #12
 800ab8a:	9300      	str	r3, [sp, #0]
 800ab8c:	4622      	mov	r2, r4
 800ab8e:	4b0a      	ldr	r3, [pc, #40]	; (800abb8 <_vfiprintf_r+0x228>)
 800ab90:	a904      	add	r1, sp, #16
 800ab92:	4630      	mov	r0, r6
 800ab94:	f7fe f870 	bl	8008c78 <_printf_i>
 800ab98:	e7ec      	b.n	800ab74 <_vfiprintf_r+0x1e4>
 800ab9a:	bf00      	nop
 800ab9c:	0800b340 	.word	0x0800b340
 800aba0:	0800b47c 	.word	0x0800b47c
 800aba4:	0800b360 	.word	0x0800b360
 800aba8:	0800b320 	.word	0x0800b320
 800abac:	0800b482 	.word	0x0800b482
 800abb0:	0800b486 	.word	0x0800b486
 800abb4:	08008719 	.word	0x08008719
 800abb8:	0800a96d 	.word	0x0800a96d

0800abbc <_sbrk_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	2300      	movs	r3, #0
 800abc0:	4c05      	ldr	r4, [pc, #20]	; (800abd8 <_sbrk_r+0x1c>)
 800abc2:	4605      	mov	r5, r0
 800abc4:	4608      	mov	r0, r1
 800abc6:	6023      	str	r3, [r4, #0]
 800abc8:	f7f8 fe22 	bl	8003810 <_sbrk>
 800abcc:	1c43      	adds	r3, r0, #1
 800abce:	d102      	bne.n	800abd6 <_sbrk_r+0x1a>
 800abd0:	6823      	ldr	r3, [r4, #0]
 800abd2:	b103      	cbz	r3, 800abd6 <_sbrk_r+0x1a>
 800abd4:	602b      	str	r3, [r5, #0]
 800abd6:	bd38      	pop	{r3, r4, r5, pc}
 800abd8:	200006e0 	.word	0x200006e0

0800abdc <__sread>:
 800abdc:	b510      	push	{r4, lr}
 800abde:	460c      	mov	r4, r1
 800abe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abe4:	f000 f896 	bl	800ad14 <_read_r>
 800abe8:	2800      	cmp	r0, #0
 800abea:	bfab      	itete	ge
 800abec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800abee:	89a3      	ldrhlt	r3, [r4, #12]
 800abf0:	181b      	addge	r3, r3, r0
 800abf2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800abf6:	bfac      	ite	ge
 800abf8:	6563      	strge	r3, [r4, #84]	; 0x54
 800abfa:	81a3      	strhlt	r3, [r4, #12]
 800abfc:	bd10      	pop	{r4, pc}

0800abfe <__swrite>:
 800abfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac02:	461f      	mov	r7, r3
 800ac04:	898b      	ldrh	r3, [r1, #12]
 800ac06:	4605      	mov	r5, r0
 800ac08:	05db      	lsls	r3, r3, #23
 800ac0a:	460c      	mov	r4, r1
 800ac0c:	4616      	mov	r6, r2
 800ac0e:	d505      	bpl.n	800ac1c <__swrite+0x1e>
 800ac10:	2302      	movs	r3, #2
 800ac12:	2200      	movs	r2, #0
 800ac14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac18:	f000 f868 	bl	800acec <_lseek_r>
 800ac1c:	89a3      	ldrh	r3, [r4, #12]
 800ac1e:	4632      	mov	r2, r6
 800ac20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac24:	81a3      	strh	r3, [r4, #12]
 800ac26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac2a:	463b      	mov	r3, r7
 800ac2c:	4628      	mov	r0, r5
 800ac2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac32:	f000 b817 	b.w	800ac64 <_write_r>

0800ac36 <__sseek>:
 800ac36:	b510      	push	{r4, lr}
 800ac38:	460c      	mov	r4, r1
 800ac3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac3e:	f000 f855 	bl	800acec <_lseek_r>
 800ac42:	1c43      	adds	r3, r0, #1
 800ac44:	89a3      	ldrh	r3, [r4, #12]
 800ac46:	bf15      	itete	ne
 800ac48:	6560      	strne	r0, [r4, #84]	; 0x54
 800ac4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ac4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ac52:	81a3      	strheq	r3, [r4, #12]
 800ac54:	bf18      	it	ne
 800ac56:	81a3      	strhne	r3, [r4, #12]
 800ac58:	bd10      	pop	{r4, pc}

0800ac5a <__sclose>:
 800ac5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac5e:	f000 b813 	b.w	800ac88 <_close_r>
	...

0800ac64 <_write_r>:
 800ac64:	b538      	push	{r3, r4, r5, lr}
 800ac66:	4605      	mov	r5, r0
 800ac68:	4608      	mov	r0, r1
 800ac6a:	4611      	mov	r1, r2
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	4c05      	ldr	r4, [pc, #20]	; (800ac84 <_write_r+0x20>)
 800ac70:	6022      	str	r2, [r4, #0]
 800ac72:	461a      	mov	r2, r3
 800ac74:	f7f6 fd34 	bl	80016e0 <_write>
 800ac78:	1c43      	adds	r3, r0, #1
 800ac7a:	d102      	bne.n	800ac82 <_write_r+0x1e>
 800ac7c:	6823      	ldr	r3, [r4, #0]
 800ac7e:	b103      	cbz	r3, 800ac82 <_write_r+0x1e>
 800ac80:	602b      	str	r3, [r5, #0]
 800ac82:	bd38      	pop	{r3, r4, r5, pc}
 800ac84:	200006e0 	.word	0x200006e0

0800ac88 <_close_r>:
 800ac88:	b538      	push	{r3, r4, r5, lr}
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	4c05      	ldr	r4, [pc, #20]	; (800aca4 <_close_r+0x1c>)
 800ac8e:	4605      	mov	r5, r0
 800ac90:	4608      	mov	r0, r1
 800ac92:	6023      	str	r3, [r4, #0]
 800ac94:	f7f8 fde8 	bl	8003868 <_close>
 800ac98:	1c43      	adds	r3, r0, #1
 800ac9a:	d102      	bne.n	800aca2 <_close_r+0x1a>
 800ac9c:	6823      	ldr	r3, [r4, #0]
 800ac9e:	b103      	cbz	r3, 800aca2 <_close_r+0x1a>
 800aca0:	602b      	str	r3, [r5, #0]
 800aca2:	bd38      	pop	{r3, r4, r5, pc}
 800aca4:	200006e0 	.word	0x200006e0

0800aca8 <_fstat_r>:
 800aca8:	b538      	push	{r3, r4, r5, lr}
 800acaa:	2300      	movs	r3, #0
 800acac:	4c06      	ldr	r4, [pc, #24]	; (800acc8 <_fstat_r+0x20>)
 800acae:	4605      	mov	r5, r0
 800acb0:	4608      	mov	r0, r1
 800acb2:	4611      	mov	r1, r2
 800acb4:	6023      	str	r3, [r4, #0]
 800acb6:	f7f8 fde2 	bl	800387e <_fstat>
 800acba:	1c43      	adds	r3, r0, #1
 800acbc:	d102      	bne.n	800acc4 <_fstat_r+0x1c>
 800acbe:	6823      	ldr	r3, [r4, #0]
 800acc0:	b103      	cbz	r3, 800acc4 <_fstat_r+0x1c>
 800acc2:	602b      	str	r3, [r5, #0]
 800acc4:	bd38      	pop	{r3, r4, r5, pc}
 800acc6:	bf00      	nop
 800acc8:	200006e0 	.word	0x200006e0

0800accc <_isatty_r>:
 800accc:	b538      	push	{r3, r4, r5, lr}
 800acce:	2300      	movs	r3, #0
 800acd0:	4c05      	ldr	r4, [pc, #20]	; (800ace8 <_isatty_r+0x1c>)
 800acd2:	4605      	mov	r5, r0
 800acd4:	4608      	mov	r0, r1
 800acd6:	6023      	str	r3, [r4, #0]
 800acd8:	f7f8 fde0 	bl	800389c <_isatty>
 800acdc:	1c43      	adds	r3, r0, #1
 800acde:	d102      	bne.n	800ace6 <_isatty_r+0x1a>
 800ace0:	6823      	ldr	r3, [r4, #0]
 800ace2:	b103      	cbz	r3, 800ace6 <_isatty_r+0x1a>
 800ace4:	602b      	str	r3, [r5, #0]
 800ace6:	bd38      	pop	{r3, r4, r5, pc}
 800ace8:	200006e0 	.word	0x200006e0

0800acec <_lseek_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	4605      	mov	r5, r0
 800acf0:	4608      	mov	r0, r1
 800acf2:	4611      	mov	r1, r2
 800acf4:	2200      	movs	r2, #0
 800acf6:	4c05      	ldr	r4, [pc, #20]	; (800ad0c <_lseek_r+0x20>)
 800acf8:	6022      	str	r2, [r4, #0]
 800acfa:	461a      	mov	r2, r3
 800acfc:	f7f8 fdd8 	bl	80038b0 <_lseek>
 800ad00:	1c43      	adds	r3, r0, #1
 800ad02:	d102      	bne.n	800ad0a <_lseek_r+0x1e>
 800ad04:	6823      	ldr	r3, [r4, #0]
 800ad06:	b103      	cbz	r3, 800ad0a <_lseek_r+0x1e>
 800ad08:	602b      	str	r3, [r5, #0]
 800ad0a:	bd38      	pop	{r3, r4, r5, pc}
 800ad0c:	200006e0 	.word	0x200006e0

0800ad10 <__malloc_lock>:
 800ad10:	4770      	bx	lr

0800ad12 <__malloc_unlock>:
 800ad12:	4770      	bx	lr

0800ad14 <_read_r>:
 800ad14:	b538      	push	{r3, r4, r5, lr}
 800ad16:	4605      	mov	r5, r0
 800ad18:	4608      	mov	r0, r1
 800ad1a:	4611      	mov	r1, r2
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	4c05      	ldr	r4, [pc, #20]	; (800ad34 <_read_r+0x20>)
 800ad20:	6022      	str	r2, [r4, #0]
 800ad22:	461a      	mov	r2, r3
 800ad24:	f7f8 fd56 	bl	80037d4 <_read>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	d102      	bne.n	800ad32 <_read_r+0x1e>
 800ad2c:	6823      	ldr	r3, [r4, #0]
 800ad2e:	b103      	cbz	r3, 800ad32 <_read_r+0x1e>
 800ad30:	602b      	str	r3, [r5, #0]
 800ad32:	bd38      	pop	{r3, r4, r5, pc}
 800ad34:	200006e0 	.word	0x200006e0

0800ad38 <round>:
 800ad38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3a:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ad3e:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 800ad42:	2c13      	cmp	r4, #19
 800ad44:	4606      	mov	r6, r0
 800ad46:	460d      	mov	r5, r1
 800ad48:	460b      	mov	r3, r1
 800ad4a:	468e      	mov	lr, r1
 800ad4c:	dc17      	bgt.n	800ad7e <round+0x46>
 800ad4e:	2c00      	cmp	r4, #0
 800ad50:	da09      	bge.n	800ad66 <round+0x2e>
 800ad52:	3401      	adds	r4, #1
 800ad54:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ad58:	d103      	bne.n	800ad62 <round+0x2a>
 800ad5a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ad5e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ad62:	2200      	movs	r2, #0
 800ad64:	e029      	b.n	800adba <round+0x82>
 800ad66:	4916      	ldr	r1, [pc, #88]	; (800adc0 <round+0x88>)
 800ad68:	4121      	asrs	r1, r4
 800ad6a:	420d      	tst	r5, r1
 800ad6c:	d100      	bne.n	800ad70 <round+0x38>
 800ad6e:	b188      	cbz	r0, 800ad94 <round+0x5c>
 800ad70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ad74:	4123      	asrs	r3, r4
 800ad76:	4473      	add	r3, lr
 800ad78:	ea23 0301 	bic.w	r3, r3, r1
 800ad7c:	e7f1      	b.n	800ad62 <round+0x2a>
 800ad7e:	2c33      	cmp	r4, #51	; 0x33
 800ad80:	dd0b      	ble.n	800ad9a <round+0x62>
 800ad82:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800ad86:	d105      	bne.n	800ad94 <round+0x5c>
 800ad88:	4602      	mov	r2, r0
 800ad8a:	460b      	mov	r3, r1
 800ad8c:	f7f5 f9ee 	bl	800016c <__adddf3>
 800ad90:	4606      	mov	r6, r0
 800ad92:	460d      	mov	r5, r1
 800ad94:	4630      	mov	r0, r6
 800ad96:	4629      	mov	r1, r5
 800ad98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad9e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ada2:	40f8      	lsrs	r0, r7
 800ada4:	4206      	tst	r6, r0
 800ada6:	d0f5      	beq.n	800ad94 <round+0x5c>
 800ada8:	2101      	movs	r1, #1
 800adaa:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800adae:	40a1      	lsls	r1, r4
 800adb0:	198a      	adds	r2, r1, r6
 800adb2:	bf28      	it	cs
 800adb4:	3301      	addcs	r3, #1
 800adb6:	ea22 0200 	bic.w	r2, r2, r0
 800adba:	4619      	mov	r1, r3
 800adbc:	4610      	mov	r0, r2
 800adbe:	e7e7      	b.n	800ad90 <round+0x58>
 800adc0:	000fffff 	.word	0x000fffff

0800adc4 <_init>:
 800adc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adc6:	bf00      	nop
 800adc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adca:	bc08      	pop	{r3}
 800adcc:	469e      	mov	lr, r3
 800adce:	4770      	bx	lr

0800add0 <_fini>:
 800add0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800add2:	bf00      	nop
 800add4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800add6:	bc08      	pop	{r3}
 800add8:	469e      	mov	lr, r3
 800adda:	4770      	bx	lr
