
stm32-f103rb-cnss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000004ac  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080005dc  080005dc  000105dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080006b8  080006b8  000106c0  2**0
                  CONTENTS
  4 .ARM          00000000  080006b8  080006b8  000106c0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080006b8  080006c0  000106c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080006b8  080006b8  000106b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080006bc  080006bc  000106bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000106c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000000  080006c0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  080006c0  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000106c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000031b1  00000000  00000000  000106e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000008d1  00000000  00000000  0001389a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000158  00000000  00000000  00014170  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000110  00000000  00000000  000142c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000628  00000000  00000000  000143d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001aa6  00000000  00000000  00014a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000575df  00000000  00000000  000164a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0006da85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000040c  00000000  00000000  0006db00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080005c4 	.word	0x080005c4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080005c4 	.word	0x080005c4

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <toggle_led>:

}


void toggle_led()
{
 8000180:	b480      	push	{r7}
 8000182:	af00      	add	r7, sp, #0

	if(state == OFF)
 8000184:	4b0d      	ldr	r3, [pc, #52]	; (80001bc <toggle_led+0x3c>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	2b00      	cmp	r3, #0
 800018a:	d109      	bne.n	80001a0 <toggle_led+0x20>
	{
		GPIOA->ODR |= 0x0020;
 800018c:	4b0c      	ldr	r3, [pc, #48]	; (80001c0 <toggle_led+0x40>)
 800018e:	68db      	ldr	r3, [r3, #12]
 8000190:	4a0b      	ldr	r2, [pc, #44]	; (80001c0 <toggle_led+0x40>)
 8000192:	f043 0320 	orr.w	r3, r3, #32
 8000196:	60d3      	str	r3, [r2, #12]
		state=ON;
 8000198:	4b08      	ldr	r3, [pc, #32]	; (80001bc <toggle_led+0x3c>)
 800019a:	2201      	movs	r2, #1
 800019c:	701a      	strb	r2, [r3, #0]
	else
	{
		GPIOA->ODR &= ~(0x0020);
		state=OFF;
	}
}
 800019e:	e008      	b.n	80001b2 <toggle_led+0x32>
		GPIOA->ODR &= ~(0x0020);
 80001a0:	4b07      	ldr	r3, [pc, #28]	; (80001c0 <toggle_led+0x40>)
 80001a2:	68db      	ldr	r3, [r3, #12]
 80001a4:	4a06      	ldr	r2, [pc, #24]	; (80001c0 <toggle_led+0x40>)
 80001a6:	f023 0320 	bic.w	r3, r3, #32
 80001aa:	60d3      	str	r3, [r2, #12]
		state=OFF;
 80001ac:	4b03      	ldr	r3, [pc, #12]	; (80001bc <toggle_led+0x3c>)
 80001ae:	2200      	movs	r2, #0
 80001b0:	701a      	strb	r2, [r3, #0]
}
 80001b2:	bf00      	nop
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bc80      	pop	{r7}
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop
 80001bc:	200001b5 	.word	0x200001b5
 80001c0:	40010800 	.word	0x40010800

080001c4 <EXTI4_IRQHandler>:

/*Interrupt service routine for sensor using pin D5 (PB4) as input mode*/
void EXTI4_IRQHandler(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0

	EXTI->PR |= 0x00000010; //reset flag by writing 1 to bit 4 (reference manual 10.3.6)
 80001c8:	4b06      	ldr	r3, [pc, #24]	; (80001e4 <EXTI4_IRQHandler+0x20>)
 80001ca:	695b      	ldr	r3, [r3, #20]
 80001cc:	4a05      	ldr	r2, [pc, #20]	; (80001e4 <EXTI4_IRQHandler+0x20>)
 80001ce:	f043 0310 	orr.w	r3, r3, #16
 80001d2:	6153      	str	r3, [r2, #20]

	toggle_led(); //This is temporary for testing.
 80001d4:	f7ff ffd4 	bl	8000180 <toggle_led>
	write_usart2((uint8_t*)MSG); //This chould be executed using the event_queue
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <EXTI4_IRQHandler+0x24>)
 80001da:	f000 f933 	bl	8000444 <write_usart2>

}
 80001de:	bf00      	nop
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	40010400 	.word	0x40010400
 80001e8:	080005dc 	.word	0x080005dc

080001ec <main>:
#include "esp8266_WiFi.h" /*for testing usart1...*/



int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0

	//init_sensor_with_interrupt();
	//init_sensor_led_response();
	init_usart2(); // for dbugging
 80001f0:	f000 f86e 	bl	80002d0 <init_usart2>
	init_usart1(); // for ESP8266
 80001f4:	f000 f8a0 	bl	8000338 <init_usart1>
	//write_usart2((uint8_t*)AT_COMMAND);
	//write_usart1((uint8_t*)AT_COMMAND); // WRITE TEST COMAND
	// ALL THE REST HAPPENS ON ITS OWN...
	// WE EXPECT TO SEE IN SCREEN (TERA TERM ERROR OR OK) OR WORSE... ;)
	while(1)
 80001f8:	e7fe      	b.n	80001f8 <main+0xc>

080001fa <SysTick_Handler>:
}
*/


void SysTick_Handler(void)
{
 80001fa:	b480      	push	{r7}
 80001fc:	af00      	add	r7, sp, #0

}
 80001fe:	bf00      	nop
 8000200:	46bd      	mov	sp, r7
 8000202:	bc80      	pop	{r7}
 8000204:	4770      	bx	lr
	...

08000208 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
 800020e:	4603      	mov	r3, r0
 8000210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000216:	2b00      	cmp	r3, #0
 8000218:	db0b      	blt.n	8000232 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800021a:	79fb      	ldrb	r3, [r7, #7]
 800021c:	f003 021f 	and.w	r2, r3, #31
 8000220:	4906      	ldr	r1, [pc, #24]	; (800023c <__NVIC_EnableIRQ+0x34>)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	095b      	lsrs	r3, r3, #5
 8000228:	2001      	movs	r0, #1
 800022a:	fa00 f202 	lsl.w	r2, r0, r2
 800022e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000232:	bf00      	nop
 8000234:	370c      	adds	r7, #12
 8000236:	46bd      	mov	sp, r7
 8000238:	bc80      	pop	{r7}
 800023a:	4770      	bx	lr
 800023c:	e000e100 	.word	0xe000e100

08000240 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800024a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800024e:	2b00      	cmp	r3, #0
 8000250:	db0c      	blt.n	800026c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000252:	79fb      	ldrb	r3, [r7, #7]
 8000254:	f003 021f 	and.w	r2, r3, #31
 8000258:	4907      	ldr	r1, [pc, #28]	; (8000278 <__NVIC_ClearPendingIRQ+0x38>)
 800025a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	2001      	movs	r0, #1
 8000262:	fa00 f202 	lsl.w	r2, r0, r2
 8000266:	3360      	adds	r3, #96	; 0x60
 8000268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800026c:	bf00      	nop
 800026e:	370c      	adds	r7, #12
 8000270:	46bd      	mov	sp, r7
 8000272:	bc80      	pop	{r7}
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	e000e100 	.word	0xe000e100

0800027c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800027c:	b480      	push	{r7}
 800027e:	b083      	sub	sp, #12
 8000280:	af00      	add	r7, sp, #0
 8000282:	4603      	mov	r3, r0
 8000284:	6039      	str	r1, [r7, #0]
 8000286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028c:	2b00      	cmp	r3, #0
 800028e:	db0a      	blt.n	80002a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	b2da      	uxtb	r2, r3
 8000294:	490c      	ldr	r1, [pc, #48]	; (80002c8 <__NVIC_SetPriority+0x4c>)
 8000296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029a:	0112      	lsls	r2, r2, #4
 800029c:	b2d2      	uxtb	r2, r2
 800029e:	440b      	add	r3, r1
 80002a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002a4:	e00a      	b.n	80002bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	4908      	ldr	r1, [pc, #32]	; (80002cc <__NVIC_SetPriority+0x50>)
 80002ac:	79fb      	ldrb	r3, [r7, #7]
 80002ae:	f003 030f 	and.w	r3, r3, #15
 80002b2:	3b04      	subs	r3, #4
 80002b4:	0112      	lsls	r2, r2, #4
 80002b6:	b2d2      	uxtb	r2, r2
 80002b8:	440b      	add	r3, r1
 80002ba:	761a      	strb	r2, [r3, #24]
}
 80002bc:	bf00      	nop
 80002be:	370c      	adds	r7, #12
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bc80      	pop	{r7}
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e100 	.word	0xe000e100
 80002cc:	e000ed00 	.word	0xe000ed00

080002d0 <init_usart2>:

/*This dunctions Inits all registors that have to do with enabling USART2 (ST-LINK/V.2)
 *inorder to send message to computer.
 *Note: Interrupts are not enabled intentionally.
 *This program works when TeraTerm speed is set to 9600*/
void init_usart2(){
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
	/*ADDED...*/
	/*Enable RCC for Alternate Funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //I don't think this line is needed...

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 80002d4:	4b15      	ldr	r3, [pc, #84]	; (800032c <init_usart2+0x5c>)
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	4a14      	ldr	r2, [pc, #80]	; (800032c <init_usart2+0x5c>)
 80002da:	f043 0304 	orr.w	r3, r3, #4
 80002de:	6193      	str	r3, [r2, #24]

	/*Configure USART2 Tx (PA2) as Output */
	GPIOA->CRL &= 0xFFFFF0FF; //Leave all bits as they are except for bit 2 (see RM 9.2.1)
 80002e0:	4b13      	ldr	r3, [pc, #76]	; (8000330 <init_usart2+0x60>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a12      	ldr	r2, [pc, #72]	; (8000330 <init_usart2+0x60>)
 80002e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80002ea:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00000A00; //Configure as Alternate function output Push-pull | Speed 2 MHz (see RM 9.2.1)
 80002ec:	4b10      	ldr	r3, [pc, #64]	; (8000330 <init_usart2+0x60>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a0f      	ldr	r2, [pc, #60]	; (8000330 <init_usart2+0x60>)
 80002f2:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 80002f6:	6013      	str	r3, [r2, #0]
	//GPIOA->CRL |= 0x00000B00; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.1)
	/*...ADDED*/


	/*Enable RCC for USART2*/
	RCC->APB1ENR |= 0x00020000; // (see RM 8.3.8) IS THIS REALLY NEEDED??
 80002f8:	4b0c      	ldr	r3, [pc, #48]	; (800032c <init_usart2+0x5c>)
 80002fa:	69db      	ldr	r3, [r3, #28]
 80002fc:	4a0b      	ldr	r2, [pc, #44]	; (800032c <init_usart2+0x5c>)
 80002fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000302:	61d3      	str	r3, [r2, #28]


	/*Following directions RM pg.792 */
	USART2->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8000304:	4b0b      	ldr	r3, [pc, #44]	; (8000334 <init_usart2+0x64>)
 8000306:	68db      	ldr	r3, [r3, #12]
 8000308:	4a0a      	ldr	r2, [pc, #40]	; (8000334 <init_usart2+0x64>)
 800030a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800030e:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 &= ~(0x00001000); //Program the M bit in USART_CR1 to define the word length to 8 (by default) (see RM 27.6.4)
	//USART2->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART2->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)

	/*Set Baude rate*/
	USART2->BRR = 0x34D; //9600 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree)
 8000310:	4b08      	ldr	r3, [pc, #32]	; (8000334 <init_usart2+0x64>)
 8000312:	f240 324d 	movw	r2, #845	; 0x34d
 8000316:	609a      	str	r2, [r3, #8]

	/*Enable Uart Transmit*/
	USART2->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8000318:	4b06      	ldr	r3, [pc, #24]	; (8000334 <init_usart2+0x64>)
 800031a:	68db      	ldr	r3, [r3, #12]
 800031c:	4a05      	ldr	r2, [pc, #20]	; (8000334 <init_usart2+0x64>)
 800031e:	f043 0308 	orr.w	r3, r3, #8
 8000322:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART2_IRQn); //enable handler
	__enable_irq();*/

	/*Enable Uart Recirve*/
	//Maybe afterwords - as of now don't need
}
 8000324:	bf00      	nop
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr
 800032c:	40021000 	.word	0x40021000
 8000330:	40010800 	.word	0x40010800
 8000334:	40004400 	.word	0x40004400

08000338 <init_usart1>:

/* Usart1 will be use for communication with esp8266.
 * Generally,
 * By default, Rx interrupts will be enabled in our program
 * If you want to use Tx, call function Write_Uart1() that will send your msg and than enable Rx again */
void init_usart1(){
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0

	write_usart2((uint8_t*)"In init_usart1\r\n");//TESTING
 800033c:	482d      	ldr	r0, [pc, #180]	; (80003f4 <init_usart1+0xbc>)
 800033e:	f000 f881 	bl	8000444 <write_usart2>

	//Can enable only Tx or Rx Each time (In Arduino we couldn't we can't remeber why)?? Only one at a time because they use the same data register

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8000342:	4b2d      	ldr	r3, [pc, #180]	; (80003f8 <init_usart1+0xc0>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	4a2c      	ldr	r2, [pc, #176]	; (80003f8 <init_usart1+0xc0>)
 8000348:	f043 0304 	orr.w	r3, r3, #4
 800034c:	6193      	str	r3, [r2, #24]

	/*Configure USART1 Tx (PA9) as Output*/
	GPIOA->CRH &= 0xFFFFFF0F; //Leave all bits as they are except for bit 9 (see RM 9.2.2)
 800034e:	4b2b      	ldr	r3, [pc, #172]	; (80003fc <init_usart1+0xc4>)
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	4a2a      	ldr	r2, [pc, #168]	; (80003fc <init_usart1+0xc4>)
 8000354:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000358:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= 0x000000A0; //Configure as Alternate function output Push-pull | max speed 2 MHz (See RM 9.2.2 and pg.181).
 800035a:	4b28      	ldr	r3, [pc, #160]	; (80003fc <init_usart1+0xc4>)
 800035c:	685b      	ldr	r3, [r3, #4]
 800035e:	4a27      	ldr	r2, [pc, #156]	; (80003fc <init_usart1+0xc4>)
 8000360:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000364:	6053      	str	r3, [r2, #4]
	//Maybe this is supposed to be better:
	//GPIOA->CRH |= 0x000000B0; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.2)

	/*Configure USART1 Rx (PA10) as Input*/
	GPIOA->CRH &= 0xFFFFF0FF; //Leave all bits as they are except for bit 10 (see RM 9.2.2)
 8000366:	4b25      	ldr	r3, [pc, #148]	; (80003fc <init_usart1+0xc4>)
 8000368:	685b      	ldr	r3, [r3, #4]
 800036a:	4a24      	ldr	r2, [pc, #144]	; (80003fc <init_usart1+0xc4>)
 800036c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000370:	6053      	str	r3, [r2, #4]
	//For Input Pull-Up (See RM pg.167)
	GPIOA->CRH |= 0x00000800; //Configure as input with pull up/pull down (See RM 9.2.2).
 8000372:	4b22      	ldr	r3, [pc, #136]	; (80003fc <init_usart1+0xc4>)
 8000374:	685b      	ldr	r3, [r3, #4]
 8000376:	4a21      	ldr	r2, [pc, #132]	; (80003fc <init_usart1+0xc4>)
 8000378:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800037c:	6053      	str	r3, [r2, #4]
	GPIOA->ODR |= 0x00000400;//(See RM pg.161 and 9.2.4)
 800037e:	4b1f      	ldr	r3, [pc, #124]	; (80003fc <init_usart1+0xc4>)
 8000380:	68db      	ldr	r3, [r3, #12]
 8000382:	4a1e      	ldr	r2, [pc, #120]	; (80003fc <init_usart1+0xc4>)
 8000384:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000388:	60d3      	str	r3, [r2, #12]
	//For floating input (See RM pg.167)
	//GPIOA->CRH |= 0x00000400; //Configure as floating input (See RM 9.2.2)- might be better?


	/*Enable RCC for USART1*/
	RCC->APB2ENR |= 0x00004000; // (See RM 8.3.7)
 800038a:	4b1b      	ldr	r3, [pc, #108]	; (80003f8 <init_usart1+0xc0>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	4a1a      	ldr	r2, [pc, #104]	; (80003f8 <init_usart1+0xc0>)
 8000390:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000394:	6193      	str	r3, [r2, #24]
	/*Enable RCC for Alternate funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //Is this line needed??

	/*Following directions RM pg.792 (Setting Tx procesure)*/
	/*Following directions RM pg.795 (Setting Rx procesure) */
	USART1->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8000396:	4b1a      	ldr	r3, [pc, #104]	; (8000400 <init_usart1+0xc8>)
 8000398:	68db      	ldr	r3, [r3, #12]
 800039a:	4a19      	ldr	r2, [pc, #100]	; (8000400 <init_usart1+0xc8>)
 800039c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003a0:	60d3      	str	r3, [r2, #12]
	 * place. Configure the DMA register as explained in multibuffer communication.
	 * WE DONT THINK WE NEED IT.
	 */

	/*Set Baude Rate for USART1 115200 // !X9600 bpsX!*/
	USART1->BRR = 0x45; //0x34D; //9600 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree) //We think that USART1&USART2 use the same clock (HSI)
 80003a2:	4b17      	ldr	r3, [pc, #92]	; (8000400 <init_usart1+0xc8>)
 80003a4:	2245      	movs	r2, #69	; 0x45
 80003a6:	609a      	str	r2, [r3, #8]


	///*Enable Uart Transmit*/

	/*Init Receive buffer*/
	set_usart1_buffer_Rx();
 80003a8:	f000 f888 	bl	80004bc <set_usart1_buffer_Rx>

	/*Enable USART Receive*/
	USART1->CR1 |= 0x00000004;// Set the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)
 80003ac:	4b14      	ldr	r3, [pc, #80]	; (8000400 <init_usart1+0xc8>)
 80003ae:	68db      	ldr	r3, [r3, #12]
 80003b0:	4a13      	ldr	r2, [pc, #76]	; (8000400 <init_usart1+0xc8>)
 80003b2:	f043 0304 	orr.w	r3, r3, #4
 80003b6:	60d3      	str	r3, [r2, #12]

	write_usart2((uint8_t*)"End of init_usart1 - #1\r\n");
 80003b8:	4812      	ldr	r0, [pc, #72]	; (8000404 <init_usart1+0xcc>)
 80003ba:	f000 f843 	bl	8000444 <write_usart2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003be:	b672      	cpsid	i

	/*Enable USART Receive Interrupt*/
	 __disable_irq();
	USART1->CR1 |= 0x00000020; // Set RXNEIE (see RM 27.6.4)
 80003c0:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <init_usart1+0xc8>)
 80003c2:	68db      	ldr	r3, [r3, #12]
 80003c4:	4a0e      	ldr	r2, [pc, #56]	; (8000400 <init_usart1+0xc8>)
 80003c6:	f043 0320 	orr.w	r3, r3, #32
 80003ca:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(USART1_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.
 80003cc:	2100      	movs	r1, #0
 80003ce:	2025      	movs	r0, #37	; 0x25
 80003d0:	f7ff ff54 	bl	800027c <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn); //enable handler
 80003d4:	2025      	movs	r0, #37	; 0x25
 80003d6:	f7ff ff17 	bl	8000208 <__NVIC_EnableIRQ>
	USART1->SR &= ~(0x00000020);
 80003da:	4b09      	ldr	r3, [pc, #36]	; (8000400 <init_usart1+0xc8>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a08      	ldr	r2, [pc, #32]	; (8000400 <init_usart1+0xc8>)
 80003e0:	f023 0320 	bic.w	r3, r3, #32
 80003e4:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(USART1_IRQn);
 80003e6:	2025      	movs	r0, #37	; 0x25
 80003e8:	f7ff ff2a 	bl	8000240 <__NVIC_ClearPendingIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80003ec:	b662      	cpsie	i
	__enable_irq();

	//write_usart2((uint8_t*)"End of init_usart1 - #2\r\n");
}
 80003ee:	bf00      	nop
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	0800065c 	.word	0x0800065c
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40010800 	.word	0x40010800
 8000400:	40013800 	.word	0x40013800
 8000404:	08000670 	.word	0x08000670

08000408 <set_usart2_buffer_Tx>:


/*This function sets the Tx buffer up with chosen message.
 * One may choose to use the default MSG defined in usart.h*/
void set_usart2_buffer_Tx(uint8_t *msg){
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]


	memset(usart2.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000410:	2280      	movs	r2, #128	; 0x80
 8000412:	2100      	movs	r1, #0
 8000414:	480a      	ldr	r0, [pc, #40]	; (8000440 <set_usart2_buffer_Tx+0x38>)
 8000416:	f000 f8c5 	bl	80005a4 <memset>
	if((BUFF_SIZE - strlen((char*)msg) + 1) < 0){
		strcpy((char*)usart2.Tx,"Error msg to Long");
		usart2.Tx_len = strlen((char*)"Error msg to Long");
	}
	else{
		strcpy((char*)usart2.Tx,(char*)msg);
 800041a:	6879      	ldr	r1, [r7, #4]
 800041c:	4808      	ldr	r0, [pc, #32]	; (8000440 <set_usart2_buffer_Tx+0x38>)
 800041e:	f000 f8c9 	bl	80005b4 <strcpy>
		usart2.Tx_len = strlen((char*)msg);
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f7ff fea4 	bl	8000170 <strlen>
 8000428:	4602      	mov	r2, r0
 800042a:	4b05      	ldr	r3, [pc, #20]	; (8000440 <set_usart2_buffer_Tx+0x38>)
 800042c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}

	usart2.write_index = 0;
 8000430:	4b03      	ldr	r3, [pc, #12]	; (8000440 <set_usart2_buffer_Tx+0x38>)
 8000432:	2200      	movs	r2, #0
 8000434:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

}
 8000438:	bf00      	nop
 800043a:	3708      	adds	r7, #8
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	2000001c 	.word	0x2000001c

08000444 <write_usart2>:


/*USART2 write function with no interrupt.
 *This function writes msg written in buffet_Tx to USART2_DR.*/
void write_usart2(uint8_t* msg){
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]


	set_usart2_buffer_Tx(msg);
 800044c:	6878      	ldr	r0, [r7, #4]
 800044e:	f7ff ffdb 	bl	8000408 <set_usart2_buffer_Tx>

	//USART2->SR &= ~(0x00000040); //WE DON"T THINK THIS WILL HELP.. TC IS CLEARED AUTUMATICALLY BY WRTING TO DR.
	while(usart2.write_index < usart2.Tx_len)
 8000452:	e014      	b.n	800047e <write_usart2+0x3a>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transferd (TXE != 1)(see RM 27.6.1)
 8000454:	bf00      	nop
 8000456:	4b17      	ldr	r3, [pc, #92]	; (80004b4 <write_usart2+0x70>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800045e:	2b00      	cmp	r3, #0
 8000460:	d0f9      	beq.n	8000456 <write_usart2+0x12>
		USART2->DR = (uint8_t)(usart2.Tx[usart2.write_index] & 0xFF); //send data (see RM 27.6.2)
 8000462:	4b15      	ldr	r3, [pc, #84]	; (80004b8 <write_usart2+0x74>)
 8000464:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000468:	4a13      	ldr	r2, [pc, #76]	; (80004b8 <write_usart2+0x74>)
 800046a:	5cd2      	ldrb	r2, [r2, r3]
 800046c:	4b11      	ldr	r3, [pc, #68]	; (80004b4 <write_usart2+0x70>)
 800046e:	605a      	str	r2, [r3, #4]
		usart2.write_index++;
 8000470:	4b11      	ldr	r3, [pc, #68]	; (80004b8 <write_usart2+0x74>)
 8000472:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000476:	3301      	adds	r3, #1
 8000478:	4a0f      	ldr	r2, [pc, #60]	; (80004b8 <write_usart2+0x74>)
 800047a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	while(usart2.write_index < usart2.Tx_len)
 800047e:	4b0e      	ldr	r3, [pc, #56]	; (80004b8 <write_usart2+0x74>)
 8000480:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000484:	4b0c      	ldr	r3, [pc, #48]	; (80004b8 <write_usart2+0x74>)
 8000486:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800048a:	429a      	cmp	r2, r3
 800048c:	d3e2      	bcc.n	8000454 <write_usart2+0x10>
	}
	usart2.write_index = 0;
 800048e:	4b0a      	ldr	r3, [pc, #40]	; (80004b8 <write_usart2+0x74>)
 8000490:	2200      	movs	r2, #0
 8000492:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	usart2.Tx_len = 0;
 8000496:	4b08      	ldr	r3, [pc, #32]	; (80004b8 <write_usart2+0x74>)
 8000498:	2200      	movs	r2, #0
 800049a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmition is complete TC=1 (see RM 27.6.1)
 800049e:	bf00      	nop
 80004a0:	4b04      	ldr	r3, [pc, #16]	; (80004b4 <write_usart2+0x70>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004a8:	2b40      	cmp	r3, #64	; 0x40
 80004aa:	d1f9      	bne.n	80004a0 <write_usart2+0x5c>

}
 80004ac:	bf00      	nop
 80004ae:	3708      	adds	r7, #8
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	40004400 	.word	0x40004400
 80004b8:	2000001c 	.word	0x2000001c

080004bc <set_usart1_buffer_Rx>:

}


/*This function inits Rx buffer variables - should be called in init_usart1*/
void set_usart1_buffer_Rx(){
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0

	memset(usart1.Rx, '\0', BUFF_SIZE*sizeof(uint8_t));
 80004c0:	2280      	movs	r2, #128	; 0x80
 80004c2:	2100      	movs	r1, #0
 80004c4:	4806      	ldr	r0, [pc, #24]	; (80004e0 <set_usart1_buffer_Rx+0x24>)
 80004c6:	f000 f86d 	bl	80005a4 <memset>
	usart1.Rx_len = 0;
 80004ca:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <set_usart1_buffer_Rx+0x28>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	usart1.read_index = 0;
 80004d2:	4b04      	ldr	r3, [pc, #16]	; (80004e4 <set_usart1_buffer_Rx+0x28>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

}
 80004da:	bf00      	nop
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	20000124 	.word	0x20000124
 80004e4:	200000a4 	.word	0x200000a4

080004e8 <USART1_IRQHandler>:
	//USART2->CR1 &= ~(0x00000080); // reset TXEIE no interrupt (see RM 27.6.4)

}*/

/*USART1 Interrupt Handler - Only Rx is set to have interrupts*/
void USART1_IRQHandler(void){
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0

	//write_usart2((uint8_t*)"In USART1_IRQHandler\r\n");
	//int i = 5;
	//if(i==8);
	c = USART1->DR;
 80004ec:	4b04      	ldr	r3, [pc, #16]	; (8000500 <USART1_IRQHandler+0x18>)
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	b2da      	uxtb	r2, r3
 80004f2:	4b04      	ldr	r3, [pc, #16]	; (8000504 <USART1_IRQHandler+0x1c>)
 80004f4:	701a      	strb	r2, [r3, #0]
	write_usart2((uint8_t*)"\r\n");
	write_usart2((uint8_t*)"End USART1_IRQHandler\r\n");
	*/


}
 80004f6:	bf00      	nop
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bc80      	pop	{r7}
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	40013800 	.word	0x40013800
 8000504:	200001b4 	.word	0x200001b4

08000508 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000508:	480d      	ldr	r0, [pc, #52]	; (8000540 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800050a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800050c:	480d      	ldr	r0, [pc, #52]	; (8000544 <LoopForever+0x6>)
  ldr r1, =_edata
 800050e:	490e      	ldr	r1, [pc, #56]	; (8000548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000510:	4a0e      	ldr	r2, [pc, #56]	; (800054c <LoopForever+0xe>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000514:	e002      	b.n	800051c <LoopCopyDataInit>

08000516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051a:	3304      	adds	r3, #4

0800051c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800051c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800051e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000520:	d3f9      	bcc.n	8000516 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000522:	4a0b      	ldr	r2, [pc, #44]	; (8000550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000524:	4c0b      	ldr	r4, [pc, #44]	; (8000554 <LoopForever+0x16>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000528:	e001      	b.n	800052e <LoopFillZerobss>

0800052a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800052c:	3204      	adds	r2, #4

0800052e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800052e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000530:	d3fb      	bcc.n	800052a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000532:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000536:	f000 f811 	bl	800055c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800053a:	f7ff fe57 	bl	80001ec <main>

0800053e <LoopForever>:

LoopForever:
    b LoopForever
 800053e:	e7fe      	b.n	800053e <LoopForever>
  ldr   r0, =_estack
 8000540:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000548:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800054c:	080006c0 	.word	0x080006c0
  ldr r2, =_sbss
 8000550:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000554:	200001b8 	.word	0x200001b8

08000558 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000558:	e7fe      	b.n	8000558 <ADC1_2_IRQHandler>
	...

0800055c <__libc_init_array>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	2500      	movs	r5, #0
 8000560:	4e0c      	ldr	r6, [pc, #48]	; (8000594 <__libc_init_array+0x38>)
 8000562:	4c0d      	ldr	r4, [pc, #52]	; (8000598 <__libc_init_array+0x3c>)
 8000564:	1ba4      	subs	r4, r4, r6
 8000566:	10a4      	asrs	r4, r4, #2
 8000568:	42a5      	cmp	r5, r4
 800056a:	d109      	bne.n	8000580 <__libc_init_array+0x24>
 800056c:	f000 f82a 	bl	80005c4 <_init>
 8000570:	2500      	movs	r5, #0
 8000572:	4e0a      	ldr	r6, [pc, #40]	; (800059c <__libc_init_array+0x40>)
 8000574:	4c0a      	ldr	r4, [pc, #40]	; (80005a0 <__libc_init_array+0x44>)
 8000576:	1ba4      	subs	r4, r4, r6
 8000578:	10a4      	asrs	r4, r4, #2
 800057a:	42a5      	cmp	r5, r4
 800057c:	d105      	bne.n	800058a <__libc_init_array+0x2e>
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000584:	4798      	blx	r3
 8000586:	3501      	adds	r5, #1
 8000588:	e7ee      	b.n	8000568 <__libc_init_array+0xc>
 800058a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800058e:	4798      	blx	r3
 8000590:	3501      	adds	r5, #1
 8000592:	e7f2      	b.n	800057a <__libc_init_array+0x1e>
 8000594:	080006b8 	.word	0x080006b8
 8000598:	080006b8 	.word	0x080006b8
 800059c:	080006b8 	.word	0x080006b8
 80005a0:	080006bc 	.word	0x080006bc

080005a4 <memset>:
 80005a4:	4603      	mov	r3, r0
 80005a6:	4402      	add	r2, r0
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d100      	bne.n	80005ae <memset+0xa>
 80005ac:	4770      	bx	lr
 80005ae:	f803 1b01 	strb.w	r1, [r3], #1
 80005b2:	e7f9      	b.n	80005a8 <memset+0x4>

080005b4 <strcpy>:
 80005b4:	4603      	mov	r3, r0
 80005b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80005ba:	f803 2b01 	strb.w	r2, [r3], #1
 80005be:	2a00      	cmp	r2, #0
 80005c0:	d1f9      	bne.n	80005b6 <strcpy+0x2>
 80005c2:	4770      	bx	lr

080005c4 <_init>:
 80005c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c6:	bf00      	nop
 80005c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ca:	bc08      	pop	{r3}
 80005cc:	469e      	mov	lr, r3
 80005ce:	4770      	bx	lr

080005d0 <_fini>:
 80005d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005d2:	bf00      	nop
 80005d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005d6:	bc08      	pop	{r3}
 80005d8:	469e      	mov	lr, r3
 80005da:	4770      	bx	lr
