<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file buttoninput_impl1.ncd.
Design name: Key_Input
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 04 15:20:15 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "detector/apa" 148.082000 MHz (1031 errors)</FONT></A></LI>
</FONT>            1411 items scored, 1031 timing errors detected.
Warning:   3.304MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 198.138000 MHz (89 errors)</FONT></A></LI>
</FONT>            267 items scored, 89 timing errors detected.
Warning: 108.178MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz (1325 errors)</FONT></A></LI>
</FONT>            1732 items scored, 1325 timing errors detected.
Warning:   1.372MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "detector/apa" 148.082000 MHz ;
            1411 items scored, 1031 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.111ns (weighted slack = -295.896ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i7  (to detector/apa +)
                   FF                        detector/key_out_i6

   Delay:               6.217ns  (15.2% logic, 84.8% route), 2 logic levels.

 Constraint Details:

      6.217ns physical path delay detector/SLICE_23 to SLICE_112 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 3.111ns

 Physical Path Details:

      Data path detector/SLICE_23 to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16D.CLK to     R12C16D.Q0 detector/SLICE_23 (from clk_c)
ROUTE        14     1.488     R12C16D.Q0 to     R13C16C.B0 detector/num_cnt_0
CTOF_DEL    ---     0.495     R13C16C.B0 to     R13C16C.F0 detector/SLICE_108
ROUTE         2     3.782     R13C16C.F0 to     R10C20A.CE detector/key_out_15__N_67 (to detector/apa)
                  --------
                    6.217   (15.2% logic, 84.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R10C20A.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.659ns (weighted slack = -252.905ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i7  (to detector/apa +)
                   FF                        detector/key_out_i6

   Delay:               5.765ns  (16.4% logic, 83.6% route), 2 logic levels.

 Constraint Details:

      5.765ns physical path delay detector/SLICE_24 to SLICE_112 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 2.659ns

 Physical Path Details:

      Data path detector/SLICE_24 to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13     1.036     R12C16A.Q0 to     R13C16C.A0 detector/num_cnt_1
CTOF_DEL    ---     0.495     R13C16C.A0 to     R13C16C.F0 detector/SLICE_108
ROUTE         2     3.782     R13C16C.F0 to     R10C20A.CE detector/key_out_15__N_67 (to detector/apa)
                  --------
                    5.765   (16.4% logic, 83.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R10C20A.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.317ns (weighted slack = -220.376ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i7  (to detector/apa +)
                   FF                        detector/key_out_i6

   Delay:               5.423ns  (17.5% logic, 82.5% route), 2 logic levels.

 Constraint Details:

      5.423ns physical path delay detector/SLICE_24 to SLICE_112 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 2.317ns

 Physical Path Details:

      Data path detector/SLICE_24 to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     0.694     R12C16A.Q1 to     R13C16C.D0 detector/num_cnt_2
CTOF_DEL    ---     0.495     R13C16C.D0 to     R13C16C.F0 detector/SLICE_108
ROUTE         2     3.782     R13C16C.F0 to     R10C20A.CE detector/key_out_15__N_67 (to detector/apa)
                  --------
                    5.423   (17.5% logic, 82.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R10C20A.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.080ns (weighted slack = -197.834ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i2  (to detector/apa +)

   Delay:               5.186ns  (27.8% logic, 72.2% route), 3 logic levels.

 Constraint Details:

      5.186ns physical path delay detector/SLICE_24 to detector/SLICE_27 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 2.080ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     2.065     R12C16A.Q1 to     R14C19C.B1 detector/num_cnt_2
CTOF_DEL    ---     0.495     R14C19C.B1 to     R14C19C.F1 detector/SLICE_71
ROUTE         4     1.026     R14C19C.F1 to     R14C18C.B0 detector/n3978
CTOF_DEL    ---     0.495     R14C18C.B0 to     R14C18C.F0 detector/SLICE_72
ROUTE         1     0.653     R14C18C.F0 to     R14C18B.CE detector/apa_enable_20 (to detector/apa)
                  --------
                    5.186   (27.8% logic, 72.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R14C18B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.065ns (weighted slack = -196.408ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i3  (to detector/apa +)

   Delay:               5.171ns  (27.9% logic, 72.1% route), 3 logic levels.

 Constraint Details:

      5.171ns physical path delay detector/SLICE_24 to detector/SLICE_28 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 2.065ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     2.065     R12C16A.Q1 to     R14C19C.B1 detector/num_cnt_2
CTOF_DEL    ---     0.495     R14C19C.B1 to     R14C19C.F1 detector/SLICE_71
ROUTE         4     1.011     R14C19C.F1 to     R14C21C.A1 detector/n3978
CTOF_DEL    ---     0.495     R14C21C.A1 to     R14C21C.F1 detector/SLICE_50
ROUTE         1     0.653     R14C21C.F1 to     R14C21B.CE detector/apa_enable_1 (to detector/apa)
                  --------
                    5.171   (27.9% logic, 72.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R14C21B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.959ns (weighted slack = -186.326ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i13  (to detector/apa +)
                   FF                        detector/key_id_i12

   Delay:               5.065ns  (28.5% logic, 71.5% route), 3 logic levels.

 Constraint Details:

      5.065ns physical path delay detector/SLICE_24 to detector/SLICE_33 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 1.959ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     1.046     R12C16A.Q1 to     R12C15C.B1 detector/num_cnt_2
CTOF_DEL    ---     0.495     R12C15C.B1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.436     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.495     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     2.141     R12C15C.F0 to     R12C17C.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    5.065   (28.5% logic, 71.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.876ns (weighted slack = -178.431ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i9  (to detector/apa +)
                   FF                        detector/key_id_i8

   Delay:               4.982ns  (28.9% logic, 71.1% route), 3 logic levels.

 Constraint Details:

      4.982ns physical path delay detector/SLICE_24 to detector/SLICE_31 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 1.876ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     1.046     R12C16A.Q1 to     R12C15C.B1 detector/num_cnt_2
CTOF_DEL    ---     0.495     R12C15C.B1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.436     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.495     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     2.058     R12C15C.F0 to     R12C21C.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    4.982   (28.9% logic, 71.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C21C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.743ns (weighted slack = -165.781ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i19  (to detector/apa +)
                   FF                        detector/key_id_i18

   Delay:               4.849ns  (29.7% logic, 70.3% route), 3 logic levels.

 Constraint Details:

      4.849ns physical path delay detector/SLICE_24 to detector/SLICE_36 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 1.743ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     1.046     R12C16A.Q1 to     R12C15C.B1 detector/num_cnt_2
CTOF_DEL    ---     0.495     R12C15C.B1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.436     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.495     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     1.925     R12C15C.F0 to     R12C18B.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    4.849   (29.7% logic, 70.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C18B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.727ns (weighted slack = -164.260ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i0  (to detector/apa +)

   Delay:               4.841ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.841ns physical path delay detector/SLICE_24 to detector/SLICE_25 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.274ns LSR_SET requirement (totaling 3.114ns) by 1.727ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     2.065     R12C16A.Q1 to     R14C19C.B1 detector/num_cnt_2
CTOF_DEL    ---     0.495     R14C19C.B1 to     R14C19C.F1 detector/SLICE_71
ROUTE         4     0.681     R14C19C.F1 to     R14C19D.A0 detector/n3978
CTOF_DEL    ---     0.495     R14C19D.A0 to     R14C19D.F0 detector/SLICE_70
ROUTE         1     0.653     R14C19D.F0 to    R14C19B.LSR detector/n3868 (to detector/apa)
                  --------
                    4.841   (29.8% logic, 70.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R14C19B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.702ns (weighted slack = -161.882ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i13  (to detector/apa +)
                   FF                        detector/key_id_i12

   Delay:               4.808ns  (30.0% logic, 70.0% route), 3 logic levels.

 Constraint Details:

      4.808ns physical path delay detector/SLICE_24 to detector/SLICE_33 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
     -3.317ns skew and
      0.282ns CE_SET requirement (totaling 3.106ns) by 1.702ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C16A.CLK to     R12C16A.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13     0.789     R12C16A.Q0 to     R12C15C.C1 detector/num_cnt_1
CTOF_DEL    ---     0.495     R12C15C.C1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.436     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.495     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     2.141     R12C15C.F0 to     R12C17C.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    4.808   (30.0% logic, 70.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

Warning:   3.304MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            267 items scored, 89 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i2  (from clk_c +)
   Destination:    FF         Data in        detector/num_cnt__i0  (to clk_c +)

   Delay:               8.970ns  (32.6% logic, 67.4% route), 6 logic levels.

 Constraint Details:

      8.970ns physical path delay detector/SLICE_2 to detector/SLICE_23 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 4.197ns

 Physical Path Details:

      Data path detector/SLICE_2 to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q1 detector/SLICE_2 (from clk_c)
ROUTE         2     1.817     R13C12B.Q1 to     R13C16B.A1 detector/clk_cnt_2
CTOF_DEL    ---     0.495     R13C16B.A1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     0.710     R12C14A.F1 to     R12C14A.B0 detector/apa_N_10
CTOF_DEL    ---     0.495     R12C14A.B0 to     R12C14A.F0 detector/SLICE_81
ROUTE         2     1.084     R12C14A.F0 to    R12C16D.LSR detector/n567 (to clk_c)
                  --------
                    8.970   (32.6% logic, 67.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i2  (from clk_c +)
   Destination:    FF         Data in        detector/num_cnt__i2  (to clk_c +)
                   FF                        detector/num_cnt__i1

   Delay:               8.970ns  (32.6% logic, 67.4% route), 6 logic levels.

 Constraint Details:

      8.970ns physical path delay detector/SLICE_2 to detector/SLICE_24 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 4.197ns

 Physical Path Details:

      Data path detector/SLICE_2 to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q1 detector/SLICE_2 (from clk_c)
ROUTE         2     1.817     R13C12B.Q1 to     R13C16B.A1 detector/clk_cnt_2
CTOF_DEL    ---     0.495     R13C16B.A1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     0.710     R12C14A.F1 to     R12C14A.B0 detector/apa_N_10
CTOF_DEL    ---     0.495     R12C14A.B0 to     R12C14A.F0 detector/SLICE_81
ROUTE         2     1.084     R12C14A.F0 to    R12C16A.LSR detector/n567 (to clk_c)
                  --------
                    8.970   (32.6% logic, 67.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i2  (from clk_c +)
   Destination:    FF         Data in        detector/apa_75  (to clk_c +)

   Delay:               8.814ns  (27.6% logic, 72.4% route), 5 logic levels.

 Constraint Details:

      8.814ns physical path delay detector/SLICE_2 to SLICE_14 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.765ns) by 4.049ns

 Physical Path Details:

      Data path detector/SLICE_2 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q1 detector/SLICE_2 (from clk_c)
ROUTE         2     1.817     R13C12B.Q1 to     R13C16B.A1 detector/clk_cnt_2
CTOF_DEL    ---     0.495     R13C16B.A1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     1.010     R13C14D.F1 to     R12C14B.B1 detector/n3946
CTOF_DEL    ---     0.495     R12C14B.B1 to     R12C14B.F1 detector/SLICE_67
ROUTE         1     0.436     R12C14B.F1 to     R12C14B.C0 detector/n8_adj_167
CTOF_DEL    ---     0.495     R12C14B.C0 to     R12C14B.F0 detector/SLICE_67
ROUTE         1     2.096     R12C14B.F0 to      R3C16A.CE detector/clk_c_enable_1 (to clk_c)
                  --------
                    8.814   (27.6% logic, 72.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.021ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i2  (from clk_c +)
   Destination:    FF         Data in        detector/apa_75  (to clk_c +)

   Delay:               8.794ns  (27.7% logic, 72.3% route), 5 logic levels.

 Constraint Details:

      8.794ns physical path delay detector/SLICE_2 to SLICE_14 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 4.021ns

 Physical Path Details:

      Data path detector/SLICE_2 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q1 detector/SLICE_2 (from clk_c)
ROUTE         2     1.817     R13C12B.Q1 to     R13C16B.A1 detector/clk_cnt_2
CTOF_DEL    ---     0.495     R13C16B.A1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     2.113     R12C14A.F1 to     R3C16A.LSR detector/apa_N_10 (to clk_c)
                  --------
                    8.794   (27.7% logic, 72.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i1  (from clk_c +)
   Destination:    FF         Data in        detector/num_cnt__i2  (to clk_c +)
                   FF                        detector/num_cnt__i1

   Delay:               8.610ns  (34.0% logic, 66.0% route), 6 logic levels.

 Constraint Details:

      8.610ns physical path delay detector/SLICE_2 to detector/SLICE_24 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 3.837ns

 Physical Path Details:

      Data path detector/SLICE_2 to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q0 detector/SLICE_2 (from clk_c)
ROUTE         2     1.457     R13C12B.Q0 to     R13C16B.B1 detector/clk_cnt_1
CTOF_DEL    ---     0.495     R13C16B.B1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     0.710     R12C14A.F1 to     R12C14A.B0 detector/apa_N_10
CTOF_DEL    ---     0.495     R12C14A.B0 to     R12C14A.F0 detector/SLICE_81
ROUTE         2     1.084     R12C14A.F0 to    R12C16A.LSR detector/n567 (to clk_c)
                  --------
                    8.610   (34.0% logic, 66.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i1  (from clk_c +)
   Destination:    FF         Data in        detector/num_cnt__i0  (to clk_c +)

   Delay:               8.610ns  (34.0% logic, 66.0% route), 6 logic levels.

 Constraint Details:

      8.610ns physical path delay detector/SLICE_2 to detector/SLICE_23 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 3.837ns

 Physical Path Details:

      Data path detector/SLICE_2 to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q0 detector/SLICE_2 (from clk_c)
ROUTE         2     1.457     R13C12B.Q0 to     R13C16B.B1 detector/clk_cnt_1
CTOF_DEL    ---     0.495     R13C16B.B1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     0.710     R12C14A.F1 to     R12C14A.B0 detector/apa_N_10
CTOF_DEL    ---     0.495     R12C14A.B0 to     R12C14A.F0 detector/SLICE_81
ROUTE         2     1.084     R12C14A.F0 to    R12C16D.LSR detector/n567 (to clk_c)
                  --------
                    8.610   (34.0% logic, 66.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.689ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i1  (from clk_c +)
   Destination:    FF         Data in        detector/apa_75  (to clk_c +)

   Delay:               8.454ns  (28.8% logic, 71.2% route), 5 logic levels.

 Constraint Details:

      8.454ns physical path delay detector/SLICE_2 to SLICE_14 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.765ns) by 3.689ns

 Physical Path Details:

      Data path detector/SLICE_2 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q0 detector/SLICE_2 (from clk_c)
ROUTE         2     1.457     R13C12B.Q0 to     R13C16B.B1 detector/clk_cnt_1
CTOF_DEL    ---     0.495     R13C16B.B1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     1.010     R13C14D.F1 to     R12C14B.B1 detector/n3946
CTOF_DEL    ---     0.495     R12C14B.B1 to     R12C14B.F1 detector/SLICE_67
ROUTE         1     0.436     R12C14B.F1 to     R12C14B.C0 detector/n8_adj_167
CTOF_DEL    ---     0.495     R12C14B.C0 to     R12C14B.F0 detector/SLICE_67
ROUTE         1     2.096     R12C14B.F0 to      R3C16A.CE detector/clk_c_enable_1 (to clk_c)
                  --------
                    8.454   (28.8% logic, 71.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i0  (from clk_c +)
   Destination:    FF         Data in        detector/num_cnt__i0  (to clk_c +)

   Delay:               8.438ns  (34.7% logic, 65.3% route), 6 logic levels.

 Constraint Details:

      8.438ns physical path delay detector/SLICE_7 to detector/SLICE_23 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 3.665ns

 Physical Path Details:

      Data path detector/SLICE_7 to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12A.CLK to     R13C12A.Q1 detector/SLICE_7 (from clk_c)
ROUTE         2     1.285     R13C12A.Q1 to     R13C16B.C1 detector/clk_cnt_0
CTOF_DEL    ---     0.495     R13C16B.C1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     0.710     R12C14A.F1 to     R12C14A.B0 detector/apa_N_10
CTOF_DEL    ---     0.495     R12C14A.B0 to     R12C14A.F0 detector/SLICE_81
ROUTE         2     1.084     R12C14A.F0 to    R12C16D.LSR detector/n567 (to clk_c)
                  --------
                    8.438   (34.7% logic, 65.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i0  (from clk_c +)
   Destination:    FF         Data in        detector/num_cnt__i2  (to clk_c +)
                   FF                        detector/num_cnt__i1

   Delay:               8.438ns  (34.7% logic, 65.3% route), 6 logic levels.

 Constraint Details:

      8.438ns physical path delay detector/SLICE_7 to detector/SLICE_24 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 3.665ns

 Physical Path Details:

      Data path detector/SLICE_7 to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12A.CLK to     R13C12A.Q1 detector/SLICE_7 (from clk_c)
ROUTE         2     1.285     R13C12A.Q1 to     R13C16B.C1 detector/clk_cnt_0
CTOF_DEL    ---     0.495     R13C16B.C1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     0.710     R12C14A.F1 to     R12C14A.B0 detector/apa_N_10
CTOF_DEL    ---     0.495     R12C14A.B0 to     R12C14A.F0 detector/SLICE_81
ROUTE         2     1.084     R12C14A.F0 to    R12C16A.LSR detector/n567 (to clk_c)
                  --------
                    8.438   (34.7% logic, 65.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.661ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i1  (from clk_c +)
   Destination:    FF         Data in        detector/apa_75  (to clk_c +)

   Delay:               8.434ns  (28.8% logic, 71.2% route), 5 logic levels.

 Constraint Details:

      8.434ns physical path delay detector/SLICE_2 to SLICE_14 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 4.773ns) by 3.661ns

 Physical Path Details:

      Data path detector/SLICE_2 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C12B.CLK to     R13C12B.Q0 detector/SLICE_2 (from clk_c)
ROUTE         2     1.457     R13C12B.Q0 to     R13C16B.B1 detector/clk_cnt_1
CTOF_DEL    ---     0.495     R13C16B.B1 to     R13C16B.F1 detector/SLICE_22
ROUTE         1     1.023     R13C16B.F1 to     R13C14D.B1 detector/n10
CTOF_DEL    ---     0.495     R13C14D.B1 to     R13C14D.F1 detector/SLICE_55
ROUTE         2     0.445     R13C14D.F1 to     R13C14D.C0 detector/n3946
CTOF_DEL    ---     0.495     R13C14D.C0 to     R13C14D.F0 detector/SLICE_55
ROUTE         1     0.964     R13C14D.F0 to     R12C14A.A1 detector/n8
CTOF_DEL    ---     0.495     R12C14A.A1 to     R12C14A.F1 detector/SLICE_81
ROUTE         4     2.113     R12C14A.F1 to     R3C16A.LSR detector/apa_N_10 (to clk_c)
                  --------
                    8.434   (28.8% logic, 71.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 108.178MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;
            1732 items scored, 1325 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.387ns (weighted slack = -720.454ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i12  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i7  (to decoder/seg1_6__N_154 +)

   Delay:              12.635ns  (38.8% logic, 61.2% route), 10 logic levels.

 Constraint Details:

     12.635ns physical path delay detector/SLICE_33 to SLICE_45 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.387ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17C.CLK to     R12C17C.Q0 detector/SLICE_33 (from detector/apa)
ROUTE         6     1.005     R12C17C.Q0 to     R12C19A.A1 key_id_12
CTOF_DEL    ---     0.495     R12C19A.A1 to     R12C19A.F1 decoder/SLICE_98
ROUTE         5     0.983     R12C19A.F1 to     R12C22C.D1 decoder/n4357
CTOF_DEL    ---     0.495     R12C22C.D1 to     R12C22C.F1 decoder/SLICE_94
ROUTE         3     0.445     R12C22C.F1 to     R12C22C.C0 decoder/n4346
CTOF_DEL    ---     0.495     R12C22C.C0 to     R12C22C.F0 decoder/SLICE_94
ROUTE         2     1.152     R12C22C.F0 to     R10C21A.C0 decoder/n4336
CTOF_DEL    ---     0.495     R10C21A.C0 to     R10C21A.F0 decoder/SLICE_84
ROUTE         1     0.626     R10C21A.F0 to     R10C21A.D1 decoder/n4329
CTOF_DEL    ---     0.495     R10C21A.D1 to     R10C21A.F1 decoder/SLICE_84
ROUTE         1     1.290     R10C21A.F1 to     R12C18A.D1 decoder/n4323
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F1 to     R12C18A.D0 decoder/n4315
CTOF_DEL    ---     0.495     R12C18A.D0 to     R12C18A.F0 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F0 to     R12C18C.D1 n6
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 SLICE_40
ROUTE         3     0.975     R12C18C.F1 to     R13C19D.D0 detector/n2476
CTOF_DEL    ---     0.495     R13C19D.D0 to     R13C19D.F0 SLICE_45
ROUTE         1     0.000     R13C19D.F0 to    R13C19D.DI0 seg2_6__N_155 (to decoder/seg1_6__N_154)
                  --------
                   12.635   (38.8% logic, 61.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R13C19D.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.387ns (weighted slack = -720.454ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i12  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i4  (to decoder/seg1_6__N_154 +)

   Delay:              12.635ns  (38.8% logic, 61.2% route), 10 logic levels.

 Constraint Details:

     12.635ns physical path delay detector/SLICE_33 to SLICE_43 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.387ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17C.CLK to     R12C17C.Q0 detector/SLICE_33 (from detector/apa)
ROUTE         6     1.005     R12C17C.Q0 to     R12C19A.A1 key_id_12
CTOF_DEL    ---     0.495     R12C19A.A1 to     R12C19A.F1 decoder/SLICE_98
ROUTE         5     0.983     R12C19A.F1 to     R12C22C.D1 decoder/n4357
CTOF_DEL    ---     0.495     R12C22C.D1 to     R12C22C.F1 decoder/SLICE_94
ROUTE         3     0.445     R12C22C.F1 to     R12C22C.C0 decoder/n4346
CTOF_DEL    ---     0.495     R12C22C.C0 to     R12C22C.F0 decoder/SLICE_94
ROUTE         2     1.152     R12C22C.F0 to     R10C21A.C0 decoder/n4336
CTOF_DEL    ---     0.495     R10C21A.C0 to     R10C21A.F0 decoder/SLICE_84
ROUTE         1     0.626     R10C21A.F0 to     R10C21A.D1 decoder/n4329
CTOF_DEL    ---     0.495     R10C21A.D1 to     R10C21A.F1 decoder/SLICE_84
ROUTE         1     1.290     R10C21A.F1 to     R12C18A.D1 decoder/n4323
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F1 to     R12C18A.D0 decoder/n4315
CTOF_DEL    ---     0.495     R12C18A.D0 to     R12C18A.F0 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F0 to     R12C18C.D1 n6
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 SLICE_40
ROUTE         3     0.975     R12C18C.F1 to     R13C20A.D1 detector/n2476
CTOF_DEL    ---     0.495     R13C20A.D1 to     R13C20A.F1 SLICE_43
ROUTE         1     0.000     R13C20A.F1 to    R13C20A.DI1 seg2_6__N_158 (to decoder/seg1_6__N_154)
                  --------
                   12.635   (38.8% logic, 61.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R13C20A.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.361ns (weighted slack = -717.521ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i13  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i7  (to decoder/seg1_6__N_154 +)

   Delay:              12.609ns  (38.9% logic, 61.1% route), 10 logic levels.

 Constraint Details:

     12.609ns physical path delay detector/SLICE_33 to SLICE_45 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.361ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17C.CLK to     R12C17C.Q1 detector/SLICE_33 (from detector/apa)
ROUTE         6     0.979     R12C17C.Q1 to     R12C19A.D1 key_id_13
CTOF_DEL    ---     0.495     R12C19A.D1 to     R12C19A.F1 decoder/SLICE_98
ROUTE         5     0.983     R12C19A.F1 to     R12C22C.D1 decoder/n4357
CTOF_DEL    ---     0.495     R12C22C.D1 to     R12C22C.F1 decoder/SLICE_94
ROUTE         3     0.445     R12C22C.F1 to     R12C22C.C0 decoder/n4346
CTOF_DEL    ---     0.495     R12C22C.C0 to     R12C22C.F0 decoder/SLICE_94
ROUTE         2     1.152     R12C22C.F0 to     R10C21A.C0 decoder/n4336
CTOF_DEL    ---     0.495     R10C21A.C0 to     R10C21A.F0 decoder/SLICE_84
ROUTE         1     0.626     R10C21A.F0 to     R10C21A.D1 decoder/n4329
CTOF_DEL    ---     0.495     R10C21A.D1 to     R10C21A.F1 decoder/SLICE_84
ROUTE         1     1.290     R10C21A.F1 to     R12C18A.D1 decoder/n4323
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F1 to     R12C18A.D0 decoder/n4315
CTOF_DEL    ---     0.495     R12C18A.D0 to     R12C18A.F0 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F0 to     R12C18C.D1 n6
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 SLICE_40
ROUTE         3     0.975     R12C18C.F1 to     R13C19D.D0 detector/n2476
CTOF_DEL    ---     0.495     R13C19D.D0 to     R13C19D.F0 SLICE_45
ROUTE         1     0.000     R13C19D.F0 to    R13C19D.DI0 seg2_6__N_155 (to decoder/seg1_6__N_154)
                  --------
                   12.609   (38.9% logic, 61.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R13C19D.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.361ns (weighted slack = -717.521ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i13  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i4  (to decoder/seg1_6__N_154 +)

   Delay:              12.609ns  (38.9% logic, 61.1% route), 10 logic levels.

 Constraint Details:

     12.609ns physical path delay detector/SLICE_33 to SLICE_43 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.361ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17C.CLK to     R12C17C.Q1 detector/SLICE_33 (from detector/apa)
ROUTE         6     0.979     R12C17C.Q1 to     R12C19A.D1 key_id_13
CTOF_DEL    ---     0.495     R12C19A.D1 to     R12C19A.F1 decoder/SLICE_98
ROUTE         5     0.983     R12C19A.F1 to     R12C22C.D1 decoder/n4357
CTOF_DEL    ---     0.495     R12C22C.D1 to     R12C22C.F1 decoder/SLICE_94
ROUTE         3     0.445     R12C22C.F1 to     R12C22C.C0 decoder/n4346
CTOF_DEL    ---     0.495     R12C22C.C0 to     R12C22C.F0 decoder/SLICE_94
ROUTE         2     1.152     R12C22C.F0 to     R10C21A.C0 decoder/n4336
CTOF_DEL    ---     0.495     R10C21A.C0 to     R10C21A.F0 decoder/SLICE_84
ROUTE         1     0.626     R10C21A.F0 to     R10C21A.D1 decoder/n4329
CTOF_DEL    ---     0.495     R10C21A.D1 to     R10C21A.F1 decoder/SLICE_84
ROUTE         1     1.290     R10C21A.F1 to     R12C18A.D1 decoder/n4323
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F1 to     R12C18A.D0 decoder/n4315
CTOF_DEL    ---     0.495     R12C18A.D0 to     R12C18A.F0 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F0 to     R12C18C.D1 n6
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 SLICE_40
ROUTE         3     0.975     R12C18C.F1 to     R13C20A.D1 detector/n2476
CTOF_DEL    ---     0.495     R13C20A.D1 to     R13C20A.F1 SLICE_43
ROUTE         1     0.000     R13C20A.F1 to    R13C20A.DI1 seg2_6__N_158 (to decoder/seg1_6__N_154)
                  --------
                   12.609   (38.9% logic, 61.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R13C20A.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.320ns (weighted slack = -712.896ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i15  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i2  (to decoder/seg1_6__N_154 +)

   Delay:              12.568ns  (39.0% logic, 61.0% route), 10 logic levels.

 Constraint Details:

     12.568ns physical path delay detector/SLICE_34 to SLICE_41 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.320ns

 Physical Path Details:

      Data path detector/SLICE_34 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q1 detector/SLICE_34 (from detector/apa)
ROUTE         8     1.408     R12C15B.Q1 to     R12C17B.A0 key_id_15
CTOF_DEL    ---     0.495     R12C17B.A0 to     R12C17B.F0 decoder/SLICE_115
ROUTE         4     1.040     R12C17B.F0 to     R12C19A.B0 decoder/n4349
CTOF_DEL    ---     0.495     R12C19A.B0 to     R12C19A.F0 decoder/SLICE_98
ROUTE         2     0.775     R12C19A.F0 to     R12C20D.C0 decoder/n4339
CTOF_DEL    ---     0.495     R12C20D.C0 to     R12C20D.F0 decoder/SLICE_85
ROUTE         4     1.059     R12C20D.F0 to     R10C20A.D0 decoder/n4331
CTOF_DEL    ---     0.495     R10C20A.D0 to     R10C20A.F0 SLICE_112
ROUTE         1     0.626     R10C20A.F0 to     R10C20C.D1 decoder/n4324
CTOF_DEL    ---     0.495     R10C20C.D1 to     R10C20C.F1 decoder/SLICE_83
ROUTE         3     0.445     R10C20C.F1 to     R10C20C.C0 n4321
CTOF_DEL    ---     0.495     R10C20C.C0 to     R10C20C.F0 decoder/SLICE_83
ROUTE         2     1.031     R10C20C.F0 to     R13C20D.D0 n1278
CTOF_DEL    ---     0.495     R13C20D.D0 to     R13C20D.F0 SLICE_60
ROUTE         2     0.654     R13C20D.F0 to     R13C18D.D0 detector/n2381
CTOF_DEL    ---     0.495     R13C18D.D0 to     R13C18D.F0 SLICE_64
ROUTE         1     0.623     R13C18D.F0 to     R14C18A.D1 detector/n4113
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SLICE_41
ROUTE         1     0.000     R14C18A.F1 to    R14C18A.DI1 seg1_6__N_152 (to decoder/seg1_6__N_154)
                  --------
                   12.568   (39.0% logic, 61.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C15B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R14C18A.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.083ns (weighted slack = -686.162ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i14  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i4  (to decoder/seg1_6__N_154 +)

   Delay:              12.331ns  (35.8% logic, 64.2% route), 9 logic levels.

 Constraint Details:

     12.331ns physical path delay detector/SLICE_34 to SLICE_43 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.083ns

 Physical Path Details:

      Data path detector/SLICE_34 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q0 detector/SLICE_34 (from detector/apa)
ROUTE         7     2.179     R12C15B.Q0 to     R12C22C.A1 key_id_14
CTOF_DEL    ---     0.495     R12C22C.A1 to     R12C22C.F1 decoder/SLICE_94
ROUTE         3     0.445     R12C22C.F1 to     R12C22C.C0 decoder/n4346
CTOF_DEL    ---     0.495     R12C22C.C0 to     R12C22C.F0 decoder/SLICE_94
ROUTE         2     1.152     R12C22C.F0 to     R10C21A.C0 decoder/n4336
CTOF_DEL    ---     0.495     R10C21A.C0 to     R10C21A.F0 decoder/SLICE_84
ROUTE         1     0.626     R10C21A.F0 to     R10C21A.D1 decoder/n4329
CTOF_DEL    ---     0.495     R10C21A.D1 to     R10C21A.F1 decoder/SLICE_84
ROUTE         1     1.290     R10C21A.F1 to     R12C18A.D1 decoder/n4323
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F1 to     R12C18A.D0 decoder/n4315
CTOF_DEL    ---     0.495     R12C18A.D0 to     R12C18A.F0 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F0 to     R12C18C.D1 n6
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 SLICE_40
ROUTE         3     0.975     R12C18C.F1 to     R13C20A.D1 detector/n2476
CTOF_DEL    ---     0.495     R13C20A.D1 to     R13C20A.F1 SLICE_43
ROUTE         1     0.000     R13C20A.F1 to    R13C20A.DI1 seg2_6__N_158 (to decoder/seg1_6__N_154)
                  --------
                   12.331   (35.8% logic, 64.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C15B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R13C20A.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.083ns (weighted slack = -686.162ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i14  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i7  (to decoder/seg1_6__N_154 +)

   Delay:              12.331ns  (35.8% logic, 64.2% route), 9 logic levels.

 Constraint Details:

     12.331ns physical path delay detector/SLICE_34 to SLICE_45 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.083ns

 Physical Path Details:

      Data path detector/SLICE_34 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q0 detector/SLICE_34 (from detector/apa)
ROUTE         7     2.179     R12C15B.Q0 to     R12C22C.A1 key_id_14
CTOF_DEL    ---     0.495     R12C22C.A1 to     R12C22C.F1 decoder/SLICE_94
ROUTE         3     0.445     R12C22C.F1 to     R12C22C.C0 decoder/n4346
CTOF_DEL    ---     0.495     R12C22C.C0 to     R12C22C.F0 decoder/SLICE_94
ROUTE         2     1.152     R12C22C.F0 to     R10C21A.C0 decoder/n4336
CTOF_DEL    ---     0.495     R10C21A.C0 to     R10C21A.F0 decoder/SLICE_84
ROUTE         1     0.626     R10C21A.F0 to     R10C21A.D1 decoder/n4329
CTOF_DEL    ---     0.495     R10C21A.D1 to     R10C21A.F1 decoder/SLICE_84
ROUTE         1     1.290     R10C21A.F1 to     R12C18A.D1 decoder/n4323
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F1 to     R12C18A.D0 decoder/n4315
CTOF_DEL    ---     0.495     R12C18A.D0 to     R12C18A.F0 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F0 to     R12C18C.D1 n6
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 SLICE_40
ROUTE         3     0.975     R12C18C.F1 to     R13C19D.D0 detector/n2476
CTOF_DEL    ---     0.495     R13C19D.D0 to     R13C19D.F0 SLICE_45
ROUTE         1     0.000     R13C19D.F0 to    R13C19D.DI0 seg2_6__N_155 (to decoder/seg1_6__N_154)
                  --------
                   12.331   (35.8% logic, 64.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C15B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R13C19D.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.066ns (weighted slack = -684.245ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i18  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i2  (to decoder/seg1_6__N_154 +)

   Delay:              12.314ns  (39.8% logic, 60.2% route), 10 logic levels.

 Constraint Details:

     12.314ns physical path delay detector/SLICE_36 to SLICE_41 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.066ns

 Physical Path Details:

      Data path detector/SLICE_36 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18B.CLK to     R12C18B.Q0 detector/SLICE_36 (from detector/apa)
ROUTE         9     1.910     R12C18B.Q0 to     R14C18D.B1 key_id_18
CTOF_DEL    ---     0.495     R14C18D.B1 to     R14C18D.F1 SLICE_65
ROUTE         3     1.407     R14C18D.F1 to     R14C20A.A0 n4363
CTOF_DEL    ---     0.495     R14C20A.A0 to     R14C20A.F0 decoder/SLICE_105
ROUTE         2     0.635     R14C20A.F0 to     R14C20C.D0 decoder/n4341
CTOF_DEL    ---     0.495     R14C20C.D0 to     R14C20C.F0 decoder/SLICE_86
ROUTE         2     0.445     R14C20C.F0 to     R14C20C.C1 decoder/n4332
CTOF_DEL    ---     0.495     R14C20C.C1 to     R14C20C.F1 decoder/SLICE_86
ROUTE         2     0.654     R14C20C.F1 to     R13C20B.D0 decoder/n4327
CTOF_DEL    ---     0.495     R13C20B.D0 to     R13C20B.F0 SLICE_97
ROUTE         3     0.643     R13C20B.F0 to     R13C20D.D1 decoder/n4319
CTOF_DEL    ---     0.495     R13C20D.D1 to     R13C20D.F1 SLICE_60
ROUTE         1     0.436     R13C20D.F1 to     R13C20D.C0 n4313
CTOF_DEL    ---     0.495     R13C20D.C0 to     R13C20D.F0 SLICE_60
ROUTE         2     0.654     R13C20D.F0 to     R13C18D.D0 detector/n2381
CTOF_DEL    ---     0.495     R13C18D.D0 to     R13C18D.F0 SLICE_64
ROUTE         1     0.623     R13C18D.F0 to     R14C18A.D1 detector/n4113
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SLICE_41
ROUTE         1     0.000     R14C18A.F1 to    R14C18A.DI1 seg1_6__N_152 (to decoder/seg1_6__N_154)
                  --------
                   12.314   (39.8% logic, 60.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C18B.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R14C18A.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.052ns (weighted slack = -682.666ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i12  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i1  (to decoder/seg1_6__N_154 +)

   Delay:              12.300ns  (39.9% logic, 60.1% route), 10 logic levels.

 Constraint Details:

     12.300ns physical path delay detector/SLICE_33 to SLICE_42 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.052ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17C.CLK to     R12C17C.Q0 detector/SLICE_33 (from detector/apa)
ROUTE         6     1.005     R12C17C.Q0 to     R12C19A.A1 key_id_12
CTOF_DEL    ---     0.495     R12C19A.A1 to     R12C19A.F1 decoder/SLICE_98
ROUTE         5     0.983     R12C19A.F1 to     R12C22C.D1 decoder/n4357
CTOF_DEL    ---     0.495     R12C22C.D1 to     R12C22C.F1 decoder/SLICE_94
ROUTE         3     0.445     R12C22C.F1 to     R12C22C.C0 decoder/n4346
CTOF_DEL    ---     0.495     R12C22C.C0 to     R12C22C.F0 decoder/SLICE_94
ROUTE         2     1.152     R12C22C.F0 to     R10C21A.C0 decoder/n4336
CTOF_DEL    ---     0.495     R10C21A.C0 to     R10C21A.F0 decoder/SLICE_84
ROUTE         1     0.626     R10C21A.F0 to     R10C21A.D1 decoder/n4329
CTOF_DEL    ---     0.495     R10C21A.D1 to     R10C21A.F1 decoder/SLICE_84
ROUTE         1     1.290     R10C21A.F1 to     R12C18A.D1 decoder/n4323
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F1 to     R12C18A.D0 decoder/n4315
CTOF_DEL    ---     0.495     R12C18A.D0 to     R12C18A.F0 decoder/SLICE_104
ROUTE         1     0.626     R12C18A.F0 to     R12C18C.D1 n6
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 SLICE_40
ROUTE         3     0.640     R12C18C.F1 to     R13C18A.D0 detector/n2476
CTOF_DEL    ---     0.495     R13C18A.D0 to     R13C18A.F0 SLICE_42
ROUTE         1     0.000     R13C18A.F0 to    R13C18A.DI0 seg2_6__N_161 (to decoder/seg1_6__N_154)
                  --------
                   12.300   (39.9% logic, 60.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R13C18A.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 6.034ns (weighted slack = -680.635ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i17  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i2  (to decoder/seg1_6__N_154 +)

   Delay:              12.282ns  (40.0% logic, 60.0% route), 10 logic levels.

 Constraint Details:

     12.282ns physical path delay detector/SLICE_35 to SLICE_41 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
     -6.339ns skew and
      0.166ns DIN_SET requirement (totaling 6.248ns) by 6.034ns

 Physical Path Details:

      Data path detector/SLICE_35 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15A.CLK to     R12C15A.Q1 detector/SLICE_35 (from detector/apa)
ROUTE        11     1.666     R12C15A.Q1 to     R12C20B.C1 key_id_17
CTOF_DEL    ---     0.495     R12C20B.C1 to     R12C20B.F1 decoder/SLICE_96
ROUTE         2     0.445     R12C20B.F1 to     R12C20B.C0 n4353
CTOF_DEL    ---     0.495     R12C20B.C0 to     R12C20B.F0 decoder/SLICE_96
ROUTE         2     0.445     R12C20B.F0 to     R12C20A.C0 n4338
CTOF_DEL    ---     0.495     R12C20A.C0 to     R12C20A.F0 decoder/SLICE_82
ROUTE         2     0.976     R12C20A.F0 to     R12C20C.A1 decoder/n4330
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 decoder/SLICE_91
ROUTE         3     1.089     R12C20C.F1 to     R13C18B.D0 decoder/n4325
CTOF_DEL    ---     0.495     R13C18B.D0 to     R13C18B.F0 SLICE_88
ROUTE         2     0.445     R13C18B.F0 to     R13C18B.C1 decoder/n4317
CTOF_DEL    ---     0.495     R13C18B.C1 to     R13C18B.F1 SLICE_88
ROUTE         2     1.032     R13C18B.F1 to     R13C20D.B0 n1348
CTOF_DEL    ---     0.495     R13C20D.B0 to     R13C20D.F0 SLICE_60
ROUTE         2     0.654     R13C20D.F0 to     R13C18D.D0 detector/n2381
CTOF_DEL    ---     0.495     R13C18D.D0 to     R13C18D.F0 SLICE_64
ROUTE         1     0.623     R13C18D.F0 to     R14C18A.D1 detector/n4113
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SLICE_41
ROUTE         1     0.000     R14C18A.F1 to    R14C18A.DI1 seg1_6__N_152 (to decoder/seg1_6__N_154)
                  --------
                   12.282   (40.0% logic, 60.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C15A.CLK detector/apa
                  --------
                    7.733   (23.6% logic, 76.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        12     3.044       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.452     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     2.865      R3C16A.Q0 to    R12C22B.CLK detector/apa
REG_DEL     ---     0.452    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30
ROUTE        13     1.029     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.495     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     1.010     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.495     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     2.858     R12C18C.F0 to    R14C18A.CLK decoder/seg1_6__N_154
                  --------
                   14.072   (23.2% logic, 76.8% route), 5 logic levels.

Warning:   1.372MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "detector/apa" 148.082000 |             |             |
MHz ;                                   |  148.082 MHz|    3.304 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |  198.138 MHz|  108.178 MHz|   6 *
                                        |             |             |
FREQUENCY NET "decoder/seg1_6__N_154"   |             |             |
118.203000 MHz ;                        |  118.203 MHz|    1.372 MHz|  10 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/n33">detector/n33</a>                            |       2|     703|     28.75%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/apa_enable_19">detector/apa_enable_19</a>                  |       8|     532|     21.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=decoder/seg1_6__N_154">decoder/seg1_6__N_154</a>                   |      12|     415|     16.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/n2476">detector/n2476</a>                          |       3|     357|     14.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/n4_adj_169">detector/n4_adj_169</a>                     |       1|     351|     14.36%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=decoder/n3652">decoder/n3652</a>                           |       1|     318|     13.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/n3758">detector/n3758</a>                          |       1|     300|     12.27%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=decoder/n454">decoder/n454</a>                            |       1|     290|     11.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/n3978">detector/n3978</a>                          |       4|     290|     11.86%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: detector/apa   Source: SLICE_14.Q0   Loads: 27
   Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;   Transfers: 6

Clock Domain: decoder/seg1_6__N_154   Source: SLICE_40.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: detector/apa   Source: SLICE_14.Q0
      Covered under: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;   Transfers: 20

Clock Domain: clk_c   Source: clk.PAD   Loads: 12
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 2445  Score: 328524190
Cumulative negative slack: 328524190

Constraints cover 3419 paths, 11 nets, and 879 connections (95.44% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 04 15:20:15 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_1_0' Target='right'><FONT COLOR=red>FREQUENCY NET "detector/apa" 148.082000 MHz (57 errors)</FONT></A></LI>
</FONT>            1413 items scored, 57 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_c" 198.138000 MHz (0 errors)</A></LI>            267 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz (1739 errors)</FONT></A></LI>
</FONT>            1739 items scored, 1739 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "detector/apa" 148.082000 MHz ;
            1413 items scored, 57 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.643ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i13  (to detector/apa +)
                   FF                        detector/key_out_i12

   Delay:               0.526ns  (44.5% logic, 55.5% route), 2 logic levels.

 Constraint Details:

      0.526ns physical path delay detector/SLICE_24 to SLICE_21 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.643ns

 Physical Path Details:

      Data path detector/SLICE_24 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     0.144     R12C16A.Q1 to     R13C16C.D1 detector/num_cnt_2
CTOF_DEL    ---     0.101     R13C16C.D1 to     R13C16C.F1 detector/SLICE_108
ROUTE         2     0.148     R13C16C.F1 to     R13C16A.CE detector/key_out_15__N_57 (to detector/apa)
                  --------
                    0.526   (44.5% logic, 55.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R13C16A.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.643ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i15  (to detector/apa +)
                   FF                        detector/key_out_i14

   Delay:               0.526ns  (44.5% logic, 55.5% route), 2 logic levels.

 Constraint Details:

      0.526ns physical path delay detector/SLICE_24 to detector/SLICE_22 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.643ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q1 detector/SLICE_24 (from clk_c)
ROUTE        12     0.144     R12C16A.Q1 to     R13C16C.D1 detector/num_cnt_2
CTOF_DEL    ---     0.101     R13C16C.D1 to     R13C16C.F1 detector/SLICE_108
ROUTE         2     0.148     R13C16C.F1 to     R13C16B.CE detector/key_out_15__N_57 (to detector/apa)
                  --------
                    0.526   (44.5% logic, 55.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R13C16B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.562ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i13  (to detector/apa +)
                   FF                        detector/key_out_i12

   Delay:               0.607ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.607ns physical path delay detector/SLICE_24 to SLICE_21 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.562ns

 Physical Path Details:

      Data path detector/SLICE_24 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13     0.225     R12C16A.Q0 to     R13C16C.A1 detector/num_cnt_1
CTOF_DEL    ---     0.101     R13C16C.A1 to     R13C16C.F1 detector/SLICE_108
ROUTE         2     0.148     R13C16C.F1 to     R13C16A.CE detector/key_out_15__N_57 (to detector/apa)
                  --------
                    0.607   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R13C16A.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.562ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i15  (to detector/apa +)
                   FF                        detector/key_out_i14

   Delay:               0.607ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.607ns physical path delay detector/SLICE_24 to detector/SLICE_22 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.562ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13     0.225     R12C16A.Q0 to     R13C16C.A1 detector/num_cnt_1
CTOF_DEL    ---     0.101     R13C16C.A1 to     R13C16C.F1 detector/SLICE_108
ROUTE         2     0.148     R13C16C.F1 to     R13C16B.CE detector/key_out_15__N_57 (to detector/apa)
                  --------
                    0.607   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R13C16B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.528ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i11  (to detector/apa +)
                   FF                        detector/key_out_i10

   Delay:               0.641ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      0.641ns physical path delay detector/SLICE_24 to SLICE_90 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.528ns

 Physical Path Details:

      Data path detector/SLICE_24 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13     0.148     R12C16A.Q0 to     R13C16D.D1 detector/num_cnt_1
CTOF_DEL    ---     0.101     R13C16D.D1 to     R13C16D.F1 detector/SLICE_111
ROUTE         2     0.259     R13C16D.F1 to     R13C17C.CE detector/key_out_15__N_62 (to detector/apa)
                  --------
                    0.641   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R13C17C.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_out_i3  (to detector/apa +)
                   FF                        detector/key_out_i2

   Delay:               0.642ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      0.642ns physical path delay detector/SLICE_24 to SLICE_88 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.527ns

 Physical Path Details:

      Data path detector/SLICE_24 to SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13     0.148     R12C16A.Q0 to     R13C16D.D0 detector/num_cnt_1
CTOF_DEL    ---     0.101     R13C16D.D0 to     R13C16D.F0 detector/SLICE_111
ROUTE         2     0.260     R13C16D.F0 to     R13C18B.CE detector/key_out_15__N_72 (to detector/apa)
                  --------
                    0.642   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R13C18B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.486ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i15  (to detector/apa +)
                   FF                        detector/key_id_i14

   Delay:               0.683ns  (49.0% logic, 51.0% route), 3 logic levels.

 Constraint Details:

      0.683ns physical path delay detector/SLICE_23 to detector/SLICE_34 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.486ns

 Physical Path Details:

      Data path detector/SLICE_23 to detector/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 detector/SLICE_23 (from clk_c)
ROUTE        14     0.143     R12C16D.Q0 to     R12C15C.D1 detector/num_cnt_0
CTOF_DEL    ---     0.101     R12C15C.D1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.056     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.101     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     0.149     R12C15C.F0 to     R12C15B.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    0.683   (49.0% logic, 51.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C15B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i15  (to detector/apa +)
                   FF                        detector/key_id_i14

   Delay:               0.685ns  (48.9% logic, 51.1% route), 3 logic levels.

 Constraint Details:

      0.685ns physical path delay detector/SLICE_24 to detector/SLICE_34 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.484ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13     0.145     R12C16A.Q0 to     R12C15C.C1 detector/num_cnt_1
CTOF_DEL    ---     0.101     R12C15C.C1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.056     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.101     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     0.149     R12C15C.F0 to     R12C15B.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    0.685   (48.9% logic, 51.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C15B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.481ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i17  (to detector/apa +)
                   FF                        detector/key_id_i16

   Delay:               0.688ns  (48.7% logic, 51.3% route), 3 logic levels.

 Constraint Details:

      0.688ns physical path delay detector/SLICE_23 to detector/SLICE_35 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.481ns

 Physical Path Details:

      Data path detector/SLICE_23 to detector/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 detector/SLICE_23 (from clk_c)
ROUTE        14     0.143     R12C16D.Q0 to     R12C15C.D1 detector/num_cnt_0
CTOF_DEL    ---     0.101     R12C15C.D1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.056     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.101     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     0.154     R12C15C.F0 to     R12C15A.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    0.688   (48.7% logic, 51.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C15A.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.481ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i11  (to detector/apa +)
                   FF                        detector/key_id_i10

   Delay:               0.688ns  (48.7% logic, 51.3% route), 3 logic levels.

 Constraint Details:

      0.688ns physical path delay detector/SLICE_23 to detector/SLICE_32 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.193ns skew requirement (totaling 1.169ns) by 0.481ns

 Physical Path Details:

      Data path detector/SLICE_23 to detector/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 detector/SLICE_23 (from clk_c)
ROUTE        14     0.143     R12C16D.Q0 to     R12C15C.D1 detector/num_cnt_0
CTOF_DEL    ---     0.101     R12C15C.D1 to     R12C15C.F1 detector/SLICE_49
ROUTE         1     0.056     R12C15C.F1 to     R12C15C.C0 detector/n4352
CTOF_DEL    ---     0.101     R12C15C.C0 to     R12C15C.F0 detector/SLICE_49
ROUTE         8     0.154     R12C15C.F0 to     R12C15D.CE detector/apa_enable_19 (to detector/apa)
                  --------
                    0.688   (48.7% logic, 51.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to detector/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C15D.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            267 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i14  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i14  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_5 to detector/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_5 to detector/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13D.CLK to     R13C13D.Q1 detector/SLICE_5 (from clk_c)
ROUTE         2     0.132     R13C13D.Q1 to     R13C13D.A1 detector/clk_cnt_14
CTOF_DEL    ---     0.101     R13C13D.A1 to     R13C13D.F1 detector/SLICE_5
ROUTE         1     0.000     R13C13D.F1 to    R13C13D.DI1 detector/n76 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i8  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i8  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_0 to detector/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_0 to detector/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q1 detector/SLICE_0 (from clk_c)
ROUTE         2     0.132     R13C13A.Q1 to     R13C13A.A1 detector/clk_cnt_8
CTOF_DEL    ---     0.101     R13C13A.A1 to     R13C13A.F1 detector/SLICE_0
ROUTE         1     0.000     R13C13A.F1 to    R13C13A.DI1 detector/n82 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i0  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i0  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_7 to detector/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_7 to detector/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12A.CLK to     R13C12A.Q1 detector/SLICE_7 (from clk_c)
ROUTE         2     0.132     R13C12A.Q1 to     R13C12A.A1 detector/clk_cnt_0
CTOF_DEL    ---     0.101     R13C12A.A1 to     R13C12A.F1 detector/SLICE_7
ROUTE         1     0.000     R13C12A.F1 to    R13C12A.DI1 detector/n90 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i4  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i4  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_8 to detector/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_8 to detector/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12C.CLK to     R13C12C.Q1 detector/SLICE_8 (from clk_c)
ROUTE         2     0.132     R13C12C.Q1 to     R13C12C.A1 detector/clk_cnt_4
CTOF_DEL    ---     0.101     R13C12C.A1 to     R13C12C.F1 detector/SLICE_8
ROUTE         1     0.000     R13C12C.F1 to    R13C12C.DI1 detector/n86 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i13  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i13  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_5 to detector/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_5 to detector/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13D.CLK to     R13C13D.Q0 detector/SLICE_5 (from clk_c)
ROUTE         3     0.132     R13C13D.Q0 to     R13C13D.A0 detector/clk_cnt_13
CTOF_DEL    ---     0.101     R13C13D.A0 to     R13C13D.F0 detector/SLICE_5
ROUTE         1     0.000     R13C13D.F0 to    R13C13D.DI0 detector/n77 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i10  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i10  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_4 to detector/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_4 to detector/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13B.CLK to     R13C13B.Q1 detector/SLICE_4 (from clk_c)
ROUTE         3     0.132     R13C13B.Q1 to     R13C13B.A1 detector/clk_cnt_10
CTOF_DEL    ---     0.101     R13C13B.A1 to     R13C13B.F1 detector/SLICE_4
ROUTE         1     0.000     R13C13B.F1 to    R13C13B.DI1 detector/n80 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i7  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i7  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_0 to detector/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_0 to detector/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 detector/SLICE_0 (from clk_c)
ROUTE         3     0.132     R13C13A.Q0 to     R13C13A.A0 detector/clk_cnt_7
CTOF_DEL    ---     0.101     R13C13A.A0 to     R13C13A.F0 detector/SLICE_0
ROUTE         1     0.000     R13C13A.F0 to    R13C13A.DI0 detector/n83 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C13A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i16  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i16  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_3 to detector/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_3 to detector/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14A.CLK to     R13C14A.Q1 detector/SLICE_3 (from clk_c)
ROUTE         3     0.132     R13C14A.Q1 to     R13C14A.A1 detector/clk_cnt_16
CTOF_DEL    ---     0.101     R13C14A.A1 to     R13C14A.F1 detector/SLICE_3
ROUTE         1     0.000     R13C14A.F1 to    R13C14A.DI1 detector/n74 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C14A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C14A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i1  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i1  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_2 to detector/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_2 to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12B.CLK to     R13C12B.Q0 detector/SLICE_2 (from clk_c)
ROUTE         2     0.132     R13C12B.Q0 to     R13C12B.A0 detector/clk_cnt_1
CTOF_DEL    ---     0.101     R13C12B.A0 to     R13C12B.F0 detector/SLICE_2
ROUTE         1     0.000     R13C12B.F0 to    R13C12B.DI0 detector/n89_adj_164 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i5  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i5  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay detector/SLICE_1 to detector/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path detector/SLICE_1 to detector/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12D.CLK to     R13C12D.Q0 detector/SLICE_1 (from clk_c)
ROUTE         3     0.132     R13C12D.Q0 to     R13C12D.A0 detector/clk_cnt_5
CTOF_DEL    ---     0.101     R13C12D.A0 to     R13C12D.F0 detector/SLICE_1
ROUTE         1     0.000     R13C12D.F0 to    R13C12D.DI0 detector/n85 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to detector/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.116       C1.PADDI to    R13C12D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;
            1739 items scored, 1739 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i12  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i2  (to decoder/seg1_6__N_154 +)

   Delay:               0.718ns  (46.7% logic, 53.3% route), 3 logic levels.

 Constraint Details:

      0.718ns physical path delay detector/SLICE_33 to SLICE_42 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.215ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 detector/SLICE_33 (from detector/apa)
ROUTE         6     0.327     R12C17C.Q0 to     R13C17C.A1 key_id_12
CTOF_DEL    ---     0.101     R13C17C.A1 to     R13C17C.F1 SLICE_90
ROUTE         1     0.056     R13C17C.F1 to     R13C18A.C1 n4190
CTOF_DEL    ---     0.101     R13C18A.C1 to     R13C18A.F1 SLICE_42
ROUTE         1     0.000     R13C18A.F1 to    R13C18A.DI1 seg2_6__N_160 (to decoder/seg1_6__N_154)
                  --------
                    0.718   (46.7% logic, 53.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R13C18A.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i11  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i3  (to decoder/seg1_6__N_154 +)

   Delay:               0.773ns  (56.4% logic, 43.6% route), 4 logic levels.

 Constraint Details:

      0.773ns physical path delay detector/SLICE_32 to SLICE_40 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.160ns

 Physical Path Details:

      Data path detector/SLICE_32 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15D.CLK to     R12C15D.Q1 detector/SLICE_32 (from detector/apa)
ROUTE        11     0.138     R12C15D.Q1 to     R12C17D.D1 key_id_11
CTOF_DEL    ---     0.101     R12C17D.D1 to     R12C17D.F1 decoder/SLICE_99
ROUTE         2     0.058     R12C17D.F1 to     R12C17D.C0 decoder/n2413
CTOF_DEL    ---     0.101     R12C17D.C0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.135     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.101     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.006     R12C18C.F0 to    R12C18C.DI0 decoder/seg1_6__N_154 (to decoder/seg1_6__N_154)
                  --------
                    0.773   (56.4% logic, 43.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C15D.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R12C18C.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i12  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i3  (to decoder/seg1_6__N_154 +)

   Delay:               0.776ns  (56.2% logic, 43.8% route), 4 logic levels.

 Constraint Details:

      0.776ns physical path delay detector/SLICE_33 to SLICE_40 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.157ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 detector/SLICE_33 (from detector/apa)
ROUTE         6     0.142     R12C17C.Q0 to     R12C17B.D1 key_id_12
CTOF_DEL    ---     0.101     R12C17B.D1 to     R12C17B.F1 decoder/SLICE_115
ROUTE         2     0.055     R12C17B.F1 to     R12C17A.D0 decoder/n2411
CTOF_DEL    ---     0.101     R12C17A.D0 to     R12C17A.F0 decoder/SLICE_100
ROUTE         1     0.137     R12C17A.F0 to     R12C18C.C0 decoder/n451
CTOF_DEL    ---     0.101     R12C18C.C0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.006     R12C18C.F0 to    R12C18C.DI0 decoder/seg1_6__N_154 (to decoder/seg1_6__N_154)
                  --------
                    0.776   (56.2% logic, 43.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R12C18C.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i4  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i1  (to decoder/seg1_6__N_154 +)

   Delay:               0.780ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      0.780ns physical path delay detector/SLICE_29 to SLICE_41 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.153ns

 Physical Path Details:

      Data path detector/SLICE_29 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21D.CLK to     R10C21D.Q0 detector/SLICE_29 (from detector/apa)
ROUTE        11     0.546     R10C21D.Q0 to     R14C18A.A0 key_id_4
CTOF_DEL    ---     0.101     R14C18A.A0 to     R14C18A.F0 SLICE_41
ROUTE         1     0.000     R14C18A.F0 to    R14C18A.DI0 seg1_6__N_153 (to decoder/seg1_6__N_154)
                  --------
                    0.780   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R10C21D.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R14C18A.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i3  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i3  (to decoder/seg1_6__N_154 +)

   Delay:               0.783ns  (42.8% logic, 57.2% route), 3 logic levels.

 Constraint Details:

      0.783ns physical path delay detector/SLICE_28 to SLICE_43 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.150ns

 Physical Path Details:

      Data path detector/SLICE_28 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28 (from detector/apa)
ROUTE        11     0.309     R14C21B.Q0 to     R13C20C.A1 key_id_3
CTOF_DEL    ---     0.101     R13C20C.A1 to     R13C20C.F1 SLICE_76
ROUTE         4     0.139     R13C20C.F1 to     R13C20A.C0 n1313
CTOF_DEL    ---     0.101     R13C20A.C0 to     R13C20A.F0 SLICE_43
ROUTE         1     0.000     R13C20A.F0 to    R13C20A.DI0 seg2_6__N_159 (to decoder/seg1_6__N_154)
                  --------
                    0.783   (42.8% logic, 57.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R13C20A.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i12  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i4  (to decoder/seg1_6__N_154 +)

   Delay:               0.787ns  (42.6% logic, 57.4% route), 3 logic levels.

 Constraint Details:

      0.787ns physical path delay detector/SLICE_33 to SLICE_43 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.146ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 detector/SLICE_33 (from detector/apa)
ROUTE         6     0.393     R12C17C.Q0 to     R13C20B.C1 key_id_12
CTOF_DEL    ---     0.101     R13C20B.C1 to     R13C20B.F1 SLICE_97
ROUTE         3     0.059     R13C20B.F1 to     R13C20A.C1 n4312
CTOF_DEL    ---     0.101     R13C20A.C1 to     R13C20A.F1 SLICE_43
ROUTE         1     0.000     R13C20A.F1 to    R13C20A.DI1 seg2_6__N_158 (to decoder/seg1_6__N_154)
                  --------
                    0.787   (42.6% logic, 57.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R13C20A.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i7  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i3  (to decoder/seg1_6__N_154 +)

   Delay:               0.801ns  (41.8% logic, 58.2% route), 3 logic levels.

 Constraint Details:

      0.801ns physical path delay detector/SLICE_30 to SLICE_40 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.132ns

 Physical Path Details:

      Data path detector/SLICE_30 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30 (from detector/apa)
ROUTE        13     0.235     R12C22B.Q1 to     R12C19D.D1 key_id_7
CTOF_DEL    ---     0.101     R12C19D.D1 to     R12C19D.F1 decoder/SLICE_101
ROUTE         2     0.225     R12C19D.F1 to     R12C18C.B0 decoder/n2478
CTOF_DEL    ---     0.101     R12C18C.B0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.006     R12C18C.F0 to    R12C18C.DI0 decoder/seg1_6__N_154 (to decoder/seg1_6__N_154)
                  --------
                    0.801   (41.8% logic, 58.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C22B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R12C18C.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i13  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg2_6__I_0_i4  (to decoder/seg1_6__N_154 +)

   Delay:               0.804ns  (41.7% logic, 58.3% route), 3 logic levels.

 Constraint Details:

      0.804ns physical path delay detector/SLICE_33 to SLICE_43 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.129ns

 Physical Path Details:

      Data path detector/SLICE_33 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q1 detector/SLICE_33 (from detector/apa)
ROUTE         6     0.410     R12C17C.Q1 to     R13C20B.A1 key_id_13
CTOF_DEL    ---     0.101     R13C20B.A1 to     R13C20B.F1 SLICE_97
ROUTE         3     0.059     R13C20B.F1 to     R13C20A.C1 n4312
CTOF_DEL    ---     0.101     R13C20A.C1 to     R13C20A.F1 SLICE_43
ROUTE         1     0.000     R13C20A.F1 to    R13C20A.DI1 seg2_6__N_158 (to decoder/seg1_6__N_154)
                  --------
                    0.804   (41.7% logic, 58.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C17C.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R13C20A.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.127ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i18  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i3  (to decoder/seg1_6__N_154 +)

   Delay:               0.806ns  (41.6% logic, 58.4% route), 3 logic levels.

 Constraint Details:

      0.806ns physical path delay detector/SLICE_36 to SLICE_40 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.127ns

 Physical Path Details:

      Data path detector/SLICE_36 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18B.CLK to     R12C18B.Q0 detector/SLICE_36 (from detector/apa)
ROUTE         9     0.140     R12C18B.Q0 to     R12C19B.D1 key_id_18
CTOF_DEL    ---     0.101     R12C19B.D1 to     R12C19B.F1 decoder/SLICE_102
ROUTE         2     0.325     R12C19B.F1 to     R12C18C.A0 decoder/n2405
CTOF_DEL    ---     0.101     R12C18C.A0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.006     R12C18C.F0 to    R12C18C.DI0 decoder/seg1_6__N_154 (to decoder/seg1_6__N_154)
                  --------
                    0.806   (41.6% logic, 58.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C18B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R12C18C.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.


Error: The following path exceeds requirements by 3.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i7  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i4  (to decoder/seg1_6__N_154 +)

   Delay:               0.808ns  (41.5% logic, 58.5% route), 3 logic levels.

 Constraint Details:

      0.808ns physical path delay detector/SLICE_30 to SLICE_37 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.946ns skew requirement (totaling 3.933ns) by 3.125ns

 Physical Path Details:

      Data path detector/SLICE_30 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C22B.CLK to     R12C22B.Q1 detector/SLICE_30 (from detector/apa)
ROUTE        13     0.417     R12C22B.Q1 to     R13C19B.A1 key_id_7
CTOF_DEL    ---     0.101     R13C19B.A1 to     R13C19B.F1 SLICE_37
ROUTE         1     0.056     R13C19B.F1 to     R13C19B.C0 detector/n4144
CTOF_DEL    ---     0.101     R13C19B.C0 to     R13C19B.F0 SLICE_37
ROUTE         1     0.000     R13C19B.F0 to    R13C19B.DI0 seg1_6__N_129 (to decoder/seg1_6__N_154)
                  --------
                    0.808   (41.5% logic, 58.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to detector/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R12C22B.CLK detector/apa
                  --------
                    2.791   (22.8% logic, 77.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        12     1.116       C1.PADDI to     R3C16A.CLK clk_c
REG_DEL     ---     0.154     R3C16A.CLK to      R3C16A.Q0 SLICE_14
ROUTE        27     1.039      R3C16A.Q0 to    R14C21B.CLK detector/apa
REG_DEL     ---     0.154    R14C21B.CLK to     R14C21B.Q0 detector/SLICE_28
ROUTE        11     0.556     R14C21B.Q0 to     R12C19C.C1 key_id_3
CTOF_DEL    ---     0.177     R12C19C.C1 to     R12C19C.F1 decoder/SLICE_107
ROUTE         3     0.334     R12C19C.F1 to     R12C21A.A0 decoder/n2409
CTOOFX_DEL  ---     0.272     R12C21A.A0 to   R12C21A.OFX0 decoder/i3818/SLICE_48
ROUTE         1     0.258   R12C21A.OFX0 to     R12C19B.C0 decoder/n4371
CTOF_DEL    ---     0.177     R12C19B.C0 to     R12C19B.F0 decoder/SLICE_102
ROUTE         1     0.156     R12C19B.F0 to     R12C19D.C0 decoder/n1244
CTOF_DEL    ---     0.177     R12C19D.C0 to     R12C19D.F0 decoder/SLICE_101
ROUTE         1     0.204     R12C19D.F0 to     R12C17D.D0 decoder/n454
CTOF_DEL    ---     0.177     R12C17D.D0 to     R12C17D.F0 decoder/SLICE_99
ROUTE         1     0.204     R12C17D.F0 to     R12C18C.D0 decoder/n3652
CTOF_DEL    ---     0.177     R12C18C.D0 to     R12C18C.F0 SLICE_40
ROUTE        12     0.923     R12C18C.F0 to    R13C19B.CLK decoder/seg1_6__N_154
                  --------
                    6.737   (28.9% logic, 71.1% route), 9 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "detector/apa" 148.082000 |             |             |
MHz ;                                   |     0.000 ns|    -0.643 ns|   2 *
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "decoder/seg1_6__N_154"   |             |             |
118.203000 MHz ;                        |     0.000 ns|    -3.215 ns|   3 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=decoder/seg1_6__N_154">decoder/seg1_6__N_154</a>                   |      12|     553|     30.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/n2476">detector/n2476</a>                          |       3|     417|     23.22%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=decoder/n3652">decoder/n3652</a>                           |       1|     357|     19.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=decoder/n454">decoder/n454</a>                            |       1|     301|     16.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seg1_6__N_129">seg1_6__N_129</a>                           |       1|     219|     12.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seg2_6__N_158">seg2_6__N_158</a>                           |       1|     219|     12.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seg2_6__N_160">seg2_6__N_160</a>                           |       1|     200|     11.14%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seg2_6__N_155">seg2_6__N_155</a>                           |       1|     199|     11.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=decoder/n1244">decoder/n1244</a>                           |       1|     189|     10.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seg1_6__N_152">seg1_6__N_152</a>                           |       1|     180|     10.02%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=detector/n2428">detector/n2428</a>                          |       3|     180|     10.02%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: detector/apa   Source: SLICE_14.Q0   Loads: 27
   Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;   Transfers: 6

Clock Domain: decoder/seg1_6__N_154   Source: SLICE_40.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: detector/apa   Source: SLICE_14.Q0
      Covered under: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;   Transfers: 20

Clock Domain: clk_c   Source: clk.PAD   Loads: 12
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 1796  Score: 3990282
Cumulative negative slack: 3990282

Constraints cover 3419 paths, 11 nets, and 879 connections (95.44% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 2445 (setup), 1796 (hold)
Score: 328524190 (setup), 3990282 (hold)
Cumulative negative slack: 332514472 (328524190+3990282)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
