Classic Timing Analyzer report for PQP
Fri May 17 15:19:49 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                               ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.545 ns                        ; ControlUnit:ControlUnit|state.Slt                  ; MuxMemToRegOut[0]                                  ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 53.77 MHz ( period = 18.598 ns ) ; ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 ; ControlUnit:ControlUnit|state.SllWriteReg          ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SllOp                ; ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 ; clock      ; clock    ; 477          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                    ;                                                    ;            ;          ; 477          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 53.77 MHz ( period = 18.598 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_2619    ; ControlUnit:ControlUnit|state.SllWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.911 ns                ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_2133            ; ControlUnit:ControlUnit|state.Beq                     ; clock      ; clock    ; None                        ; None                      ; 1.123 ns                ;
; N/A                                     ; 55.33 MHz ( period = 18.072 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_2275          ; ControlUnit:ControlUnit|state.SrlOp                   ; clock      ; clock    ; None                        ; None                      ; 0.688 ns                ;
; N/A                                     ; 55.33 MHz ( period = 18.072 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_2475    ; ControlUnit:ControlUnit|state.SraWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.691 ns                ;
; N/A                                     ; 56.15 MHz ( period = 17.810 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_1937     ; ControlUnit:ControlUnit|state.BleCompare              ; clock      ; clock    ; None                        ; None                      ; 0.842 ns                ;
; N/A                                     ; 56.31 MHz ( period = 17.758 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_2419          ; ControlUnit:ControlUnit|state.SllOp                   ; clock      ; clock    ; None                        ; None                      ; 0.746 ns                ;
; N/A                                     ; 56.49 MHz ( period = 17.702 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2247    ; ControlUnit:ControlUnit|state.SrlWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 56.79 MHz ( period = 17.610 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_2105     ; ControlUnit:ControlUnit|state.BeqCompare              ; clock      ; clock    ; None                        ; None                      ; 0.711 ns                ;
; N/A                                     ; 56.99 MHz ( period = 17.546 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_2503          ; ControlUnit:ControlUnit|state.SraOp                   ; clock      ; clock    ; None                        ; None                      ; 0.562 ns                ;
; N/A                                     ; 57.03 MHz ( period = 17.534 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; ControlUnit:ControlUnit|state.Bgt                     ; clock      ; clock    ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 57.05 MHz ( period = 17.530 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_1993     ; ControlUnit:ControlUnit|state.BgtCompare              ; clock      ; clock    ; None                        ; None                      ; 0.699 ns                ;
; N/A                                     ; 57.05 MHz ( period = 17.530 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_2077            ; ControlUnit:ControlUnit|state.Bne                     ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A                                     ; 57.06 MHz ( period = 17.526 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_2049     ; ControlUnit:ControlUnit|state.BneCompare              ; clock      ; clock    ; None                        ; None                      ; 0.697 ns                ;
; N/A                                     ; 57.06 MHz ( period = 17.524 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_2049     ; ControlUnit:ControlUnit|state.BneCompare~DUPLICATE    ; clock      ; clock    ; None                        ; None                      ; 0.696 ns                ;
; N/A                                     ; 57.09 MHz ( period = 17.516 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_3081          ; ControlUnit:ControlUnit|state.Start                   ; clock      ; clock    ; None                        ; None                      ; 0.696 ns                ;
; N/A                                     ; 57.40 MHz ( period = 17.422 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_1881           ; ControlUnit:ControlUnit|state.LGet                    ; clock      ; clock    ; None                        ; None                      ; 0.702 ns                ;
; N/A                                     ; 57.47 MHz ( period = 17.400 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; ControlUnit:ControlUnit|state.Ble                     ; clock      ; clock    ; None                        ; None                      ; 0.679 ns                ;
; N/A                                     ; 57.49 MHz ( period = 17.394 ns )                    ; ControlUnit:ControlUnit|nextstate.And_2827            ; ControlUnit:ControlUnit|state.And                     ; clock      ; clock    ; None                        ; None                      ; 0.941 ns                ;
; N/A                                     ; 57.78 MHz ( period = 17.306 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_2997            ; ControlUnit:ControlUnit|state.Add                     ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 58.19 MHz ( period = 17.184 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_2911           ; ControlUnit:ControlUnit|state.Addi                    ; clock      ; clock    ; None                        ; None                      ; 0.835 ns                ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; ControlUnit:ControlUnit|state.OverflowExc             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; ControlUnit:ControlUnit|state.WriteInRegAddi          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.76 MHz ( period = 17.018 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_2533            ; ControlUnit:ControlUnit|state.Sra                     ; clock      ; clock    ; None                        ; None                      ; 0.786 ns                ;
; N/A                                     ; 58.88 MHz ( period = 16.984 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; ControlUnit:ControlUnit|state.Slt                     ; clock      ; clock    ; None                        ; None                      ; 0.733 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.970 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_2797            ; ControlUnit:ControlUnit|state.Sub                     ; clock      ; clock    ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 58.99 MHz ( period = 16.952 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_2161          ; ControlUnit:ControlUnit|state.Addiu                   ; clock      ; clock    ; None                        ; None                      ; 0.717 ns                ;
; N/A                                     ; 59.05 MHz ( period = 16.936 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_1909             ; ControlUnit:ControlUnit|state.Lw                      ; clock      ; clock    ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; 59.09 MHz ( period = 16.922 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_2767          ; ControlUnit:ControlUnit|state.Break                   ; clock      ; clock    ; None                        ; None                      ; 0.704 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; ControlUnit:ControlUnit|state.LSaveh                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_1853          ; ControlUnit:ControlUnit|state.LSave                   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; ControlUnit:ControlUnit|state.LSaveb                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.26 MHz ( period = 16.876 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_2305            ; ControlUnit:ControlUnit|state.Srl                     ; clock      ; clock    ; None                        ; None                      ; 0.706 ns                ;
; N/A                                     ; 59.39 MHz ( period = 16.838 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; ControlUnit:ControlUnit|state.Lui                     ; clock      ; clock    ; None                        ; None                      ; 0.696 ns                ;
; N/A                                     ; 59.39 MHz ( period = 16.838 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; clock      ; clock    ; None                        ; None                      ; 0.696 ns                ;
; N/A                                     ; 59.41 MHz ( period = 16.832 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_2361         ; ControlUnit:ControlUnit|state.SravOp                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.42 MHz ( period = 16.830 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_2737      ; ControlUnit:ControlUnit|state.WriteInPC               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.42 MHz ( period = 16.830 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_2967     ; ControlUnit:ControlUnit|state.WriteInReg              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.690 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_2447         ; ControlUnit:ControlUnit|state.SllvOp                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2333   ; ControlUnit:ControlUnit|state.SravWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 60.23 MHz ( period = 16.604 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_2561   ; ControlUnit:ControlUnit|state.SllvWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_2855   ; ControlUnit:ControlUnit|state.WaitMemRead2            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 60.28 MHz ( period = 16.590 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3053    ; ControlUnit:ControlUnit|state.WaitMemRead             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 60.28 MHz ( period = 16.588 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_2649            ; ControlUnit:ControlUnit|state.Sll                     ; clock      ; clock    ; None                        ; None                      ; 0.562 ns                ;
; N/A                                     ; 60.34 MHz ( period = 16.574 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; ControlUnit:ControlUnit|state.Wait                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 60.47 MHz ( period = 16.536 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_1735           ; ControlUnit:ControlUnit|state.Lui2                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 62.09 MHz ( period = 16.106 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_3025         ; ControlUnit:ControlUnit|state.Decode                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.603 ns               ;
; N/A                                     ; 62.74 MHz ( period = 15.938 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; ControlUnit:ControlUnit|state.Rte                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_2591           ; ControlUnit:ControlUnit|state.Sllv                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_2391           ; ControlUnit:ControlUnit|state.Srav                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_2679             ; ControlUnit:ControlUnit|state.Jr                      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 62.81 MHz ( period = 15.920 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.593 ns               ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.559 ns               ;
; N/A                                     ; 63.05 MHz ( period = 15.860 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.545 ns               ;
; N/A                                     ; 63.12 MHz ( period = 15.842 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.550 ns               ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.549 ns               ;
; N/A                                     ; 63.24 MHz ( period = 15.812 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.535 ns               ;
; N/A                                     ; 63.32 MHz ( period = 15.794 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.540 ns               ;
; N/A                                     ; 63.35 MHz ( period = 15.786 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.508 ns               ;
; N/A                                     ; 63.54 MHz ( period = 15.738 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.498 ns               ;
; N/A                                     ; 64.48 MHz ( period = 15.508 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.369 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.500 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.365 ns               ;
; N/A                                     ; 64.64 MHz ( period = 15.470 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.350 ns               ;
; N/A                                     ; 64.68 MHz ( period = 15.460 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.359 ns               ;
; N/A                                     ; 64.72 MHz ( period = 15.452 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.355 ns               ;
; N/A                                     ; 64.84 MHz ( period = 15.422 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 64.99 MHz ( period = 15.388 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.311 ns               ;
; N/A                                     ; 65.19 MHz ( period = 15.340 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 65.25 MHz ( period = 15.326 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 65.45 MHz ( period = 15.278 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.268 ns               ;
; N/A                                     ; 65.70 MHz ( period = 15.220 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.225 ns               ;
; N/A                                     ; 65.84 MHz ( period = 15.188 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.216 ns               ;
; N/A                                     ; 65.91 MHz ( period = 15.172 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.215 ns               ;
; N/A                                     ; 66.02 MHz ( period = 15.146 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.202 ns               ;
; N/A                                     ; 66.05 MHz ( period = 15.140 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.206 ns               ;
; N/A                                     ; 66.20 MHz ( period = 15.106 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 66.23 MHz ( period = 15.098 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.192 ns               ;
; N/A                                     ; 66.41 MHz ( period = 15.058 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.804 ns               ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.804 ns               ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.787 ns               ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.787 ns               ;
; N/A                                     ; 66.68 MHz ( period = 14.997 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.778 ns               ;
; N/A                                     ; 66.68 MHz ( period = 14.997 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.778 ns               ;
; N/A                                     ; 66.72 MHz ( period = 14.989 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.760 ns               ;
; N/A                                     ; 66.72 MHz ( period = 14.989 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.760 ns               ;
; N/A                                     ; 66.72 MHz ( period = 14.988 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.764 ns               ;
; N/A                                     ; 66.73 MHz ( period = 14.986 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.115 ns               ;
; N/A                                     ; 66.77 MHz ( period = 14.976 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.746 ns               ;
; N/A                                     ; 66.77 MHz ( period = 14.976 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.746 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.975 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.743 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.975 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.743 ns               ;
; N/A                                     ; 66.81 MHz ( period = 14.967 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.751 ns               ;
; N/A                                     ; 66.81 MHz ( period = 14.967 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.751 ns               ;
; N/A                                     ; 66.84 MHz ( period = 14.962 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.729 ns               ;
; N/A                                     ; 66.84 MHz ( period = 14.962 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.729 ns               ;
; N/A                                     ; 66.86 MHz ( period = 14.956 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.734 ns               ;
; N/A                                     ; 66.86 MHz ( period = 14.956 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.734 ns               ;
; N/A                                     ; 66.88 MHz ( period = 14.953 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.734 ns               ;
; N/A                                     ; 66.88 MHz ( period = 14.953 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.734 ns               ;
; N/A                                     ; 66.90 MHz ( period = 14.947 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.720 ns               ;
; N/A                                     ; 66.92 MHz ( period = 14.944 ns )                    ; Registrador:A|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.087 ns               ;
; N/A                                     ; 66.92 MHz ( period = 14.943 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.720 ns               ;
; N/A                                     ; 66.92 MHz ( period = 14.943 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.720 ns               ;
; N/A                                     ; 66.94 MHz ( period = 14.939 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.709 ns               ;
; N/A                                     ; 66.94 MHz ( period = 14.939 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.709 ns               ;
; N/A                                     ; 66.94 MHz ( period = 14.938 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.105 ns               ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.725 ns               ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.725 ns               ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.706 ns               ;
; N/A                                     ; 67.00 MHz ( period = 14.925 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.692 ns               ;
; N/A                                     ; 67.00 MHz ( period = 14.925 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.711 ns               ;
; N/A                                     ; 67.00 MHz ( period = 14.925 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.692 ns               ;
; N/A                                     ; 67.03 MHz ( period = 14.918 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 14.689 ns               ;
; N/A                                     ; 67.03 MHz ( period = 14.918 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 14.689 ns               ;
; N/A                                     ; 67.06 MHz ( period = 14.913 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 14.686 ns               ;
; N/A                                     ; 67.09 MHz ( period = 14.906 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.683 ns               ;
; N/A                                     ; 67.09 MHz ( period = 14.906 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.683 ns               ;
; N/A                                     ; 67.13 MHz ( period = 14.897 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.669 ns               ;
; N/A                                     ; 67.13 MHz ( period = 14.896 ns )                    ; Registrador:A|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.077 ns               ;
; N/A                                     ; 67.13 MHz ( period = 14.896 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 67.22 MHz ( period = 14.877 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 14.645 ns               ;
; N/A                                     ; 67.22 MHz ( period = 14.877 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 14.645 ns               ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 14.642 ns               ;
; N/A                                     ; 67.25 MHz ( period = 14.870 ns )                    ; Registrador:B|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 11.048 ns               ;
; N/A                                     ; 67.28 MHz ( period = 14.864 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 14.631 ns               ;
; N/A                                     ; 67.28 MHz ( period = 14.864 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 14.631 ns               ;
; N/A                                     ; 67.30 MHz ( period = 14.859 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 14.628 ns               ;
; N/A                                     ; 67.32 MHz ( period = 14.855 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 14.636 ns               ;
; N/A                                     ; 67.32 MHz ( period = 14.855 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 14.636 ns               ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 14.633 ns               ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.053 ns               ;
; N/A                                     ; 67.44 MHz ( period = 14.827 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 14.594 ns               ;
; N/A                                     ; 67.44 MHz ( period = 14.827 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 14.594 ns               ;
; N/A                                     ; 67.47 MHz ( period = 14.822 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 14.591 ns               ;
; N/A                                     ; 67.47 MHz ( period = 14.822 ns )                    ; Registrador:B|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.570 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.570 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.566 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.566 ns               ;
; N/A                                     ; 67.60 MHz ( period = 14.793 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 14.576 ns               ;
; N/A                                     ; 67.60 MHz ( period = 14.793 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 14.576 ns               ;
; N/A                                     ; 67.63 MHz ( period = 14.786 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.553 ns               ;
; N/A                                     ; 67.63 MHz ( period = 14.786 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.553 ns               ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.549 ns               ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.549 ns               ;
; N/A                                     ; 67.65 MHz ( period = 14.781 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.551 ns               ;
; N/A                                     ; 67.65 MHz ( period = 14.781 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.551 ns               ;
; N/A                                     ; 67.72 MHz ( period = 14.767 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.544 ns               ;
; N/A                                     ; 67.72 MHz ( period = 14.767 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.544 ns               ;
; N/A                                     ; 67.72 MHz ( period = 14.767 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.534 ns               ;
; N/A                                     ; 67.72 MHz ( period = 14.767 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.534 ns               ;
; N/A                                     ; 67.74 MHz ( period = 14.763 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.540 ns               ;
; N/A                                     ; 67.74 MHz ( period = 14.763 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.540 ns               ;
; N/A                                     ; 67.76 MHz ( period = 14.758 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.530 ns               ;
; N/A                                     ; 67.78 MHz ( period = 14.754 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.526 ns               ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 14.532 ns               ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 14.532 ns               ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.525 ns               ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.525 ns               ;
; N/A                                     ; 67.84 MHz ( period = 14.740 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.512 ns               ;
; N/A                                     ; 67.84 MHz ( period = 14.740 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.512 ns               ;
; N/A                                     ; 67.85 MHz ( period = 14.739 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 14.518 ns               ;
; N/A                                     ; 67.85 MHz ( period = 14.739 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 14.518 ns               ;
; N/A                                     ; 67.85 MHz ( period = 14.739 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.511 ns               ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.490 ns               ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 14.490 ns               ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[4]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.490 ns               ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 14.523 ns               ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 14.523 ns               ;
; N/A                                     ; 67.90 MHz ( period = 14.728 ns )                    ; Registrador:PC|Saida[0]                               ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 10.980 ns               ;
; N/A                                     ; 67.90 MHz ( period = 14.727 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.480 ns               ;
; N/A                                     ; 67.91 MHz ( period = 14.726 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.495 ns               ;
; N/A                                     ; 67.91 MHz ( period = 14.726 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.495 ns               ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                        ; None                      ; 10.973 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.709 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 14.479 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.709 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.479 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.707 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.465 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.707 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 14.486 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.707 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 14.486 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.707 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 14.465 ns               ;
; N/A                                     ; 68.02 MHz ( period = 14.702 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 68.02 MHz ( period = 14.702 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 68.04 MHz ( period = 14.698 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 14.472 ns               ;
; N/A                                     ; 68.04 MHz ( period = 14.697 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 68.04 MHz ( period = 14.697 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 68.04 MHz ( period = 14.697 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[4]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 68.05 MHz ( period = 14.696 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 14.454 ns               ;
; N/A                                     ; 68.05 MHz ( period = 14.695 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.462 ns               ;
; N/A                                     ; 68.05 MHz ( period = 14.695 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.462 ns               ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 14.455 ns               ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 14.455 ns               ;
; N/A                                     ; 68.09 MHz ( period = 14.686 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.436 ns               ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.432 ns               ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 14.432 ns               ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[4]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.432 ns               ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 14.451 ns               ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 14.451 ns               ;
; N/A                                     ; 68.11 MHz ( period = 14.683 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 14.452 ns               ;
; N/A                                     ; 68.12 MHz ( period = 14.680 ns )                    ; Registrador:PC|Saida[0]                               ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                        ; None                      ; 10.970 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_2619    ; clock      ; clock    ; None                       ; None                       ; 0.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_2503          ; clock      ; clock    ; None                       ; None                       ; 0.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2247    ; clock      ; clock    ; None                       ; None                       ; 0.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_1735           ; clock      ; clock    ; None                       ; None                       ; 0.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_2275          ; clock      ; clock    ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_1937     ; clock      ; clock    ; None                       ; None                       ; 0.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_2855   ; clock      ; clock    ; None                       ; None                       ; 0.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_2475    ; clock      ; clock    ; None                       ; None                       ; 1.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_2561   ; clock      ; clock    ; None                       ; None                       ; 1.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_2049     ; clock      ; clock    ; None                       ; None                       ; 1.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2333   ; clock      ; clock    ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_3081          ; clock      ; clock    ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_2737      ; clock      ; clock    ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_2419          ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_2447         ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_2361         ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_2105     ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_2967     ; clock      ; clock    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_3025         ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3053    ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_1853          ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_3081          ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_1993     ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_2133            ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; clock      ; clock    ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_1853          ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_1881           ; clock      ; clock    ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_1853          ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_1853          ; clock      ; clock    ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; clock      ; clock    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; clock      ; clock    ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_2077            ; clock      ; clock    ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_2967     ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_2133            ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_2133            ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; clock      ; clock    ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; clock      ; clock    ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; clock      ; clock    ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_1853          ; clock      ; clock    ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; clock      ; clock    ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; clock      ; clock    ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; clock      ; clock    ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 2.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_2077            ; clock      ; clock    ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; clock      ; clock    ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; clock      ; clock    ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 2.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; clock      ; clock    ; None                       ; None                       ; 2.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 2.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 2.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; clock      ; clock    ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveb_1793         ; clock      ; clock    ; None                       ; None                       ; 2.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_2767          ; clock      ; clock    ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_2077            ; clock      ; clock    ; None                       ; None                       ; 2.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Beq_2133            ; clock      ; clock    ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_2077            ; clock      ; clock    ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 2.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; clock      ; clock    ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveh_1823         ; clock      ; clock    ; None                       ; None                       ; 2.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSave_1853          ; clock      ; clock    ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; clock      ; clock    ; None                       ; None                       ; 2.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; clock      ; clock    ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; clock      ; clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_2591           ; clock      ; clock    ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_2391           ; clock      ; clock    ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; clock      ; clock    ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_2967     ; clock      ; clock    ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 3.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_2679             ; clock      ; clock    ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_2911           ; clock      ; clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_2533            ; clock      ; clock    ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_2911           ; clock      ; clock    ; None                       ; None                       ; 2.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 3.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_2161          ; clock      ; clock    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; clock      ; clock    ; None                       ; None                       ; 2.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_2997            ; clock      ; clock    ; None                       ; None                       ; 3.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Beq_2133            ; clock      ; clock    ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui~DUPLICATE         ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_2305            ; clock      ; clock    ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_2649            ; clock      ; clock    ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_2997            ; clock      ; clock    ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_2305            ; clock      ; clock    ; None                       ; None                       ; 2.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; clock      ; clock    ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_2533            ; clock      ; clock    ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Beq_2133            ; clock      ; clock    ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_1909             ; clock      ; clock    ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui~DUPLICATE         ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_2649            ; clock      ; clock    ; None                       ; None                       ; 2.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bne_2077            ; clock      ; clock    ; None                       ; None                       ; 3.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_1763            ; clock      ; clock    ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_2591           ; clock      ; clock    ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_2391           ; clock      ; clock    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_2767          ; clock      ; clock    ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_2305            ; clock      ; clock    ; None                       ; None                       ; 3.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Bne_2077            ; clock      ; clock    ; None                       ; None                       ; 3.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 2.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_2649            ; clock      ; clock    ; None                       ; None                       ; 3.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 3.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 4.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Add_2997            ; clock      ; clock    ; None                       ; None                       ; 3.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 3.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 3.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_1909             ; clock      ; clock    ; None                       ; None                       ; 3.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Ble_1965            ; clock      ; clock    ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 3.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_2911           ; clock      ; clock    ; None                       ; None                       ; 3.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_2591           ; clock      ; clock    ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_2391           ; clock      ; clock    ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sra_2533            ; clock      ; clock    ; None                       ; None                       ; 3.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 3.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Srl_2305            ; clock      ; clock    ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 4.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 3.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_2827            ; clock      ; clock    ; None                       ; None                       ; 3.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 3.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sll_2649            ; clock      ; clock    ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_2997            ; clock      ; clock    ; None                       ; None                       ; 3.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addi_2911           ; clock      ; clock    ; None                       ; None                       ; 3.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883 ; clock      ; clock    ; None                       ; None                       ; 4.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 3.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Add_2997            ; clock      ; clock    ; None                       ; None                       ; 3.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_2591           ; clock      ; clock    ; None                       ; None                       ; 3.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bgt_2021            ; clock      ; clock    ; None                       ; None                       ; 3.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_2391           ; clock      ; clock    ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_1909             ; clock      ; clock    ; None                       ; None                       ; 3.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Slt_2219            ; clock      ; clock    ; None                       ; None                       ; 3.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2189    ; clock      ; clock    ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_2997            ; clock      ; clock    ; None                       ; None                       ; 3.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_2709            ; clock      ; clock    ; None                       ; None                       ; 3.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_2533            ; clock      ; clock    ; None                       ; None                       ; 3.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_2161          ; clock      ; clock    ; None                       ; None                       ; 3.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.Wait_2939           ; clock      ; clock    ; None                       ; None                       ; 4.128 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 20.545 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.536 ns  ; ControlUnit:ControlUnit|state.Slt           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.504 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.495 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.491 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.482 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.482 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.473 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.454 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.445 ns  ; ControlUnit:ControlUnit|state.Beq           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.315 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.311 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.306 ns  ; ControlUnit:ControlUnit|state.Bne           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.302 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.296 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.287 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.255 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.246 ns  ; ControlUnit:ControlUnit|state.Lui           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.224 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.215 ns  ; ControlUnit:ControlUnit|state.Sub           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.171 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.162 ns  ; ControlUnit:ControlUnit|state.Ble           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.155 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.146 ns  ; ControlUnit:ControlUnit|state.And           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.134 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.125 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.114 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.105 ns  ; ControlUnit:ControlUnit|state.Add           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.054 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.045 ns  ; ControlUnit:ControlUnit|state.Addi          ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.033 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.024 ns  ; Registrador:A|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.009 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 20.000 ns  ; ControlUnit:ControlUnit|state.Lw            ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.996 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.987 ns  ; Registrador:B|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.925 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.919 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.916 ns  ; Registrador:PC|Saida[0]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.910 ns  ; ControlUnit:ControlUnit|state.Break         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.898 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.889 ns  ; ControlUnit:ControlUnit|state.Start         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.844 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.835 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.135 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.126 ns  ; Registrador:B|Saida[2]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.094 ns  ; ControlUnit:ControlUnit|state.Lui~DUPLICATE ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.085 ns  ; ControlUnit:ControlUnit|state.Lui~DUPLICATE ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.974 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.965 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.880 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.871 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.870 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.861 ns  ; Registrador:A|Saida[3]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.859 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.852 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.851 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.850 ns  ; Registrador:B|Saida[1]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.843 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.842 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.799 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.790 ns  ; Registrador:B|Saida[3]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.726 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.717 ns  ; Registrador:A|Saida[5]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.649 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.640 ns  ; Registrador:PC|Saida[3]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.509 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.500 ns  ; Registrador:PC|Saida[1]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.492 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.483 ns  ; Registrador:B|Saida[5]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.460 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.451 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.433 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.424 ns  ; Registrador:A|Saida[1]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.321 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.312 ns  ; Registrador:A|Saida[2]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.268 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.259 ns  ; Registrador:PC|Saida[2]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.009 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.000 ns  ; Registrador:B|Saida[7]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.943 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.934 ns  ; Registrador:A|Saida[4]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.906 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.905 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.897 ns  ; Registrador:A|Saida[7]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.896 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.874 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.865 ns  ; Registrador:PC|Saida[4]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.803 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.794 ns  ; Registrador:A|Saida[6]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.695 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.686 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.600 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.591 ns  ; Registrador:B|Saida[6]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.585 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.576 ns  ; Registrador:A|Saida[8]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.548 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.539 ns  ; Registrador:A|Saida[9]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.464 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.455 ns  ; Registrador:B|Saida[4]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.424 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.415 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.294 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.285 ns  ; Registrador:PC|Saida[5]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.066 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.057 ns  ; Registrador:B|Saida[10]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 17.021 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.012 ns  ; Registrador:PC|Saida[7]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.995 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.986 ns  ; Registrador:PC|Saida[6]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.953 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.944 ns  ; Registrador:B|Saida[11]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.913 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.904 ns  ; Registrador:A|Saida[13]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.833 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.826 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.824 ns  ; Registrador:A|Saida[10]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.817 ns  ; Registrador:PC|Saida[8]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.746 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.737 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.687 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.678 ns  ; Registrador:A|Saida[12]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.627 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.618 ns  ; Registrador:B|Saida[8]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.616 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.607 ns  ; Registrador:A|Saida[11]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.598 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.589 ns  ; Registrador:B|Saida[9]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.523 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.514 ns  ; Registrador:PC|Saida[9]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.457 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.448 ns  ; Registrador:PC|Saida[10]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.437 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.428 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.399 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.390 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.383 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.374 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.329 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.320 ns  ; Registrador:B|Saida[16]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.260 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.251 ns  ; Registrador:A|Saida[15]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.197 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.188 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.169 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.162 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.160 ns  ; Registrador:PC|Saida[11]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.153 ns  ; Registrador:B|Saida[17]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.135 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.126 ns  ; Registrador:A|Saida[14]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.121 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.115 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.112 ns  ; Registrador:A|Saida[16]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.106 ns  ; Registrador:B|Saida[13]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 16.011 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 16.002 ns  ; Registrador:A|Saida[17]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.913 ns  ; Registrador:B|Saida[20]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.904 ns  ; Registrador:B|Saida[20]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.815 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; Registrador:B|Saida[12]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.738 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.729 ns  ; Registrador:B|Saida[19]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.724 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.715 ns  ; Registrador:A|Saida[18]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.648 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.639 ns  ; Registrador:PC|Saida[12]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.607 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.598 ns  ; Registrador:PC|Saida[13]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.586 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.577 ns  ; Registrador:B|Saida[15]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.534 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.525 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.485 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.485 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.478 ns  ; Registrador:B|Saida[21]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.476 ns  ; Registrador:B|Saida[22]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.476 ns  ; Registrador:B|Saida[18]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.474 ns  ; Registrador:PC|Saida[21]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.469 ns  ; Registrador:B|Saida[21]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.465 ns  ; Registrador:PC|Saida[21]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.416 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.407 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.386 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.377 ns  ; Registrador:PC|Saida[15]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.373 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.364 ns  ; Registrador:A|Saida[19]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.338 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.329 ns  ; Registrador:A|Saida[20]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.273 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.266 ns  ; Registrador:A|Saida[22]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.264 ns  ; Registrador:PC|Saida[14]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.257 ns  ; Registrador:A|Saida[22]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.245 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.236 ns  ; Registrador:A|Saida[23]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.092 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.083 ns  ; Registrador:B|Saida[14]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.061 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.058 ns  ; Registrador:A|Saida[21]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.052 ns  ; Registrador:PC|Saida[17]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.049 ns  ; Registrador:A|Saida[21]                     ; MenorQueExtended[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 15:19:48 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_2275" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_2591" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_2391" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_2333" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_2361" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_2475" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_2419" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_2447" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_2619" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_2247" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_2561" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_2305" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_2503" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_2855" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_2649" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_2533" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_1909" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_2679" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_3025" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_2189" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_1881" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_3053" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_1937" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_2219" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_2105" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_1993" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_2049" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_2709" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_2827" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_3081" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_1965" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_2133" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_2021" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_2911" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_2737" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_2767" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_2797" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_2997" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_2161" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_2077" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_1853" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_1793" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_1823" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_2967" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_1735" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2883" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_1763" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_2939" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector48~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.OverflowExc~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.OverflowExc~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector119~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector119~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr20~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector113~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector119~2" as buffer
Info: Clock "clock" has Internal fmax of 53.77 MHz between source register "ControlUnit:ControlUnit|nextstate.SllWriteReg_2619" and destination register "ControlUnit:ControlUnit|state.SllWriteReg" (period= 18.598 ns)
    Info: + Longest register to register delay is 0.911 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_2619'
        Info: 2: + IC(0.497 ns) + CELL(0.414 ns) = 0.911 ns; Loc. = LCFF_X19_Y8_N15; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.SllWriteReg'
        Info: Total cell delay = 0.414 ns ( 45.44 % )
        Info: Total interconnect delay = 0.497 ns ( 54.56 % )
    Info: - Smallest clock skew is -8.267 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.277 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1414; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.863 ns) + CELL(0.828 ns) = 3.277 ns; Loc. = LCFF_X19_Y8_N15; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.SllWriteReg'
            Info: Total cell delay = 1.955 ns ( 59.66 % )
            Info: Total interconnect delay = 1.322 ns ( 40.34 % )
        Info: - Longest clock path from clock "clock" to source register is 11.544 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.819 ns) + CELL(0.955 ns) = 3.901 ns; Loc. = LCFF_X19_Y11_N27; Fanout = 15; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(1.039 ns) + CELL(0.306 ns) = 5.246 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|WideOr19~1'
            Info: 4: + IC(0.516 ns) + CELL(0.490 ns) = 6.252 ns; Loc. = LCCOMB_X13_Y11_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.OverflowExc~0'
            Info: 5: + IC(0.390 ns) + CELL(0.071 ns) = 6.713 ns; Loc. = LCCOMB_X13_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.OverflowExc~1'
            Info: 6: + IC(0.318 ns) + CELL(0.306 ns) = 7.337 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector119~1'
            Info: 7: + IC(0.428 ns) + CELL(0.071 ns) = 7.836 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector119~2'
            Info: 8: + IC(2.149 ns) + CELL(0.000 ns) = 9.985 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit|Selector119~2clkctrl'
            Info: 9: + IC(1.253 ns) + CELL(0.306 ns) = 11.544 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_2619'
            Info: Total cell delay = 3.632 ns ( 31.46 % )
            Info: Total interconnect delay = 7.912 ns ( 68.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SllOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllWriteReg_2619" for clock "clock" (Hold time is 7.391 ns)
    Info: + Largest clock skew is 8.267 ns
        Info: + Longest clock path from clock "clock" to destination register is 11.544 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.819 ns) + CELL(0.955 ns) = 3.901 ns; Loc. = LCFF_X19_Y11_N27; Fanout = 15; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(1.039 ns) + CELL(0.306 ns) = 5.246 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|WideOr19~1'
            Info: 4: + IC(0.516 ns) + CELL(0.490 ns) = 6.252 ns; Loc. = LCCOMB_X13_Y11_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.OverflowExc~0'
            Info: 5: + IC(0.390 ns) + CELL(0.071 ns) = 6.713 ns; Loc. = LCCOMB_X13_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.OverflowExc~1'
            Info: 6: + IC(0.318 ns) + CELL(0.306 ns) = 7.337 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector119~1'
            Info: 7: + IC(0.428 ns) + CELL(0.071 ns) = 7.836 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector119~2'
            Info: 8: + IC(2.149 ns) + CELL(0.000 ns) = 9.985 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit|Selector119~2clkctrl'
            Info: 9: + IC(1.253 ns) + CELL(0.306 ns) = 11.544 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_2619'
            Info: Total cell delay = 3.632 ns ( 31.46 % )
            Info: Total interconnect delay = 7.912 ns ( 68.54 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.277 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1414; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.863 ns) + CELL(0.828 ns) = 3.277 ns; Loc. = LCFF_X19_Y8_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.955 ns ( 59.66 % )
            Info: Total interconnect delay = 1.322 ns ( 40.34 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: 2: + IC(0.447 ns) + CELL(0.302 ns) = 0.749 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_2619'
        Info: Total cell delay = 0.302 ns ( 40.32 % )
        Info: Total interconnect delay = 0.447 ns ( 59.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.Slt" is 20.545 ns
    Info: + Longest clock path from clock "clock" to source register is 3.286 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1414; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.872 ns) + CELL(0.828 ns) = 3.286 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 40; REG Node = 'ControlUnit:ControlUnit|state.Slt'
        Info: Total cell delay = 1.955 ns ( 59.49 % )
        Info: Total interconnect delay = 1.331 ns ( 40.51 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 17.132 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 40; REG Node = 'ControlUnit:ControlUnit|state.Slt'
        Info: 2: + IC(0.781 ns) + CELL(0.464 ns) = 1.245 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 53; COMB Node = 'ControlUnit:ControlUnit|WideOr28~0'
        Info: 3: + IC(0.386 ns) + CELL(0.478 ns) = 2.109 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 2; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux31~0DUPLICATE'
        Info: 4: + IC(0.381 ns) + CELL(0.490 ns) = 2.980 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 5: + IC(0.357 ns) + CELL(0.464 ns) = 3.801 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 6: + IC(0.305 ns) + CELL(0.071 ns) = 4.177 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 7: + IC(0.350 ns) + CELL(0.364 ns) = 4.891 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 8: + IC(0.292 ns) + CELL(0.071 ns) = 5.254 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[7]~5'
        Info: 9: + IC(0.767 ns) + CELL(0.071 ns) = 6.092 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~6'
        Info: 10: + IC(0.310 ns) + CELL(0.071 ns) = 6.473 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 11: + IC(0.299 ns) + CELL(0.071 ns) = 6.843 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~8DUPLICATE'
        Info: 12: + IC(0.313 ns) + CELL(0.071 ns) = 7.227 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~9DUPLICATE'
        Info: 13: + IC(0.298 ns) + CELL(0.071 ns) = 7.596 ns; Loc. = LCCOMB_X22_Y11_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 14: + IC(0.317 ns) + CELL(0.071 ns) = 7.984 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 15: + IC(0.288 ns) + CELL(0.071 ns) = 8.343 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 16: + IC(0.287 ns) + CELL(0.071 ns) = 8.701 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~13'
        Info: 17: + IC(0.899 ns) + CELL(0.464 ns) = 10.064 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 18: + IC(0.307 ns) + CELL(0.071 ns) = 10.442 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 19: + IC(0.309 ns) + CELL(0.071 ns) = 10.822 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[29]~16'
        Info: 20: + IC(0.349 ns) + CELL(0.071 ns) = 11.242 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[31]~17'
        Info: 21: + IC(1.003 ns) + CELL(0.071 ns) = 12.316 ns; Loc. = LCCOMB_X14_Y14_N22; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~3'
        Info: 22: + IC(2.230 ns) + CELL(2.586 ns) = 17.132 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 6.304 ns ( 36.80 % )
        Info: Total interconnect delay = 10.828 ns ( 63.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Fri May 17 15:19:49 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


