\doxysubsubsubsection{RNG Clock Source}
\hypertarget{group___r_c_c_ex___r_n_g___clock___source}{}\label{group___r_c_c_ex___r_n_g___clock___source}\index{RNG Clock Source@{RNG Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group___r_c_c_ex___r_n_g___clock___source_gac0a1e905022e7887cdb808815597907a}\label{group___r_c_c_ex___r_n_g___clock___source_gac0a1e905022e7887cdb808815597907a} 
\#define {\bfseries RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+NONE}~0x00000000U
\item 
\Hypertarget{group___r_c_c_ex___r_n_g___clock___source_ga600007fdf65479d864fe0144cfbc260f}\label{group___r_c_c_ex___r_n_g___clock___source_ga600007fdf65479d864fe0144cfbc260f} 
\#define {\bfseries RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}
\item 
\Hypertarget{group___r_c_c_ex___r_n_g___clock___source_ga636e63cf17475059091a1c1d8633f37f}\label{group___r_c_c_ex___r_n_g___clock___source_ga636e63cf17475059091a1c1d8633f37f} 
\#define {\bfseries RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI}~RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
