#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 29 21:09:32 2020
# Process ID: 25728
# Current directory: C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1824 C:\Users\Brian Worts\Desktop\Senior Project\Oscilloscope_Senior_Project\Verilog\SPI_Test\SPI_Test.xpr
# Log file: C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/vivado.log
# Journal file: C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
file mkdir {C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new}
close [ open {C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new/tb.v} w ]
add_files -fileset sim_1 {{C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new/tb.v}}
update_compile_order -fileset sim_1
launch_simulation
