From 635dfeb88250fd87cf6b67c86f38fd82c3b4f75f Mon Sep 17 00:00:00 2001
From: Juan Gutierrez <juan.gutierrez@nxp.com>
Date: Wed, 19 Oct 2016 12:06:50 -0500
Subject: [PATCH 1230/5242] MLK-13361-2 arm: imx6q: busfreq: wrap ralat
 settings on a macro

commit  ae2bcf8eb0ff92a2c5b058cea39bbdc2c754445a from
https://source.codeaurora.org/external/imx/linux-imx.git

Setting the Read Additional Latency (RALAT) to 2 cycles,
MMDCx_MDMISC[RALAT] = 2, is needed for 24MHz operation point.

Currently this is set within the "set_timings_below_100MHz_operation"
macro, which is use for the 24MHz case.

In order to provide a generic way for setting RALAT=2 the code
is wrapped in this new macro: "set_mmdc_misc_ralat_2_cycles", so
other set points (besides the below 100MHz case) can reuse this code.

As an example, for 100Mhz operation the RALAT should be set to 2 cycles,
however, the rest of the MMDCFG parameter are not the same as in the
"below_100MHz" case. So, this macro can be reused for its RALAT part.

Signed-off-by: Juan Gutierrez <juan.gutierrez@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm/mach-imx/lpddr2_freq_imx6q.S |   31 +++++++++++++++++++++----------
 1 file changed, 21 insertions(+), 10 deletions(-)

diff --git a/arch/arm/mach-imx/lpddr2_freq_imx6q.S b/arch/arm/mach-imx/lpddr2_freq_imx6q.S
index bff30c5c..e14920d 100644
--- a/arch/arm/mach-imx/lpddr2_freq_imx6q.S
+++ b/arch/arm/mach-imx/lpddr2_freq_imx6q.S
@@ -33,6 +33,26 @@
 
 	.endm
 
+	.macro set_mmdc_misc_ralat_2_cycles
+
+	/* Set MMDCx_MISC[RALAT] = 2 cycles */
+	ldr	r6, [r8, #0x18]
+	bic	r6, r6, #(0x7 << 6)
+	orr	r6, r6, #(0x2 << 6)
+	str	r6, [r8, #0x18]
+
+	/* Check if lpddr2 channel 1 is enabled */
+	ldr 	r6, [r8, #0x18]
+	ands	r6, r6, #(1 << 2)
+	beq	1f
+
+	ldr	r6, [r4, #0x18]
+	bic	r6, r6, #(0x7 << 6)
+	orr	r6, r6, #(0x2 << 6)
+	str	r6, [r4, #0x18]
+1:
+	.endm
+
 	.macro	switch_to_400MHz
 	/* set the MMDC_DIV=1, AXI_DIV=2, AHB_DIV=3 */
 	ldr	r9, [r2, #CCM_CBCDR]
@@ -151,11 +171,7 @@ skip_periph_clk_switch_100m:
 	.endm
 
 	.macro	set_timings_below_100MHz_operation
-	/* Set MMDCx_MISC[RALAT] = 2 cycles */
-	ldr	r6, [r8, #0x18]
-	bic	r6, r6, #(0x7 << 6)
-	orr	r6, r6, #(0x2 << 6)
-	str	r6, [r8, #0x18]
+	set_mmdc_misc_ralat_2_cycles
 
 	/* Adjust LPDDR2 timings for 24Mhz operation */
 	ldr	r5, =0x03162073
@@ -172,11 +188,6 @@ skip_periph_clk_switch_100m:
 	ands	r6, r6, #(1 << 2)
 	beq	skip_below_100Mhz_ch1_timings
 
-	ldr	r6, [r4, #0x18]
-	bic	r6, r6, #(0x7 << 6)
-	orr	r6, r6, #(0x2 << 6)
-	str	r6, [r4, #0x18]
-
 	str	r5, [r4, #0xC]  	/* MMDC1_MDCFG0 */
 	str	r7, [r4, #0x10] 	/* MMDC1_MDCFG1 */
 	str	r9, [r4, #0x14] 	/* MMDC1_MDCFG2 */
-- 
1.7.9.5

