# FPGA-Verilog-Washing-Machine-Dryer-Model-Project
This is a project I have done for my verilog class and it models daily usage of washing machine/dryer on Nexys A7 board
