{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 20:15:01 2018 " "Info: Processing started: Wed Nov 21 20:15:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB_5 -c LAB_5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB_5 -c LAB_5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length0\[0\] " "Info: Assuming node \"request_length0\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length0\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length0\[0\] " "Info: Assuming node \"pause_length0\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length0\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length0\[2\] " "Info: Assuming node \"request_length0\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length0\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length0\[2\] " "Info: Assuming node \"pause_length0\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length0\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length0\[1\] " "Info: Assuming node \"request_length0\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length0\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length0\[1\] " "Info: Assuming node \"pause_length0\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length0\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length1\[1\] " "Info: Assuming node \"pause_length1\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length1\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length1\[1\] " "Info: Assuming node \"request_length1\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length1\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length1\[2\] " "Info: Assuming node \"pause_length1\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length1\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length1\[2\] " "Info: Assuming node \"request_length1\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length1\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length1\[0\] " "Info: Assuming node \"pause_length1\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length1\[0\] " "Info: Assuming node \"request_length1\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length3\[2\] " "Info: Assuming node \"request_length3\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length3\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length3\[2\] " "Info: Assuming node \"pause_length3\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length3\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length3\[0\] " "Info: Assuming node \"pause_length3\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length3\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length3\[0\] " "Info: Assuming node \"request_length3\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length3\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length3\[1\] " "Info: Assuming node \"pause_length3\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length3\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length3\[1\] " "Info: Assuming node \"request_length3\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length3\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length2\[0\] " "Info: Assuming node \"request_length2\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length2\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length2\[0\] " "Info: Assuming node \"pause_length2\[0\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length2\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length2\[1\] " "Info: Assuming node \"pause_length2\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length2\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length2\[1\] " "Info: Assuming node \"request_length2\[1\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length2\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_length2\[2\] " "Info: Assuming node \"pause_length2\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_length2\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "request_length2\[2\] " "Info: Assuming node \"request_length2\[2\]\" is an undefined clock" {  } { { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "request_length2\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "32 " "Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Info: Detected gated clock \"Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst7\|inst2 " "Info: Detected ripple clock \"Device:inst7\|inst2\" as buffer" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst7\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst8\|inst2 " "Info: Detected ripple clock \"Device:inst8\|inst2\" as buffer" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst8\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst6\|inst2 " "Info: Detected ripple clock \"Device:inst6\|inst2\" as buffer" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst6\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Device:inst\|inst2 " "Info: Detected ripple clock \"Device:inst\|inst2\" as buffer" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Device:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Device:inst6\|inst2 register Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\] 198.57 MHz 5.036 ns Internal " "Info: Clock \"clk\" has Internal fmax of 198.57 MHz between source register \"Device:inst6\|inst2\" and destination register \"Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\]\" (period= 5.036 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.216 ns + Longest register register " "Info: + Longest register to register delay is 2.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.053 ns) 0.773 ns Control:inst13\|inst4~0 2 COMB LCCOMB_X27_Y2_N30 2 " "Info: 2: + IC(0.720 ns) + CELL(0.053 ns) = 0.773 ns; Loc. = LCCOMB_X27_Y2_N30; Fanout = 2; COMB Node = 'Control:inst13\|inst4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { Device:inst6|inst2 Control:inst13|inst4~0 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Control.bdf" { { 56 952 1016 104 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 1.250 ns Control:inst13\|inst1 3 COMB LCCOMB_X27_Y2_N24 3 " "Info: 3: + IC(0.249 ns) + CELL(0.228 ns) = 1.250 ns; Loc. = LCCOMB_X27_Y2_N24; Fanout = 3; COMB Node = 'Control:inst13\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Control:inst13|inst4~0 Control:inst13|inst1 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Control.bdf" { { 32 192 256 176 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.746 ns) 2.216 ns Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\] 4 REG LCFF_X27_Y2_N17 9 " "Info: 4: + IC(0.220 ns) + CELL(0.746 ns) = 2.216 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 9; REG Node = 'Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Control:inst13|inst1 Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gai.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_gai.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.027 ns ( 46.34 % ) " "Info: Total cell delay = 1.027 ns ( 46.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.189 ns ( 53.66 % ) " "Info: Total interconnect delay = 1.189 ns ( 53.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { Device:inst6|inst2 Control:inst13|inst4~0 Control:inst13|inst1 Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.216 ns" { Device:inst6|inst2 {} Control:inst13|inst4~0 {} Control:inst13|inst1 {} Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] {} } { 0.000ns 0.720ns 0.249ns 0.220ns } { 0.000ns 0.053ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.636 ns - Smallest " "Info: - Smallest clock skew is -2.636 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.495 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y2_N17 9 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 9; REG Node = 'Control:inst13\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_gai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gai.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_gai.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.131 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.712 ns) 3.523 ns Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] 2 REG LCFF_X34_Y2_N19 2 " "Info: 2: + IC(1.957 ns) + CELL(0.712 ns) = 3.523 ns; Loc. = LCFF_X34_Y2_N19; Fanout = 2; REG Node = 'Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.378 ns) 4.268 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.367 ns) + CELL(0.378 ns) = 4.268 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 5.131 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 5.131 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 49.93 % ) " "Info: Total cell delay = 2.562 ns ( 49.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.569 ns ( 50.07 % ) " "Info: Total interconnect delay = 2.569 ns ( 50.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { clk Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { clk {} clk~combout {} Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.957ns 0.367ns 0.245ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { clk Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { clk {} clk~combout {} Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.957ns 0.367ns 0.245ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_gai.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_gai.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { Device:inst6|inst2 Control:inst13|inst4~0 Control:inst13|inst1 Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.216 ns" { Device:inst6|inst2 {} Control:inst13|inst4~0 {} Control:inst13|inst1 {} Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] {} } { 0.000ns 0.720ns 0.249ns 0.220ns } { 0.000ns 0.053ns 0.228ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { clk Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { clk {} clk~combout {} Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.957ns 0.367ns 0.245ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length0\[0\] register register Device:inst\|inst2 Device:inst\|inst2 500.0 MHz Internal " "Info: Clock \"request_length0\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst\|inst2\" and destination register \"Device:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns + Longest register register " "Info: + Longest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst\|inst2 1 REG LCFF_X26_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 0.378 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.894 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 1.268 ns Device:inst\|inst2~0 4 COMB LCCOMB_X26_Y2_N16 1 " "Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.423 ns Device:inst\|inst2 5 REG LCFF_X26_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.46 % ) " "Info: Total cell delay = 0.533 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.890 ns ( 62.54 % ) " "Info: Total interconnect delay = 0.890 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length0\[0\] destination 3.315 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length0\[0\]\" to destination register is 3.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns request_length0\[0\] 1 CLK PIN_R8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 1; CLK Node = 'request_length0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.225 ns) 2.105 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N26 1 " "Info: 2: + IC(1.100 ns) + CELL(0.225 ns) = 2.105 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { request_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 2.361 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.361 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.315 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.315 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 50.56 % ) " "Info: Total cell delay = 1.676 ns ( 50.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 49.44 % ) " "Info: Total interconnect delay = 1.639 ns ( 49.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { request_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { request_length0[0] {} request_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.100ns 0.203ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length0\[0\] source 3.315 ns - Longest register " "Info: - Longest clock path from clock \"request_length0\[0\]\" to source register is 3.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns request_length0\[0\] 1 CLK PIN_R8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 1; CLK Node = 'request_length0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.225 ns) 2.105 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N26 1 " "Info: 2: + IC(1.100 ns) + CELL(0.225 ns) = 2.105 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { request_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 2.361 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.361 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.315 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.315 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 50.56 % ) " "Info: Total cell delay = 1.676 ns ( 50.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 49.44 % ) " "Info: Total interconnect delay = 1.639 ns ( 49.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { request_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { request_length0[0] {} request_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.100ns 0.203ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { request_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { request_length0[0] {} request_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.100ns 0.203ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { request_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { request_length0[0] {} request_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.100ns 0.203ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length0\[0\] register register Device:inst\|inst2 Device:inst\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length0\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst\|inst2\" and destination register \"Device:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns + Longest register register " "Info: + Longest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst\|inst2 1 REG LCFF_X26_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 0.378 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.894 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 1.268 ns Device:inst\|inst2~0 4 COMB LCCOMB_X26_Y2_N16 1 " "Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.423 ns Device:inst\|inst2 5 REG LCFF_X26_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.46 % ) " "Info: Total cell delay = 0.533 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.890 ns ( 62.54 % ) " "Info: Total interconnect delay = 0.890 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length0\[0\] destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length0\[0\]\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns pause_length0\[0\] 1 CLK PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 1; CLK Node = 'pause_length0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.228 ns) 2.190 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N26 1 " "Info: 2: + IC(1.152 ns) + CELL(0.228 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { pause_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 2.446 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.446 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.400 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.709 ns ( 50.26 % ) " "Info: Total cell delay = 1.709 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.691 ns ( 49.74 % ) " "Info: Total interconnect delay = 1.691 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { pause_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { pause_length0[0] {} pause_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.152ns 0.203ns 0.336ns } { 0.000ns 0.810ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length0\[0\] source 3.400 ns - Longest register " "Info: - Longest clock path from clock \"pause_length0\[0\]\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns pause_length0\[0\] 1 CLK PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 1; CLK Node = 'pause_length0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.228 ns) 2.190 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N26 1 " "Info: 2: + IC(1.152 ns) + CELL(0.228 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { pause_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 2.446 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.446 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.400 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.709 ns ( 50.26 % ) " "Info: Total cell delay = 1.709 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.691 ns ( 49.74 % ) " "Info: Total interconnect delay = 1.691 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { pause_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { pause_length0[0] {} pause_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.152ns 0.203ns 0.336ns } { 0.000ns 0.810ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { pause_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { pause_length0[0] {} pause_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.152ns 0.203ns 0.336ns } { 0.000ns 0.810ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { pause_length0[0] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { pause_length0[0] {} pause_length0[0]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.152ns 0.203ns 0.336ns } { 0.000ns 0.810ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length0\[2\] register register Device:inst\|inst2 Device:inst\|inst2 500.0 MHz Internal " "Info: Clock \"request_length0\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst\|inst2\" and destination register \"Device:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns + Longest register register " "Info: + Longest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst\|inst2 1 REG LCFF_X26_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 0.378 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.894 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 1.268 ns Device:inst\|inst2~0 4 COMB LCCOMB_X26_Y2_N16 1 " "Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.423 ns Device:inst\|inst2 5 REG LCFF_X26_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.46 % ) " "Info: Total cell delay = 0.533 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.890 ns ( 62.54 % ) " "Info: Total interconnect delay = 0.890 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length0\[2\] destination 3.277 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length0\[2\]\" to destination register is 3.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns request_length0\[2\] 1 CLK PIN_AB8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 1; CLK Node = 'request_length0\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.225 ns) 1.960 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N28 1 " "Info: 2: + IC(0.878 ns) + CELL(0.225 ns) = 1.960 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { request_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 2.323 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.323 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.277 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.277 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 56.58 % ) " "Info: Total cell delay = 1.854 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.423 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { request_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { request_length0[2] {} request_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.209ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length0\[2\] source 3.277 ns - Longest register " "Info: - Longest clock path from clock \"request_length0\[2\]\" to source register is 3.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns request_length0\[2\] 1 CLK PIN_AB8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 1; CLK Node = 'request_length0\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.225 ns) 1.960 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N28 1 " "Info: 2: + IC(0.878 ns) + CELL(0.225 ns) = 1.960 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { request_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 2.323 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.323 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.277 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.277 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 56.58 % ) " "Info: Total cell delay = 1.854 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.423 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { request_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { request_length0[2] {} request_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.209ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { request_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { request_length0[2] {} request_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.209ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { request_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { request_length0[2] {} request_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.209ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length0\[2\] register register Device:inst\|inst2 Device:inst\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length0\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst\|inst2\" and destination register \"Device:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns + Longest register register " "Info: + Longest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst\|inst2 1 REG LCFF_X26_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 0.378 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.894 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 1.268 ns Device:inst\|inst2~0 4 COMB LCCOMB_X26_Y2_N16 1 " "Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.423 ns Device:inst\|inst2 5 REG LCFF_X26_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.46 % ) " "Info: Total cell delay = 0.533 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.890 ns ( 62.54 % ) " "Info: Total interconnect delay = 0.890 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length0\[2\] destination 3.252 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length0\[2\]\" to destination register is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pause_length0\[2\] 1 CLK PIN_W9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; CLK Node = 'pause_length0\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 1.935 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N28 1 " "Info: 2: + IC(0.908 ns) + CELL(0.228 ns) = 1.935 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { pause_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 2.298 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.298 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.252 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.252 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 55.32 % ) " "Info: Total cell delay = 1.799 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.453 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { pause_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { pause_length0[2] {} pause_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.908ns 0.209ns 0.336ns } { 0.000ns 0.799ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length0\[2\] source 3.252 ns - Longest register " "Info: - Longest clock path from clock \"pause_length0\[2\]\" to source register is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pause_length0\[2\] 1 CLK PIN_W9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; CLK Node = 'pause_length0\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 1.935 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N28 1 " "Info: 2: + IC(0.908 ns) + CELL(0.228 ns) = 1.935 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { pause_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 2.298 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.298 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.252 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.252 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 55.32 % ) " "Info: Total cell delay = 1.799 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.453 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { pause_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { pause_length0[2] {} pause_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.908ns 0.209ns 0.336ns } { 0.000ns 0.799ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { pause_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { pause_length0[2] {} pause_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.908ns 0.209ns 0.336ns } { 0.000ns 0.799ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { pause_length0[2] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { pause_length0[2] {} pause_length0[2]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 0.908ns 0.209ns 0.336ns } { 0.000ns 0.799ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length0\[1\] register register Device:inst\|inst2 Device:inst\|inst2 500.0 MHz Internal " "Info: Clock \"request_length0\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst\|inst2\" and destination register \"Device:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns + Longest register register " "Info: + Longest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst\|inst2 1 REG LCFF_X26_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 0.378 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.894 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 1.268 ns Device:inst\|inst2~0 4 COMB LCCOMB_X26_Y2_N16 1 " "Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.423 ns Device:inst\|inst2 5 REG LCFF_X26_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.46 % ) " "Info: Total cell delay = 0.533 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.890 ns ( 62.54 % ) " "Info: Total interconnect delay = 0.890 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length0\[1\] destination 3.609 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length0\[1\]\" to destination register is 3.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns request_length0\[1\] 1 CLK PIN_R7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'request_length0\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.225 ns) 2.139 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(1.134 ns) + CELL(0.225 ns) = 2.139 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { request_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.655 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.655 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.609 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.609 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 52.51 % ) " "Info: Total cell delay = 1.895 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 47.49 % ) " "Info: Total interconnect delay = 1.714 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { request_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { request_length0[1] {} request_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.134ns 0.244ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length0\[1\] source 3.609 ns - Longest register " "Info: - Longest clock path from clock \"request_length0\[1\]\" to source register is 3.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns request_length0\[1\] 1 CLK PIN_R7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'request_length0\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 152 168 782 "request_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.225 ns) 2.139 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(1.134 ns) + CELL(0.225 ns) = 2.139 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { request_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.655 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.655 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.609 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.609 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 52.51 % ) " "Info: Total cell delay = 1.895 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 47.49 % ) " "Info: Total interconnect delay = 1.714 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { request_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { request_length0[1] {} request_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.134ns 0.244ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { request_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { request_length0[1] {} request_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.134ns 0.244ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { request_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { request_length0[1] {} request_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.134ns 0.244ns 0.336ns } { 0.000ns 0.780ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length0\[1\] register register Device:inst\|inst2 Device:inst\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length0\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst\|inst2\" and destination register \"Device:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns + Longest register register " "Info: + Longest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst\|inst2 1 REG LCFF_X26_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 0.378 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.894 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 1.268 ns Device:inst\|inst2~0 4 COMB LCCOMB_X26_Y2_N16 1 " "Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.423 ns Device:inst\|inst2 5 REG LCFF_X26_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.46 % ) " "Info: Total cell delay = 0.533 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.890 ns ( 62.54 % ) " "Info: Total interconnect delay = 0.890 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length0\[1\] destination 3.675 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length0\[1\]\" to destination register is 3.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length0\[1\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'pause_length0\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.228 ns) 2.205 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 2.205 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { pause_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.721 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.721 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.675 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.675 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 53.01 % ) " "Info: Total cell delay = 1.948 ns ( 53.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.727 ns ( 46.99 % ) " "Info: Total interconnect delay = 1.727 ns ( 46.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { pause_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.675 ns" { pause_length0[1] {} pause_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.147ns 0.244ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length0\[1\] source 3.675 ns - Longest register " "Info: - Longest clock path from clock \"pause_length0\[1\]\" to source register is 3.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length0\[1\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'pause_length0\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 128 144 776 "pause_length0\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.228 ns) 2.205 ns Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 2.205 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { pause_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.721 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.721 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.675 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.675 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 53.01 % ) " "Info: Total cell delay = 1.948 ns ( 53.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.727 ns ( 46.99 % ) " "Info: Total interconnect delay = 1.727 ns ( 46.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { pause_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.675 ns" { pause_length0[1] {} pause_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.147ns 0.244ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { pause_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.675 ns" { pause_length0[1] {} pause_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.147ns 0.244ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Device:inst|inst2 Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { Device:inst|inst2 {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.325ns 0.244ns 0.321ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { pause_length0[1] Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.675 ns" { pause_length0[1] {} pause_length0[1]~combout {} Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.147ns 0.244ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length1\[1\] register register Device:inst6\|inst2 Device:inst6\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length1\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst6\|inst2\" and destination register \"Device:inst6\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 0.296 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 0.804 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.084 ns Device:inst6\|inst2~0 4 COMB LCCOMB_X35_Y2_N4 1 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.239 ns Device:inst6\|inst2 5 REG LCFF_X35_Y2_N5 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 43.02 % ) " "Info: Total cell delay = 0.533 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 56.98 % ) " "Info: Total interconnect delay = 0.706 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length1\[1\] destination 3.164 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length1\[1\]\" to destination register is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns pause_length1\[1\] 1 CLK PIN_R4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'pause_length1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.154 ns) 2.047 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N20 1 " "Info: 2: + IC(1.083 ns) + CELL(0.154 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { pause_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 2.301 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.301 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.164 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.164 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 51.68 % ) " "Info: Total cell delay = 1.635 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.529 ns ( 48.32 % ) " "Info: Total interconnect delay = 1.529 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { pause_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { pause_length1[1] {} pause_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.083ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.154ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length1\[1\] source 3.164 ns - Longest register " "Info: - Longest clock path from clock \"pause_length1\[1\]\" to source register is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns pause_length1\[1\] 1 CLK PIN_R4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'pause_length1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.154 ns) 2.047 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N20 1 " "Info: 2: + IC(1.083 ns) + CELL(0.154 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { pause_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 2.301 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.301 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.164 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.164 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 51.68 % ) " "Info: Total cell delay = 1.635 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.529 ns ( 48.32 % ) " "Info: Total interconnect delay = 1.529 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { pause_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { pause_length1[1] {} pause_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.083ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.154ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { pause_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { pause_length1[1] {} pause_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.083ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.154ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { pause_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { pause_length1[1] {} pause_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.083ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.154ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst6|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length1\[1\] register register Device:inst6\|inst2 Device:inst6\|inst2 500.0 MHz Internal " "Info: Clock \"request_length1\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst6\|inst2\" and destination register \"Device:inst6\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 0.296 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 0.804 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.084 ns Device:inst6\|inst2~0 4 COMB LCCOMB_X35_Y2_N4 1 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.239 ns Device:inst6\|inst2 5 REG LCFF_X35_Y2_N5 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 43.02 % ) " "Info: Total cell delay = 0.533 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 56.98 % ) " "Info: Total interconnect delay = 0.706 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length1\[1\] destination 3.209 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length1\[1\]\" to destination register is 3.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns request_length1\[1\] 1 CLK PIN_U5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 1; CLK Node = 'request_length1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.272 ns) 2.092 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N20 1 " "Info: 2: + IC(1.010 ns) + CELL(0.272 ns) = 2.092 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { request_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 2.346 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.209 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.209 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.753 ns ( 54.63 % ) " "Info: Total cell delay = 1.753 ns ( 54.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.456 ns ( 45.37 % ) " "Info: Total interconnect delay = 1.456 ns ( 45.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { request_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { request_length1[1] {} request_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.010ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length1\[1\] source 3.209 ns - Longest register " "Info: - Longest clock path from clock \"request_length1\[1\]\" to source register is 3.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns request_length1\[1\] 1 CLK PIN_U5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 1; CLK Node = 'request_length1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.272 ns) 2.092 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N20 1 " "Info: 2: + IC(1.010 ns) + CELL(0.272 ns) = 2.092 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { request_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 2.346 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.209 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.209 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.753 ns ( 54.63 % ) " "Info: Total cell delay = 1.753 ns ( 54.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.456 ns ( 45.37 % ) " "Info: Total interconnect delay = 1.456 ns ( 45.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { request_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { request_length1[1] {} request_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.010ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { request_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { request_length1[1] {} request_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.010ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { request_length1[1] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { request_length1[1] {} request_length1[1]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.010ns 0.201ns 0.245ns } { 0.000ns 0.810ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst6|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length1\[2\] register register Device:inst6\|inst2 Device:inst6\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length1\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst6\|inst2\" and destination register \"Device:inst6\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 0.296 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 0.804 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.084 ns Device:inst6\|inst2~0 4 COMB LCCOMB_X35_Y2_N4 1 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.239 ns Device:inst6\|inst2 5 REG LCFF_X35_Y2_N5 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 43.02 % ) " "Info: Total cell delay = 0.533 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 56.98 % ) " "Info: Total interconnect delay = 0.706 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length1\[2\] destination 3.237 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length1\[2\]\" to destination register is 3.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length1\[2\] 1 CLK PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'pause_length1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.154 ns) 2.014 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N18 1 " "Info: 2: + IC(1.030 ns) + CELL(0.154 ns) = 2.014 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { pause_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.374 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.374 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.237 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.237 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.25 % ) " "Info: Total cell delay = 1.756 ns ( 54.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 45.75 % ) " "Info: Total interconnect delay = 1.481 ns ( 45.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { pause_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.237 ns" { pause_length1[2] {} pause_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.030ns 0.206ns 0.245ns } { 0.000ns 0.830ns 0.154ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length1\[2\] source 3.237 ns - Longest register " "Info: - Longest clock path from clock \"pause_length1\[2\]\" to source register is 3.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length1\[2\] 1 CLK PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'pause_length1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.154 ns) 2.014 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N18 1 " "Info: 2: + IC(1.030 ns) + CELL(0.154 ns) = 2.014 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { pause_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.374 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.374 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.237 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.237 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.25 % ) " "Info: Total cell delay = 1.756 ns ( 54.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 45.75 % ) " "Info: Total interconnect delay = 1.481 ns ( 45.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { pause_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.237 ns" { pause_length1[2] {} pause_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.030ns 0.206ns 0.245ns } { 0.000ns 0.830ns 0.154ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { pause_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.237 ns" { pause_length1[2] {} pause_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.030ns 0.206ns 0.245ns } { 0.000ns 0.830ns 0.154ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { pause_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.237 ns" { pause_length1[2] {} pause_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.030ns 0.206ns 0.245ns } { 0.000ns 0.830ns 0.154ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst6|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length1\[2\] register register Device:inst6\|inst2 Device:inst6\|inst2 500.0 MHz Internal " "Info: Clock \"request_length1\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst6\|inst2\" and destination register \"Device:inst6\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 0.296 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 0.804 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.084 ns Device:inst6\|inst2~0 4 COMB LCCOMB_X35_Y2_N4 1 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.239 ns Device:inst6\|inst2 5 REG LCFF_X35_Y2_N5 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 43.02 % ) " "Info: Total cell delay = 0.533 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 56.98 % ) " "Info: Total interconnect delay = 0.706 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length1\[2\] destination 3.347 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length1\[2\]\" to destination register is 3.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns request_length1\[2\] 1 CLK PIN_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y1; Fanout = 1; CLK Node = 'request_length1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.272 ns) 2.124 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N18 1 " "Info: 2: + IC(1.012 ns) + CELL(0.272 ns) = 2.124 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { request_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.484 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.484 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.347 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.347 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.884 ns ( 56.29 % ) " "Info: Total cell delay = 1.884 ns ( 56.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.463 ns ( 43.71 % ) " "Info: Total interconnect delay = 1.463 ns ( 43.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { request_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { request_length1[2] {} request_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.012ns 0.206ns 0.245ns } { 0.000ns 0.840ns 0.272ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length1\[2\] source 3.347 ns - Longest register " "Info: - Longest clock path from clock \"request_length1\[2\]\" to source register is 3.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns request_length1\[2\] 1 CLK PIN_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y1; Fanout = 1; CLK Node = 'request_length1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.272 ns) 2.124 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N18 1 " "Info: 2: + IC(1.012 ns) + CELL(0.272 ns) = 2.124 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { request_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.484 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.484 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.347 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.347 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.884 ns ( 56.29 % ) " "Info: Total cell delay = 1.884 ns ( 56.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.463 ns ( 43.71 % ) " "Info: Total interconnect delay = 1.463 ns ( 43.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { request_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { request_length1[2] {} request_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.012ns 0.206ns 0.245ns } { 0.000ns 0.840ns 0.272ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { request_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { request_length1[2] {} request_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.012ns 0.206ns 0.245ns } { 0.000ns 0.840ns 0.272ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { request_length1[2] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { request_length1[2] {} request_length1[2]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.012ns 0.206ns 0.245ns } { 0.000ns 0.840ns 0.272ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst6|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length1\[0\] register register Device:inst6\|inst2 Device:inst6\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length1\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst6\|inst2\" and destination register \"Device:inst6\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 0.296 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 0.804 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.084 ns Device:inst6\|inst2~0 4 COMB LCCOMB_X35_Y2_N4 1 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.239 ns Device:inst6\|inst2 5 REG LCFF_X35_Y2_N5 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 43.02 % ) " "Info: Total cell delay = 0.533 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 56.98 % ) " "Info: Total interconnect delay = 0.706 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length1\[0\] destination 3.177 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length1\[0\]\" to destination register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns pause_length1\[0\] 1 CLK PIN_U8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 1; CLK Node = 'pause_length1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.154 ns) 1.806 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.835 ns) + CELL(0.154 ns) = 1.806 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { pause_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 2.314 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.314 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.177 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.177 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 58.58 % ) " "Info: Total cell delay = 1.861 ns ( 58.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 41.42 % ) " "Info: Total interconnect delay = 1.316 ns ( 41.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { pause_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { pause_length1[0] {} pause_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.835ns 0.236ns 0.245ns } { 0.000ns 0.817ns 0.154ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length1\[0\] source 3.177 ns - Longest register " "Info: - Longest clock path from clock \"pause_length1\[0\]\" to source register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns pause_length1\[0\] 1 CLK PIN_U8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 1; CLK Node = 'pause_length1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 464 480 776 "pause_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.154 ns) 1.806 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.835 ns) + CELL(0.154 ns) = 1.806 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { pause_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 2.314 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.314 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.177 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.177 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 58.58 % ) " "Info: Total cell delay = 1.861 ns ( 58.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 41.42 % ) " "Info: Total interconnect delay = 1.316 ns ( 41.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { pause_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { pause_length1[0] {} pause_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.835ns 0.236ns 0.245ns } { 0.000ns 0.817ns 0.154ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { pause_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { pause_length1[0] {} pause_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.835ns 0.236ns 0.245ns } { 0.000ns 0.817ns 0.154ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { pause_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { pause_length1[0] {} pause_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.835ns 0.236ns 0.245ns } { 0.000ns 0.817ns 0.154ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst6|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length1\[0\] register register Device:inst6\|inst2 Device:inst6\|inst2 500.0 MHz Internal " "Info: Clock \"request_length1\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst6\|inst2\" and destination register \"Device:inst6\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 0.296 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 0.804 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.084 ns Device:inst6\|inst2~0 4 COMB LCCOMB_X35_Y2_N4 1 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.239 ns Device:inst6\|inst2 5 REG LCFF_X35_Y2_N5 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 43.02 % ) " "Info: Total cell delay = 0.533 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 56.98 % ) " "Info: Total interconnect delay = 0.706 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length1\[0\] destination 3.320 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length1\[0\]\" to destination register is 3.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns request_length1\[0\] 1 CLK PIN_T8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 1; CLK Node = 'request_length1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.272 ns) 1.949 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.870 ns) + CELL(0.272 ns) = 1.949 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { request_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 2.457 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.457 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.320 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.320 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.969 ns ( 59.31 % ) " "Info: Total cell delay = 1.969 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.351 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.320 ns" { request_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.320 ns" { request_length1[0] {} request_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.870ns 0.236ns 0.245ns } { 0.000ns 0.807ns 0.272ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length1\[0\] source 3.320 ns - Longest register " "Info: - Longest clock path from clock \"request_length1\[0\]\" to source register is 3.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns request_length1\[0\] 1 CLK PIN_T8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 1; CLK Node = 'request_length1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 488 504 782 "request_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.272 ns) 1.949 ns Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y2_N24 1 " "Info: 2: + IC(0.870 ns) + CELL(0.272 ns) = 1.949 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { request_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 2.457 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.457 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 3.320 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.320 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.969 ns ( 59.31 % ) " "Info: Total cell delay = 1.969 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.351 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.320 ns" { request_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.320 ns" { request_length1[0] {} request_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.870ns 0.236ns 0.245ns } { 0.000ns 0.807ns 0.272ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.320 ns" { request_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.320 ns" { request_length1[0] {} request_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.870ns 0.236ns 0.245ns } { 0.000ns 0.807ns 0.272ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Device:inst6|inst2 Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2~0 Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Device:inst6|inst2 {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2~0 {} Device:inst6|inst2 {} } { 0.000ns 0.243ns 0.236ns 0.227ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.320 ns" { request_length1[0] Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.320 ns" { request_length1[0] {} request_length1[0]~combout {} Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 0.870ns 0.236ns 0.245ns } { 0.000ns 0.807ns 0.272ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst6|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length3\[2\] register register Device:inst8\|inst2 Device:inst8\|inst2 500.0 MHz Internal " "Info: Clock \"request_length3\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst8\|inst2\" and destination register \"Device:inst8\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.412 ns + Longest register register " "Info: + Longest register to register delay is 1.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst8\|inst2 1 REG LCFF_X29_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 0.373 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 0.884 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.257 ns Device:inst8\|inst2~0 4 COMB LCCOMB_X29_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.412 ns Device:inst8\|inst2 5 REG LCFF_X29_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.75 % ) " "Info: Total cell delay = 0.533 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 62.25 % ) " "Info: Total interconnect delay = 0.879 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length3\[2\] destination 3.156 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length3\[2\]\" to destination register is 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns request_length3\[2\] 1 CLK PIN_AA6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 1; CLK Node = 'request_length3\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.225 ns) 1.945 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N26 1 " "Info: 2: + IC(0.863 ns) + CELL(0.225 ns) = 1.945 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { request_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 2.202 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.202 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.156 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.156 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.753 ns ( 55.54 % ) " "Info: Total cell delay = 1.753 ns ( 55.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 44.46 % ) " "Info: Total interconnect delay = 1.403 ns ( 44.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { request_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { request_length3[2] {} request_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.863ns 0.204ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length3\[2\] source 3.156 ns - Longest register " "Info: - Longest clock path from clock \"request_length3\[2\]\" to source register is 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns request_length3\[2\] 1 CLK PIN_AA6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 1; CLK Node = 'request_length3\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.225 ns) 1.945 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N26 1 " "Info: 2: + IC(0.863 ns) + CELL(0.225 ns) = 1.945 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { request_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 2.202 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.202 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.156 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.156 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.753 ns ( 55.54 % ) " "Info: Total cell delay = 1.753 ns ( 55.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 44.46 % ) " "Info: Total interconnect delay = 1.403 ns ( 44.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { request_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { request_length3[2] {} request_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.863ns 0.204ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { request_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { request_length3[2] {} request_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.863ns 0.204ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { request_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { request_length3[2] {} request_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.863ns 0.204ns 0.336ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst8|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length3\[2\] register register Device:inst8\|inst2 Device:inst8\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length3\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst8\|inst2\" and destination register \"Device:inst8\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.412 ns + Longest register register " "Info: + Longest register to register delay is 1.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst8\|inst2 1 REG LCFF_X29_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 0.373 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 0.884 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.257 ns Device:inst8\|inst2~0 4 COMB LCCOMB_X29_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.412 ns Device:inst8\|inst2 5 REG LCFF_X29_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.75 % ) " "Info: Total cell delay = 0.533 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 62.25 % ) " "Info: Total interconnect delay = 0.879 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length3\[2\] destination 3.356 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length3\[2\]\" to destination register is 3.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length3\[2\] 1 CLK PIN_W1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 1; CLK Node = 'pause_length3\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.228 ns) 2.145 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N26 1 " "Info: 2: + IC(1.087 ns) + CELL(0.228 ns) = 2.145 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pause_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 2.402 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.402 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.356 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.356 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.729 ns ( 51.52 % ) " "Info: Total cell delay = 1.729 ns ( 51.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 48.48 % ) " "Info: Total interconnect delay = 1.627 ns ( 48.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { pause_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { pause_length3[2] {} pause_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.087ns 0.204ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length3\[2\] source 3.356 ns - Longest register " "Info: - Longest clock path from clock \"pause_length3\[2\]\" to source register is 3.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length3\[2\] 1 CLK PIN_W1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 1; CLK Node = 'pause_length3\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.228 ns) 2.145 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N26 1 " "Info: 2: + IC(1.087 ns) + CELL(0.228 ns) = 2.145 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pause_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 2.402 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.402 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.356 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.356 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.729 ns ( 51.52 % ) " "Info: Total cell delay = 1.729 ns ( 51.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 48.48 % ) " "Info: Total interconnect delay = 1.627 ns ( 48.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { pause_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { pause_length3[2] {} pause_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.087ns 0.204ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { pause_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { pause_length3[2] {} pause_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.087ns 0.204ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { pause_length3[2] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { pause_length3[2] {} pause_length3[2]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.087ns 0.204ns 0.336ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst8|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length3\[0\] register register Device:inst8\|inst2 Device:inst8\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length3\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst8\|inst2\" and destination register \"Device:inst8\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.412 ns + Longest register register " "Info: + Longest register to register delay is 1.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst8\|inst2 1 REG LCFF_X29_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 0.373 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 0.884 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.257 ns Device:inst8\|inst2~0 4 COMB LCCOMB_X29_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.412 ns Device:inst8\|inst2 5 REG LCFF_X29_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.75 % ) " "Info: Total cell delay = 0.533 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 62.25 % ) " "Info: Total interconnect delay = 0.879 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length3\[0\] destination 3.357 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length3\[0\]\" to destination register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length3\[0\] 1 CLK PIN_W2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W2; Fanout = 1; CLK Node = 'pause_length3\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.225 ns) 2.044 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N12 1 " "Info: 2: + IC(0.989 ns) + CELL(0.225 ns) = 2.044 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { pause_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.154 ns) 2.403 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.403 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.357 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.357 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.827 ns ( 54.42 % ) " "Info: Total cell delay = 1.827 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.530 ns ( 45.58 % ) " "Info: Total interconnect delay = 1.530 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_length3[0] {} pause_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.989ns 0.205ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length3\[0\] source 3.357 ns - Longest register " "Info: - Longest clock path from clock \"pause_length3\[0\]\" to source register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length3\[0\] 1 CLK PIN_W2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W2; Fanout = 1; CLK Node = 'pause_length3\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.225 ns) 2.044 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N12 1 " "Info: 2: + IC(0.989 ns) + CELL(0.225 ns) = 2.044 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { pause_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.154 ns) 2.403 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.403 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.357 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.357 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.827 ns ( 54.42 % ) " "Info: Total cell delay = 1.827 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.530 ns ( 45.58 % ) " "Info: Total interconnect delay = 1.530 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_length3[0] {} pause_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.989ns 0.205ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_length3[0] {} pause_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.989ns 0.205ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_length3[0] {} pause_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 0.989ns 0.205ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst8|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length3\[0\] register register Device:inst8\|inst2 Device:inst8\|inst2 500.0 MHz Internal " "Info: Clock \"request_length3\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst8\|inst2\" and destination register \"Device:inst8\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.412 ns + Longest register register " "Info: + Longest register to register delay is 1.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst8\|inst2 1 REG LCFF_X29_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 0.373 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 0.884 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.257 ns Device:inst8\|inst2~0 4 COMB LCCOMB_X29_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.412 ns Device:inst8\|inst2 5 REG LCFF_X29_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.75 % ) " "Info: Total cell delay = 0.533 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 62.25 % ) " "Info: Total interconnect delay = 0.879 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length3\[0\] destination 3.440 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length3\[0\]\" to destination register is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns request_length3\[0\] 1 CLK PIN_V4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 1; CLK Node = 'request_length3\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.228 ns) 2.127 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N12 1 " "Info: 2: + IC(1.079 ns) + CELL(0.228 ns) = 2.127 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { request_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.154 ns) 2.486 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.486 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.440 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.440 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 52.91 % ) " "Info: Total cell delay = 1.820 ns ( 52.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 47.09 % ) " "Info: Total interconnect delay = 1.620 ns ( 47.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { request_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { request_length3[0] {} request_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.079ns 0.205ns 0.336ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length3\[0\] source 3.440 ns - Longest register " "Info: - Longest clock path from clock \"request_length3\[0\]\" to source register is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns request_length3\[0\] 1 CLK PIN_V4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 1; CLK Node = 'request_length3\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.228 ns) 2.127 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N12 1 " "Info: 2: + IC(1.079 ns) + CELL(0.228 ns) = 2.127 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { request_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.154 ns) 2.486 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.486 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.440 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.440 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 52.91 % ) " "Info: Total cell delay = 1.820 ns ( 52.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 47.09 % ) " "Info: Total interconnect delay = 1.620 ns ( 47.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { request_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { request_length3[0] {} request_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.079ns 0.205ns 0.336ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { request_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { request_length3[0] {} request_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.079ns 0.205ns 0.336ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { request_length3[0] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { request_length3[0] {} request_length3[0]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.079ns 0.205ns 0.336ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst8|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length3\[1\] register register Device:inst8\|inst2 Device:inst8\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length3\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst8\|inst2\" and destination register \"Device:inst8\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.412 ns + Longest register register " "Info: + Longest register to register delay is 1.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst8\|inst2 1 REG LCFF_X29_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 0.373 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 0.884 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.257 ns Device:inst8\|inst2~0 4 COMB LCCOMB_X29_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.412 ns Device:inst8\|inst2 5 REG LCFF_X29_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.75 % ) " "Info: Total cell delay = 0.533 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 62.25 % ) " "Info: Total interconnect delay = 0.879 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length3\[1\] destination 3.563 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length3\[1\]\" to destination register is 3.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length3\[1\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'pause_length3\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.225 ns) 2.098 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(1.043 ns) + CELL(0.225 ns) = 2.098 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { pause_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 2.609 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.609 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.563 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.563 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 54.59 % ) " "Info: Total cell delay = 1.945 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 45.41 % ) " "Info: Total interconnect delay = 1.618 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { pause_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { pause_length3[1] {} pause_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.043ns 0.239ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length3\[1\] source 3.563 ns - Longest register " "Info: - Longest clock path from clock \"pause_length3\[1\]\" to source register is 3.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pause_length3\[1\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'pause_length3\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1136 1152 776 "pause_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.225 ns) 2.098 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(1.043 ns) + CELL(0.225 ns) = 2.098 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { pause_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 2.609 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.609 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 3.563 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.563 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 54.59 % ) " "Info: Total cell delay = 1.945 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 45.41 % ) " "Info: Total interconnect delay = 1.618 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { pause_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { pause_length3[1] {} pause_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.043ns 0.239ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { pause_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { pause_length3[1] {} pause_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.043ns 0.239ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { pause_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { pause_length3[1] {} pause_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.043ns 0.239ns 0.336ns } { 0.000ns 0.830ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst8|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length3\[1\] register register Device:inst8\|inst2 Device:inst8\|inst2 500.0 MHz Internal " "Info: Clock \"request_length3\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst8\|inst2\" and destination register \"Device:inst8\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.412 ns + Longest register register " "Info: + Longest register to register delay is 1.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst8\|inst2 1 REG LCFF_X29_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 0.373 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 0.884 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.257 ns Device:inst8\|inst2~0 4 COMB LCCOMB_X29_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.412 ns Device:inst8\|inst2 5 REG LCFF_X29_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.75 % ) " "Info: Total cell delay = 0.533 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 62.25 % ) " "Info: Total interconnect delay = 0.879 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length3\[1\] destination 4.213 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length3\[1\]\" to destination register is 4.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns request_length3\[1\] 1 CLK PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 1; CLK Node = 'request_length3\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.228 ns) 2.748 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(1.663 ns) + CELL(0.228 ns) = 2.748 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 3.259 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 3.259 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 4.213 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 4.213 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.975 ns ( 46.88 % ) " "Info: Total cell delay = 1.975 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.238 ns ( 53.12 % ) " "Info: Total interconnect delay = 2.238 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { request_length3[1] {} request_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.663ns 0.239ns 0.336ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length3\[1\] source 4.213 ns - Longest register " "Info: - Longest clock path from clock \"request_length3\[1\]\" to source register is 4.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns request_length3\[1\] 1 CLK PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 1; CLK Node = 'request_length3\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.228 ns) 2.748 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(1.663 ns) + CELL(0.228 ns) = 2.748 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 3.259 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 3.259 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 4.213 ns Device:inst8\|inst2 4 REG LCFF_X29_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 4.213 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.975 ns ( 46.88 % ) " "Info: Total cell delay = 1.975 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.238 ns ( 53.12 % ) " "Info: Total interconnect delay = 2.238 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { request_length3[1] {} request_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.663ns 0.239ns 0.336ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { request_length3[1] {} request_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.663ns 0.239ns 0.336ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Device:inst8|inst2 Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2~0 Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { Device:inst8|inst2 {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2~0 {} Device:inst8|inst2 {} } { 0.000ns 0.320ns 0.239ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { request_length3[1] {} request_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|inst2 {} } { 0.000ns 0.000ns 1.663ns 0.239ns 0.336ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst8|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst8|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length2\[0\] register register Device:inst7\|inst2 Device:inst7\|inst2 500.0 MHz Internal " "Info: Clock \"request_length2\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst7\|inst2\" and destination register \"Device:inst7\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register register " "Info: + Longest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst7\|inst2 1 REG LCFF_X31_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.892 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 1.255 ns Device:inst7\|inst2~0 4 COMB LCCOMB_X31_Y2_N16 1 " "Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.410 ns Device:inst7\|inst2 5 REG LCFF_X31_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.80 % ) " "Info: Total cell delay = 0.533 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 62.20 % ) " "Info: Total interconnect delay = 0.877 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length2\[0\] destination 3.117 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length2\[0\]\" to destination register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns request_length2\[0\] 1 CLK PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; CLK Node = 'request_length2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.225 ns) 1.914 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N0 1 " "Info: 2: + IC(0.872 ns) + CELL(0.225 ns) = 1.914 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.172 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.117 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.713 ns ( 54.96 % ) " "Info: Total cell delay = 1.713 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.404 ns ( 45.04 % ) " "Info: Total interconnect delay = 1.404 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { request_length2[0] {} request_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.872ns 0.205ns 0.327ns } { 0.000ns 0.817ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length2\[0\] source 3.117 ns - Longest register " "Info: - Longest clock path from clock \"request_length2\[0\]\" to source register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns request_length2\[0\] 1 CLK PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; CLK Node = 'request_length2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.225 ns) 1.914 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N0 1 " "Info: 2: + IC(0.872 ns) + CELL(0.225 ns) = 1.914 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.172 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.117 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.713 ns ( 54.96 % ) " "Info: Total cell delay = 1.713 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.404 ns ( 45.04 % ) " "Info: Total interconnect delay = 1.404 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { request_length2[0] {} request_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.872ns 0.205ns 0.327ns } { 0.000ns 0.817ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { request_length2[0] {} request_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.872ns 0.205ns 0.327ns } { 0.000ns 0.817ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { request_length2[0] {} request_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.872ns 0.205ns 0.327ns } { 0.000ns 0.817ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst7|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length2\[0\] register register Device:inst7\|inst2 Device:inst7\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length2\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst7\|inst2\" and destination register \"Device:inst7\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register register " "Info: + Longest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst7\|inst2 1 REG LCFF_X31_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.892 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 1.255 ns Device:inst7\|inst2~0 4 COMB LCCOMB_X31_Y2_N16 1 " "Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.410 ns Device:inst7\|inst2 5 REG LCFF_X31_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.80 % ) " "Info: Total cell delay = 0.533 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 62.20 % ) " "Info: Total interconnect delay = 0.877 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length2\[0\] destination 3.161 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length2\[0\]\" to destination register is 3.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns pause_length2\[0\] 1 CLK PIN_AB6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 1; CLK Node = 'pause_length2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.228 ns) 1.958 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N0 1 " "Info: 2: + IC(0.873 ns) + CELL(0.228 ns) = 1.958 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { pause_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.216 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.216 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.161 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.161 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.55 % ) " "Info: Total cell delay = 1.756 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.405 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.405 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { pause_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { pause_length2[0] {} pause_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.873ns 0.205ns 0.327ns } { 0.000ns 0.857ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length2\[0\] source 3.161 ns - Longest register " "Info: - Longest clock path from clock \"pause_length2\[0\]\" to source register is 3.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns pause_length2\[0\] 1 CLK PIN_AB6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 1; CLK Node = 'pause_length2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.228 ns) 1.958 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N0 1 " "Info: 2: + IC(0.873 ns) + CELL(0.228 ns) = 1.958 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { pause_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.216 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.216 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.161 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.161 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.55 % ) " "Info: Total cell delay = 1.756 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.405 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.405 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { pause_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { pause_length2[0] {} pause_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.873ns 0.205ns 0.327ns } { 0.000ns 0.857ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { pause_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { pause_length2[0] {} pause_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.873ns 0.205ns 0.327ns } { 0.000ns 0.857ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { pause_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { pause_length2[0] {} pause_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.873ns 0.205ns 0.327ns } { 0.000ns 0.857ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst7|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length2\[1\] register register Device:inst7\|inst2 Device:inst7\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length2\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst7\|inst2\" and destination register \"Device:inst7\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register register " "Info: + Longest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst7\|inst2 1 REG LCFF_X31_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.892 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 1.255 ns Device:inst7\|inst2~0 4 COMB LCCOMB_X31_Y2_N16 1 " "Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.410 ns Device:inst7\|inst2 5 REG LCFF_X31_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.80 % ) " "Info: Total cell delay = 0.533 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 62.20 % ) " "Info: Total interconnect delay = 0.877 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length2\[1\] destination 3.428 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length2\[1\]\" to destination register is 3.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns pause_length2\[1\] 1 CLK PIN_V3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 1; CLK Node = 'pause_length2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.225 ns) 2.123 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N8 1 " "Info: 2: + IC(1.078 ns) + CELL(0.225 ns) = 2.123 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pause_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.483 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.483 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.428 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.428 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 53.00 % ) " "Info: Total cell delay = 1.817 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.611 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.611 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { pause_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { pause_length2[1] {} pause_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.078ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length2\[1\] source 3.428 ns - Longest register " "Info: - Longest clock path from clock \"pause_length2\[1\]\" to source register is 3.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns pause_length2\[1\] 1 CLK PIN_V3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 1; CLK Node = 'pause_length2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.225 ns) 2.123 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N8 1 " "Info: 2: + IC(1.078 ns) + CELL(0.225 ns) = 2.123 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pause_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.483 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.483 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.428 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.428 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 53.00 % ) " "Info: Total cell delay = 1.817 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.611 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.611 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { pause_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { pause_length2[1] {} pause_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.078ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { pause_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { pause_length2[1] {} pause_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.078ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { pause_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { pause_length2[1] {} pause_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.078ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst7|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length2\[1\] register register Device:inst7\|inst2 Device:inst7\|inst2 500.0 MHz Internal " "Info: Clock \"request_length2\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst7\|inst2\" and destination register \"Device:inst7\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register register " "Info: + Longest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst7\|inst2 1 REG LCFF_X31_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.892 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 1.255 ns Device:inst7\|inst2~0 4 COMB LCCOMB_X31_Y2_N16 1 " "Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.410 ns Device:inst7\|inst2 5 REG LCFF_X31_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.80 % ) " "Info: Total cell delay = 0.533 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 62.20 % ) " "Info: Total interconnect delay = 0.877 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length2\[1\] destination 3.498 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length2\[1\]\" to destination register is 3.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns request_length2\[1\] 1 CLK PIN_W3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 1; CLK Node = 'request_length2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.228 ns) 2.193 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N8 1 " "Info: 2: + IC(1.145 ns) + CELL(0.228 ns) = 2.193 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { request_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.553 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.553 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.498 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.498 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 52.03 % ) " "Info: Total cell delay = 1.820 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 47.97 % ) " "Info: Total interconnect delay = 1.678 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { request_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { request_length2[1] {} request_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.145ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length2\[1\] source 3.498 ns - Longest register " "Info: - Longest clock path from clock \"request_length2\[1\]\" to source register is 3.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns request_length2\[1\] 1 CLK PIN_W3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 1; CLK Node = 'request_length2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.228 ns) 2.193 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N8 1 " "Info: 2: + IC(1.145 ns) + CELL(0.228 ns) = 2.193 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { request_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 2.553 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.553 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.498 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.498 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 52.03 % ) " "Info: Total cell delay = 1.820 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 47.97 % ) " "Info: Total interconnect delay = 1.678 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { request_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { request_length2[1] {} request_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.145ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { request_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { request_length2[1] {} request_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.145ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { request_length2[1] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { request_length2[1] {} request_length2[1]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.145ns 0.206ns 0.327ns } { 0.000ns 0.820ns 0.228ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst7|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_length2\[2\] register register Device:inst7\|inst2 Device:inst7\|inst2 500.0 MHz Internal " "Info: Clock \"pause_length2\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst7\|inst2\" and destination register \"Device:inst7\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register register " "Info: + Longest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst7\|inst2 1 REG LCFF_X31_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.892 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 1.255 ns Device:inst7\|inst2~0 4 COMB LCCOMB_X31_Y2_N16 1 " "Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.410 ns Device:inst7\|inst2 5 REG LCFF_X31_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.80 % ) " "Info: Total cell delay = 0.533 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 62.20 % ) " "Info: Total interconnect delay = 0.877 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length2\[2\] destination 3.613 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_length2\[2\]\" to destination register is 3.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns pause_length2\[2\] 1 CLK PIN_W4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'pause_length2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.225 ns) 2.152 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(1.107 ns) + CELL(0.225 ns) = 2.152 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { pause_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.668 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.668 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.613 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.613 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 53.56 % ) " "Info: Total cell delay = 1.935 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.678 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { pause_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.613 ns" { pause_length2[2] {} pause_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.107ns 0.244ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_length2\[2\] source 3.613 ns - Longest register " "Info: - Longest clock path from clock \"pause_length2\[2\]\" to source register is 3.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns pause_length2\[2\] 1 CLK PIN_W4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'pause_length2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 800 816 776 "pause_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.225 ns) 2.152 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(1.107 ns) + CELL(0.225 ns) = 2.152 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { pause_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.668 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.668 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.613 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.613 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 53.56 % ) " "Info: Total cell delay = 1.935 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.678 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { pause_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.613 ns" { pause_length2[2] {} pause_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.107ns 0.244ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { pause_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.613 ns" { pause_length2[2] {} pause_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.107ns 0.244ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { pause_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.613 ns" { pause_length2[2] {} pause_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.107ns 0.244ns 0.327ns } { 0.000ns 0.820ns 0.225ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst7|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "request_length2\[2\] register register Device:inst7\|inst2 Device:inst7\|inst2 500.0 MHz Internal " "Info: Clock \"request_length2\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"Device:inst7\|inst2\" and destination register \"Device:inst7\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register register " "Info: + Longest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst7\|inst2 1 REG LCFF_X31_Y2_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.892 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 1.255 ns Device:inst7\|inst2~0 4 COMB LCCOMB_X31_Y2_N16 1 " "Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.410 ns Device:inst7\|inst2 5 REG LCFF_X31_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 37.80 % ) " "Info: Total cell delay = 0.533 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 62.20 % ) " "Info: Total interconnect delay = 0.877 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length2\[2\] destination 3.363 ns + Shortest register " "Info: + Shortest clock path from clock \"request_length2\[2\]\" to destination register is 3.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns request_length2\[2\] 1 CLK PIN_T10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; CLK Node = 'request_length2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.228 ns) 1.902 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.867 ns) + CELL(0.228 ns) = 1.902 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { request_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.418 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.418 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.363 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.363 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 57.24 % ) " "Info: Total cell delay = 1.925 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.438 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { request_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { request_length2[2] {} request_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.867ns 0.244ns 0.327ns } { 0.000ns 0.807ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "request_length2\[2\] source 3.363 ns - Longest register " "Info: - Longest clock path from clock \"request_length2\[2\]\" to source register is 3.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns request_length2\[2\] 1 CLK PIN_T10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; CLK Node = 'request_length2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[2] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.228 ns) 1.902 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N2 1 " "Info: 2: + IC(0.867 ns) + CELL(0.228 ns) = 1.902 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { request_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 2.418 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.418 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 3.363 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.363 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 57.24 % ) " "Info: Total cell delay = 1.925 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.438 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { request_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { request_length2[2] {} request_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.867ns 0.244ns 0.327ns } { 0.000ns 0.807ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { request_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { request_length2[2] {} request_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.867ns 0.244ns 0.327ns } { 0.000ns 0.807ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Device:inst7|inst2 Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Device:inst7|inst2 {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.323ns 0.244ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { request_length2[2] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { request_length2[2] {} request_length2[2]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.867ns 0.244ns 0.327ns } { 0.000ns 0.807ns 0.228ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Device:inst7|inst2 {} } {  } {  } "" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] Device:inst\|inst2 clk 714 ps " "Info: Found hold time violation between source  pin or register \"Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]\" and destination pin or register \"Device:inst\|inst2\" for clock \"clk\" (Hold time is 714 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.696 ns + Largest " "Info: + Largest clock skew is 1.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.931 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.712 ns) 3.329 ns Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\] 2 REG LCFF_X27_Y2_N3 3 " "Info: 2: + IC(1.763 ns) + CELL(0.712 ns) = 3.329 ns; Loc. = LCFF_X27_Y2_N3; Fanout = 3; REG Node = 'Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.378 ns) 3.977 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X27_Y2_N8 6 " "Info: 3: + IC(0.270 ns) + CELL(0.378 ns) = 3.977 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.618 ns) 4.931 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 4.931 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 51.96 % ) " "Info: Total cell delay = 2.562 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.369 ns ( 48.04 % ) " "Info: Total interconnect delay = 2.369 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { clk {} clk~combout {} Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.763ns 0.270ns 0.336ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.235 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.618 ns) 3.235 ns Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y2_N5 2 " "Info: 2: + IC(1.763 ns) + CELL(0.618 ns) = 3.235 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 2; REG Node = 'Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 45.50 % ) " "Info: Total cell delay = 1.472 ns ( 45.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.763 ns ( 54.50 % ) " "Info: Total interconnect delay = 1.763 ns ( 54.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { clk {} clk~combout {} Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.763ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { clk {} clk~combout {} Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.763ns 0.270ns 0.336ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { clk {} clk~combout {} Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.763ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.037 ns - Shortest register register " "Info: - Shortest register to register delay is 1.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] 1 REG LCFF_X27_Y2_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 2; REG Node = 'Device:inst\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 0.508 ns Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X27_Y2_N8 6 " "Info: 2: + IC(0.236 ns) + CELL(0.272 ns) = 0.508 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 0.882 ns Device:inst\|inst2~0 3 COMB LCCOMB_X26_Y2_N16 1 " "Info: 3: + IC(0.321 ns) + CELL(0.053 ns) = 0.882 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.037 ns Device:inst\|inst2 4 REG LCFF_X26_Y2_N17 7 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.037 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 46.29 % ) " "Info: Total cell delay = 0.480 ns ( 46.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.557 ns ( 53.71 % ) " "Info: Total interconnect delay = 0.557 ns ( 53.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.037 ns" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.236ns 0.321ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { clk {} clk~combout {} Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2 {} } { 0.000ns 0.000ns 1.763ns 0.270ns 0.336ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { clk Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { clk {} clk~combout {} Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.763ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst|inst2~0 Device:inst|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.037 ns" { Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst|inst2~0 {} Device:inst|inst2 {} } { 0.000ns 0.236ns 0.321ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] request_length3\[1\] clk 1.382 ns register " "Info: tsu for register \"Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]\" (data pin = \"request_length3\[1\]\", clock pin = \"clk\") is 1.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.709 ns + Longest pin register " "Info: + Longest pin to register delay is 4.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns request_length3\[1\] 1 CLK PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 1; CLK Node = 'request_length3\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[1] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 1160 1176 782 "request_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.228 ns) 2.748 ns Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(1.663 ns) + CELL(0.228 ns) = 2.748 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 3.259 ns Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N4 6 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 3.259 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.228 ns) 3.747 ns Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|_~0 4 COMB LCCOMB_X30_Y2_N22 3 " "Info: 4: + IC(0.260 ns) + CELL(0.228 ns) = 3.747 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 3; COMB Node = 'Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.746 ns) 4.709 ns Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] 5 REG LCFF_X30_Y2_N17 3 " "Info: 5: + IC(0.216 ns) + CELL(0.746 ns) = 4.709 ns; Loc. = LCFF_X30_Y2_N17; Fanout = 3; REG Node = 'Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0 Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 49.50 % ) " "Info: Total cell delay = 2.331 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.378 ns ( 50.50 % ) " "Info: Total interconnect delay = 2.378 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0 Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.709 ns" { request_length3[1] {} request_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0 {} Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.663ns 0.239ns 0.260ns 0.216ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.417 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.618 ns) 3.417 ns Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] 2 REG LCFF_X30_Y2_N17 3 " "Info: 2: + IC(1.945 ns) + CELL(0.618 ns) = 3.417 ns; Loc. = LCFF_X30_Y2_N17; Fanout = 3; REG Node = 'Device:inst8\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { clk Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 43.08 % ) " "Info: Total cell delay = 1.472 ns ( 43.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 56.92 % ) " "Info: Total interconnect delay = 1.945 ns ( 56.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.417 ns" { clk Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.417 ns" { clk {} clk~combout {} Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { request_length3[1] Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0 Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.709 ns" { request_length3[1] {} request_length3[1]~combout {} Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0 {} Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0 {} Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.663ns 0.239ns 0.260ns 0.216ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.228ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.417 ns" { clk Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.417 ns" { clk {} clk~combout {} Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk enable_device1 Device:inst6\|inst2 10.383 ns register " "Info: tco from clock \"clk\" to destination pin \"enable_device1\" through register \"Device:inst6\|inst2\" is 10.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.131 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.712 ns) 3.523 ns Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\] 2 REG LCFF_X34_Y2_N19 2 " "Info: 2: + IC(1.957 ns) + CELL(0.712 ns) = 3.523 ns; Loc. = LCFF_X34_Y2_N19; Fanout = 2; REG Node = 'Device:inst6\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.378 ns) 4.268 ns Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X35_Y2_N0 6 " "Info: 3: + IC(0.367 ns) + CELL(0.378 ns) = 4.268 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.618 ns) 5.131 ns Device:inst6\|inst2 4 REG LCFF_X35_Y2_N5 7 " "Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 5.131 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 49.93 % ) " "Info: Total cell delay = 2.562 ns ( 49.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.569 ns ( 50.07 % ) " "Info: Total interconnect delay = 2.569 ns ( 50.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { clk Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { clk {} clk~combout {} Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.957ns 0.367ns 0.245ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.158 ns + Longest register pin " "Info: + Longest register to pin delay is 5.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Device:inst6\|inst2 1 REG LCFF_X35_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Device:inst6|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.053 ns) 0.773 ns Control:inst13\|inst4~0 2 COMB LCCOMB_X27_Y2_N30 2 " "Info: 2: + IC(0.720 ns) + CELL(0.053 ns) = 0.773 ns; Loc. = LCCOMB_X27_Y2_N30; Fanout = 2; COMB Node = 'Control:inst13\|inst4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { Device:inst6|inst2 Control:inst13|inst4~0 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Control.bdf" { { 56 952 1016 104 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(2.046 ns) 5.158 ns enable_device1 3 PIN PIN_B9 0 " "Info: 3: + IC(2.339 ns) + CELL(2.046 ns) = 5.158 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'enable_device1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.385 ns" { Control:inst13|inst4~0 enable_device1 } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 888 -160 16 904 "enable_device1" "" } { 880 16 96 896 "enable_device1" "" } { 504 456 536 520 "enable_device1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 40.69 % ) " "Info: Total cell delay = 2.099 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 59.31 % ) " "Info: Total interconnect delay = 3.059 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { Device:inst6|inst2 Control:inst13|inst4~0 enable_device1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { Device:inst6|inst2 {} Control:inst13|inst4~0 {} enable_device1 {} } { 0.000ns 0.720ns 2.339ns } { 0.000ns 0.053ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { clk Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst6|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { clk {} clk~combout {} Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] {} Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst6|inst2 {} } { 0.000ns 0.000ns 1.957ns 0.367ns 0.245ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { Device:inst6|inst2 Control:inst13|inst4~0 enable_device1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { Device:inst6|inst2 {} Control:inst13|inst4~0 {} enable_device1 {} } { 0.000ns 0.720ns 2.339ns } { 0.000ns 0.053ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Device:inst7\|inst2 request_length2\[0\] clk 2.873 ns register " "Info: th for register \"Device:inst7\|inst2\" (data pin = \"request_length2\[0\]\", clock pin = \"clk\") is 2.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.414 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 800 -160 8 816 "clk" "" } { 992 288 320 1008 "clk" "" } { 520 168 200 536 "clk" "" } { 520 504 536 536 "clk" "" } { 520 840 872 536 "clk" "" } { 520 1176 1208 536 "clk" "" } { 792 8 40 808 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.712 ns) 3.535 ns Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\] 2 REG LCFF_X33_Y2_N13 3 " "Info: 2: + IC(1.969 ns) + CELL(0.712 ns) = 3.535 ns; Loc. = LCFF_X33_Y2_N13; Fanout = 3; REG Node = 'Device:inst7\|lpm_counter4:inst4\|lpm_counter:lpm_counter_component\|cntr_kvj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kvj.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cntr_kvj.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.378 ns) 4.469 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.556 ns) + CELL(0.378 ns) = 4.469 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.618 ns) 5.414 ns Device:inst7\|inst2 4 REG LCFF_X31_Y2_N17 7 " "Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 5.414 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 47.32 % ) " "Info: Total cell delay = 2.562 ns ( 47.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.852 ns ( 52.68 % ) " "Info: Total interconnect delay = 2.852 ns ( 52.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.414 ns" { clk Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.414 ns" { clk {} clk~combout {} Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.969ns 0.556ns 0.327ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.690 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns request_length2\[0\] 1 CLK PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; CLK Node = 'request_length2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[0] } "NODE_NAME" } } { "LAB_5.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.bdf" { { 592 824 840 782 "request_length2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.225 ns) 1.914 ns Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X30_Y2_N0 1 " "Info: 2: + IC(0.872 ns) + CELL(0.225 ns) = 1.914 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7\|lpm_mux1:inst8\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/mux_pnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.172 ns Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X30_Y2_N28 6 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7\|lpm_compare0:inst3\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_aig.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/db/cmpr_aig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 2.535 ns Device:inst7\|inst2~0 4 COMB LCCOMB_X31_Y2_N16 1 " "Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 2.535 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.690 ns Device:inst7\|inst2 5 REG LCFF_X31_Y2_N17 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.690 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "Device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/Device.bdf" { { 376 1120 1184 456 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.303 ns ( 48.44 % ) " "Info: Total cell delay = 1.303 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.387 ns ( 51.56 % ) " "Info: Total interconnect delay = 1.387 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { request_length2[0] {} request_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.872ns 0.205ns 0.310ns 0.000ns } { 0.000ns 0.817ns 0.225ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.414 ns" { clk Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.414 ns" { clk {} clk~combout {} Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 1.969ns 0.556ns 0.327ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { request_length2[0] Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] Device:inst7|inst2~0 Device:inst7|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { request_length2[0] {} request_length2[0]~combout {} Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] {} Device:inst7|inst2~0 {} Device:inst7|inst2 {} } { 0.000ns 0.000ns 0.872ns 0.205ns 0.310ns 0.000ns } { 0.000ns 0.817ns 0.225ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 20:15:02 2018 " "Info: Processing ended: Wed Nov 21 20:15:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
