I 000044 11 449 1463086218433 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000041 11 337 1463086218527 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000042 11 4583 1463086217617 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000035 11 584 1463086218945 main
E main VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X main
I 000041 11 447 1463086218680 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000041 11 646 1463086218838 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000035 11 123 1463086217961 pll1
E PLL1 VHDL
L IEEE;
U ieee.std_logic_1164;
P inclk0 _in std_logic = '0'
P c0 _out std_logic
P locked _out std_logic
X PLL1
I 000034 11 582 1463086217414 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000043 11 600 1463086218320 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
V 000068 60 562 1463086242987 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É,2§ addr_ctrl_out(É.+É/§ ASIZE§ integer¯    É0§ BWSIZE§ integer¯   É1 É3,É4§ clku§	 std_logic É7§ resetu§	 std_logic É9§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É:§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É;§ lb_rw_nu§	 std_logic É<§ ram_rw_nv§	 std_logic É=§ lb_adv_ld_nu§	 std_logic É>§ ram_adv_ld_nv§	 std_logic É?§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É@§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    ÉA ÉB*§ addr_ctrl_out ª
V 000071 60 7 1463086242987 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1463086243051 RTL
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086243034 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1463086243034 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1463086242988 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1463086242988 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1463086242988
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1463086243144 ./src/data_inout.vhd*data_inout
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É-2§
 data_inout(É/+É0§ DSIZE§ integer¯    É1§ BWSIZE§ integer¯   É2 É4,É5§ clku§	 std_logic É8§ resetu§	 std_logic É:§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É;§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É<§ dqw§ std_logic_vector§ DSIZE¯   b¯     É=§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    É> É?*§
 data_inout ª
V 000065 60 7 1463086243144 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1463086243178 RTL
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 1364 1463086243175 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 ÉK§ rising_edge§ clkJÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1463086243175 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1463086243145 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1463086243145 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1463086243145
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1463086243272 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§
 pipe_stage(É0+É1§ DSIZE§ integer¯    É2§ ASIZE§ integer¯    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ addru§ std_logic_vector§ ASIZE¯   b¯     É=§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É>§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É?§ rd_wr_nu§	 std_logic É@§ addr_adv_ld_nu§	 std_logic ÉA§ dmu§ std_logic_vector§ BWSIZE¯   b¯     ÉC§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     ÉD§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     ÉE§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     ÉF§ rd_wr_n_regv§	 std_logic ÉG§ addr_adv_ld_n_regv§	 std_logic ÉH§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    ÉI ÉJ*§
 pipe_stage ª
V 000065 60 7 1463086243272 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1463086243350 RTL
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 431 1463086243347 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]K§ rising_edge§ clkJÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Éf*B Ég*; Éj*§ RTL ª
V 000072 60 7 1463086243347 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1463086243273 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1463086243273 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1463086243273
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 574 1463086243412 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É.2§
 pipe_delay(É0+É1§ FLOWTHROUGH§ integer¯     É2§ DSIZE§ integer¯    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ lb_rw_nu§	 std_logic É=§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É?§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É@§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     ÉC§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    ÉD ÉH*§
 pipe_delay ª
V 000065 60 7 1463086243412 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1463086243459 RTL
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 1857 1463086243456 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1463086243456 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000041 11 447 1463086243413 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1463086243413 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1463086243413
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
I 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1463086243537 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§ zbt_ctrl_top(É0+É1§ FLOWTHROUGH§ integer¯     É2§ ASIZE§ integer¯    É3§ DSIZE§ integer¯    É4§ BWSIZE§ integer¯   É5 É7,É9§ clku§	 std_logic É;§ RESET_Nu§	 std_logic É>§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É?§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É@§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉA§ RD_WR_Nu§	 std_logic ÉB§ ADDR_ADV_LD_Nu§	 std_logic ÉC§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉG§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉH§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉI§ RW_Nv§	 std_logic ÉJ§ ADV_LD_Nv§	 std_logic ÉK§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉL ÉM*§ zbt_ctrl_top ª
V 000069 60 7 1463086243537 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1463086243600 RTL
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086243597 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1463086243597 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1463086243538 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1463086243538 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1463086243538
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 60 225 1463086243691 ./src/PLL1.vhd*PLL1
Ver. 1.01
Ê    É%&§ ieee É&'§ ieee	§ std_logic_1164	1 É(&§	 altera_mf É)'§	 altera_mf	§ altera_mf_components	1 É+2§ PLL1(É,,É-É.§ inclk0u§	 STD_LOGIC¬0 É/§ c0v§	 STD_LOGIC É0§ lockedv§	 STD_LOGICÉ1 É2*§ PLL1 ª
V 000053 60 7 1463086243691 ./src/PLL1.vhd*PLL1__opt
2I 000044 52 8625          1463086243834 SYN
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086243831 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1463086243831 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000035 11 123 1463086243692 pll1
E PLL1 VHDL
L IEEE;
U ieee.std_logic_1164;
P inclk0 _in std_logic = '0'
P c0 _out std_logic
P locked _out std_logic
X PLL1
V 000035 11 240 1463086243692 pll1
#VLB_VERSION 59
#INFO
PLL1
E 1463086243692
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
altera_mf
altera_mf_components all .
.
#OBJECTS
inclk0 0 29 55 1 . 46
c0 1 29 163 1 . 47
locked 2 29 253 1 . 48
#SPECIFICATION 
#END
V 000023 54 340 0 pll1
12
1
12
00000043
1
./src/PLL1.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000044 52 1249          1463086250975 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086250972 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1463086250972 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 52 1324          1463086251099 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 1364 1463086251081 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 ÉK§ rising_edge§ clkJÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1463086251081 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000044 52 38            1463086251240 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 431 1463086251237 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]K§ rising_edge§ clkJÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Éf*B Ég*; Éj*§ RTL ª
V 000072 60 7 1463086251237 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000044 52 2168          1463086251428 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 1857 1463086251425 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1463086251425 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 21585         1463086251584 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086251581 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1463086251581 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000044 52 8625          1463086251834 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086251831 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1463086251831 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000066 60 1161 1463086260671 ./src/work/gen_utils.vhd*gen_utils
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_Logic_1164	1 É'§ IEEE	§ VITAL_primitives	1 É'§ IEEE	§ VITAL_timing	1 É7§	 gen_utils(Ék§ STD_wired_and_rmap§ VitalResultMapType¬U¬X¬0¬Z É%k§ diff_rec_tab§ VitalStateTableTypeÉ*¬X¬-¬-¬XÉ+¬-¬X¬-¬XÉ,¬1¬-¬X¬1É-¬0¬-¬X¬0É.¬/¬0¬0¬1É/¬1¬\¬0¬1É0¬\¬1¬1¬0É1¬0¬/¬1¬0É2¬-¬-¬-¬SÉ3 É9k§	 UnitDelay§ VitalDelayType¯   § ns É:k§ UnitDelay01§ VitalDelayType01¯   § ns¯   § ns É;k§ UnitDelay01Z§ VitalDelayType01Z0¯   § ns É<k§ UnitDelay01ZX§ VitalDelayType01ZX0¯   § ns É>k§ DefaultInstancePath§ STRING­   "*" É?k§ DefaultTimingChecks§ BOOLEAN§ FALSE É@k§ DefaultTimingModel§ STRING­   "UNIT" ÉAk§
 DefaultXon§ BOOLEAN§ TRUE ÉBk§ DefaultMsgOn§ BOOLEAN§ TRUE ÉEk§ DefaultXGeneration§ BOOLEAN§ TRUE ÉJ{§	 GenParityÉK§ Datau§ std_logic_vector ÉL§ ODDEVENu§	 std_logic ÉM§ SIZEu§ POSITIVEÉNV§ std_logic_vector ÉS{§ CheckParityÉT§ Datau§ std_logic_vector ÉU§ ODDEVENu§	 std_logic ÉV§ SIZEu§ POSITIVEÉWV§	 std_logic É\{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic É^*§	 gen_utils ª
V 000068 60 7 1463086260671 ./src/work/gen_utils.vhd*gen_utils__opt
2V 000078 60 1240 1463086260750 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
Ê    É`7C§	 gen_utils(Éb{§
 XOR_REDUCE§ ARG§ std_logic_vectorV§ UX01(Éds§ result§	 std_logic Ée)Éf§ result¬0 Ég/§ iu§ ARG`QÉh§ result§ resultY§ ARG§ i Éi*Q ÉjV§ result Ék* Éo{§	 GenParityÉp§ Datau§ std_logic_vector Éq§ ODDEVENu§	 std_logic Ér§ SIZEu§ POSITIVEÉsV§ std_logic_vectorÉt(Éus§ i§ NATURAL Évs§ result§ std_logic_vector§ Data§ Length¯   b¯     Éw)Éx§ i¯     ÉyS§ i§ SIZEQÉz§ result§ i¯   b§ i§ Data§ i¯   b§ i É{§ result§ i¯   §
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É|§ i§ i¯	    É}*Q É~V§ result É*§	 GenParity É{§ CheckParityÉ§ Datau§ std_logic_vector É§ ODDEVENu§	 std_logic É§ SIZEu§ POSITIVEÉV§	 std_logicÉ(És§ i§ NATURAL És§ result§	 std_logic É)É§ i¯     § result¬1 ÉS§ i§ SIZEQÉ§ result§ resultWÉ_§
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É§ i§ i¯	    É*Q ÉV§ result É*§ CheckParity Él§ logic_UXLHZ_table(g§
 std_ulogic§ LOWa§
 std_ulogic§ HIGH.É§
 std_ulogic É¦k§ cvt_to_UXLHZ§ logic_UXLHZ_tableÉ§¬UÉ¨¬XÉ©¬LÉª¬HÉ«¬ZÉ¬¬WÉ­¬LÉ®¬HÉ¯¬-É° Éµ{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic(É¶)É·V§ cvt_to_UXLHZ§ s É¸* Éº*§	 gen_utils ª
V 000080 60 7 1463086260750 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000038 3 30 1463086260672 gen_utils
TD gen_utils VHDL
X gen_utils
V 000040 3 1038 1463086260672 gen_utils
#VLB_VERSION 59
#INFO
gen_utils
P 1463086260672
27
#ACCESS
std
.
ieee
vital_timing all .
vital_primitives all .
std_logic_1164 all .
.
#OBJECTS
STD_wired_and_rmap 0 1 64 1 . 31
~VitalStateTableType~15 1 5 356 1 . 37
diff_rec_tab 2 1 505 1 . 37
UnitDelay 3 1 2379 1 . 57
UnitDelay01 4 1 2488 1 . 58
UnitDelay01Z 5 1 2758 1 . 59
UnitDelay01ZX 6 1 3005 1 . 60
~STRING~15 7 5 3252 1 . 62
~POSITIVE~range~1~to~1~15 8 5 3426 1 . 62
DefaultInstancePath 9 1 3575 1 . 62
DefaultTimingChecks 10 1 3655 1 . 63
~STRING~151 11 5 3728 1 . 64
~POSITIVE~range~1~to~4~15 12 5 3904 1 . 64
DefaultTimingModel 13 1 4055 1 . 64
DefaultXon 14 1 4140 1 . 65
DefaultMsgOn 15 1 4212 1 . 66
DefaultXGeneration 16 1 4286 1 . 69
GenParity 17 10 4361 1 . 74 0 0 0 0
Data 18 24 4433 0 . 75
ODDEVEN 19 24 4492 0 . 76
SIZE 20 24 4578 0 . 77
CheckParity 21 10 4654 1 . 83 0 0 0 0
Data 22 24 4753 0 . 84
ODDEVEN 23 24 4812 0 . 85
SIZE 24 24 4898 0 . 86
To_UXLHZ 25 10 4974 1 . 92 0 0 0 0
s 26 24 5046 0 . 92
#SPECIFICATION 
#END
V 000029 54 5104 0 gen_utils
15
1
15
00000026
1
./src/work/gen_utils.vhd
0
0 0 0 0 0 0
1
1
1
0
1
15 ~ ~ 0 0
0
0
1
15 ieee vital_timing 39 17
1
1
1
87
1
4
88
1
1
145
69
0
85
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
90
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
69
0
85
0
0
1
0
0
1
145
69
0
49
0
0
0
1
15 ieee std_logic_1164 8 6
0
0
0
1
5
512
5
15 ~ ~ 1 0
0
5
1
5
1
15 ieee vital_primitives 3 3
1
1
5
3 0 2147483647
1
1
5
3 0 2147483647
0
1
15 ieee vital_primitives 1 1
10
3072 0
0
0
1
1
0
1
15 ~ ~ 2 1
1
0
1
15 ~ ~ 1 0
0
15 ieee vital_primitives 3 3
1
1
87
1
9
88
1
1
87
1
4
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
49
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
48
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
47
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
92
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
92
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
47
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
83
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
1
3
1
1
0
0
0
1
1
0
4620693217682128896
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
1
1
0
1
15 ~ ~ 3 2
2
0
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
1
1
0
1
15 ~ ~ 4 3
3
0
1
15 ieee vital_timing 15 3
1
1
1
87
1
2
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4607182418800017408
0
1
0
0
1
145
69
1
tr01
0
0
1
0
0
1
145
69
1
tr10
0
0
0
1
15 ieee vital_timing 14 2
0
0
0
1
1
0
1
15 ~ ~ 5 4
4
0
1
15 ieee vital_timing 17 5
1
1
1
87
1
1
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
1
1
1
90
0
0
0
1
1
1
1
1
0
0
0
1
1
0
4617315517961601024
0
1
0
0
1
145
69
1
tr01
0
0
1
0
0
1
145
69
1
trz0
0
0
0
1
15 ieee vital_timing 16 4
0
0
0
1
1
0
1
15 ~ ~ 6 5
5
0
1
15 ieee vital_timing 19 7
1
1
1
87
1
1
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
1
1
1
90
0
0
0
1
1
1
1
1
0
0
0
1
1
0
4622382067542392832
0
1
0
0
1
145
69
1
tr01
0
0
1
0
0
1
145
69
1
trzx
0
0
0
1
15 ieee vital_timing 18 6
0
0
0
1
5
512
5
15 ~ ~ 7 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 8 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 8 0
805371389 0
0
0
1
1
0
1
15 ~ ~ 9 6
6
0
1
15 ~ ~ 7 1
0
15 STD STANDARD 90 10
1
1
145
1
"*"
0
0
0
1
1
0
1
15 ~ ~ 10 7
7
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
FALSE
0
0
0
1
5
512
5
15 ~ ~ 11 2
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4616189618054758400
0
0
0
0
1
15 ~ ~ 12 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 12 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4616189618054758400
0
0
0
0
1
15 ~ ~ 12 0
805371389 0
0
0
1
1
0
1
15 ~ ~ 13 8
8
0
1
15 ~ ~ 11 2
0
15 STD STANDARD 90 10
1
1
145
1
"UNIT"
0
0
0
1
1
0
1
15 ~ ~ 14 9
9
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
0
1
1
0
1
15 ~ ~ 15 10
10
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
0
1
1
0
1
15 ~ ~ 16 11
11
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
0
1
10
0
10
15 ~ ~ 17 0
0
0
0
3
0
0
20
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 18 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
24
0
24
15 ~ ~ 20 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 21 1
1
0
0
3
0
0
24
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
24
0
24
15 ~ ~ 22 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
24
0
24
15 ~ ~ 24 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 25 2
2
0
0
1
0
0
26
0
1
15 ieee std_logic_1164 0 0
1
1
1
24
0
24
15 ~ ~ 26 0
0
1
15 ieee std_logic_1164 0 0
1
0
0
0
0
V 000070 60 2505 1463086260843 ./src/work/conversions.vhd*conversions
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É77§ conversions(Él§ justify_side(§ left§ right Él§ b_spec(§ no§ yes É{§
 to_bin_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesÉV§ string É {§
 to_bin_str§ x§	 std_logic É¡§ rtn_len§ natural¯     É¢§ justify§ justify_side§ right É£§ basespec§ b_spec§ yesÉ¤V§ string É§{§
 to_bin_str§ x§ natural É¨§ rtn_len§ natural¯     É©§ justify§ justify_side§ right Éª§ basespec§ b_spec§ yesÉ«V§ string É¯{§
 to_hex_str§ x§ std_logic_vector É°§ rtn_len§ natural¯     É±§ justify§ justify_side§ right É²§ basespec§ b_spec§ yesÉ³V§ string É¶{§
 to_hex_str§ x§ natural É·§ rtn_len§ natural¯     É¸§ justify§ justify_side§ right É¹§ basespec§ b_spec§ yesÉºV§ string É¾{§
 to_oct_str§ x§ std_logic_vector É¿§ rtn_len§ natural¯     ÉÀ§ justify§ justify_side§ right ÉÁ§ basespec§ b_spec§ yesÉÂV§ string ÉÅ{§
 to_oct_str§ x§ natural ÉÆ§ rtn_len§ natural¯     ÉÇ§ justify§ justify_side§ right ÉÈ§ basespec§ b_spec§ yesÉÉV§ string ÉÍ{§
 to_int_str§ x§ natural ÉÎ§ rtn_len§ natural¯     ÉÏ§ justify§ justify_side§ right ÉÐ§ basespec§ b_spec§ yesÉÑV§ string ÉÕ{§
 to_int_str§ x§ std_logic_vector ÉÖ§ rtn_len§ natural¯     É×§ justify§ justify_side§ right ÉØ§ basespec§ b_spec§ yesÉÙV§ string ÉÜ{§ to_time_str§ x§ timeÉÝV§ string Éà{§ fill§	 fill_char§	 character¬* Éá§ rtn_len§ integer¯   ÉâV§ string Éì{§ to_nat§ x§ std_logic_vectorÉíV§ natural Éð{§ to_nat§ x§	 std_logicÉñV§ natural Éô{§ to_nat§ x§ timeÉõV§ natural Éø{§ h§ x§ string Éù§ rtn_len§ positive`¯   a¯    ¯    ÉúV§ std_logic_vector Ê   {§ d§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    ÉV§ std_logic_vector É{§ o§ x§ string É	§ rtn_len§ positive`¯   a¯    ¯    É
V§ std_logic_vector É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    ÉV§ std_logic_vector É{§ h§ x§ stringÉV§ natural É{§ d§ x§ stringÉV§ natural É"{§ o§ x§ stringÉ#V§ natural É'{§ b§ x§ stringÉ(V§ natural É,{§ to_slv§ x§ natural É-§ rtn_len§ positive`¯   a¯    ¯    É.V§ std_logic_vector É3{§ to_sl§ x§ naturalÉ4V§	 std_logic É7{§ to_time§ x§ naturalÉ8V§ time É<{§ to_int§ x§ std_logic_vectorÉ=V§ integer É?*§ conversions ª
V 000072 60 7 1463086260843 ./src/work/conversions.vhd*conversions__opt
2V 000085 60 17886 1463086260906 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
Ê   ÉD7C§ conversions(ÉGl§ basetype(§ binary§ octal§ decimal§ hex ÉI{§ max§ x§ y§ integerV§ integer(ÉJ)ÉKB§ x§ yJV§ x LV§ y *B ÉL*§ max ÉN{§ min§ x§ y§ integerV§ integer(ÉO)ÉPB§ x§ yJV§ x LV§ y *B ÉQ*§ min É]{§
 nextmultof§ x§ positive É^§ size§ positiveV§ positive(É_)É`N§ x\§ size(ÉaP¯    V§ size§ x§ size ÉbP0V§ size§ x§ size¯    Éc*N Éd*§
 nextmultof Éf{§ rtn_base§ base§ basetypeV§	 character(Ég)ÉhN§ base(ÉiP§ binaryV¬b ÉjP§ octalV¬o ÉkP§ decimalV¬d ÉlP§ hexV¬h Ém*N Én*§ rtn_base Ép{§ format§ r§ string Éq§ base§ basetype Ér§ rtn_len§ natural És§ justify§ justify_side Ét§ basespec§ b_specV§ string(Éus§ int_rtn_len§ integer Év)ÉwB§ basespec§ yesJÉx§ int_rtn_len§ rtn_len¯    ÉyLÉz§ int_rtn_len§ rtn_len É{*B É|B§ int_rtn_len§ r§ lengthJÉ}N§ basespec(É~P§ noV§ r ÉP§ yesV§ rtn_base§ base!¬"!§ r!¬" É*N ÉLÉN§ justify(ÉP§ leftÉN§ basespec(ÉP§ noÉV§ r!§ fill¬ § int_rtn_len§ r§ length ÉP§ yesÉV§ rtn_base§ base!¬"!§ r!¬"!É§ fill¬ § int_rtn_len§ r§ length É*N ÉP§ rightÉN§ basespec(ÉP§ noÉV§ fill¬ § int_rtn_len§ r§ length!§ r ÉP§ yesÉV§ fill¬ § int_rtn_len§ r§ length!É§ rtn_base§ base!¬"!§ r!¬" É*N É*N É*B É*§ format É{§	 cnvt_base§ x§ string É§ inbase§ natural`¯   a¯   V§ natural(És§ r§ t§ natural¯     És§ place§ positive¯    É)É/§ iu§ x§ reverse_rangeQÉ N§ x§ i(É¡P¬0§ t¯     É¢P¬1§ t¯    É£P¬2§ t¯    É¤P¬3§ t¯    É¥P¬4§ t¯    É¦P¬5§ t¯    É§P¬6§ t¯    É¨P¬7§ t¯    É©P¬8§ t¯    ÉªP¬9§ t¯	    É«P¬a¬A§ t¯
    É¬P¬b¬B§ t¯    É­P¬c¬C§ t¯    É®P¬d¬D§ t¯    É¯P¬e¬E§ t¯    É°P¬f¬F§ t¯    É±P¬_§ t¯     É²§ place§ place§ inbase É³P0É´G§ falseÉµH§ lf!É¶­0   "CNVT_BASE found input value larger than base: "!§ lf!É·­   "Input value: "!§ x§ i!É¸­	   " Base: "!§
 to_int_str§ inbase!§ lf!É¹­   "converting input to integer 0"ÉºI§ warning É»V¯     É¼*N É½B§ t§ inbase¯   JÉ¾G§ falseÉ¿H§ lf!ÉÀ­0   "CNVT_BASE found input value larger than base: "!§ lf!ÉÁ­   "Input value: "!§ x§ i!ÉÂ­	   " Base: "!§
 to_int_str§ inbase!§ lf!ÉÃ­   "converting input to integer 0"ÉÄI§ warning ÉÅV¯     ÉÆLÉÇ§ r§ r§ t§ place ÉÈ§ place§ place§ inbase ÉÉ*B ÉÊ*Q ÉËV§ r ÉÌ*§	 cnvt_base ÉÎ{§ extend§ x§	 std_logic ÉÏ§ len§ positiveV§ std_logic_vector(ÉÐs§ v§ std_logic_vector¯   a§ len0§ x ÉÑ)ÉÒV§ v ÉÓ*§ extend ÉØ{§
 to_bin_str§ x§ std_logic_vector ÉÙ§ rtn_len§ natural¯     ÉÚ§ justify§ justify_side§ right ÉÛ§ basespec§ b_spec§ yesV§ string(ÉÝs§ int§ std_logic_vector¯   a§ x§ length§ x ÉÞs§ r§ string¯   a§ x§ length0¬$ Éß)Éà/§ iu§ int`QÉá§ r§ ia§ i§
 to_bin_str§ int§ i§ basespec§ no Éâ*Q ÉãV§ format§ r§ binary§ rtn_len§ justify§ basespec Éä*§
 to_bin_str Éæ{§
 to_bin_str§ x§	 std_logic Éç§ rtn_len§ natural¯     Éè§ justify§ justify_side§ right Éé§ basespec§ b_spec§ yesV§ string(Éês§ r§ string¯   a¯    Éë)ÉìN§ x(ÉíP¬0§ r¯   ¬0 ÉîP¬1§ r¯   ¬1 ÉïP¬U§ r¯   ¬U ÉðP¬X§ r¯   ¬X ÉñP¬Z§ r¯   ¬Z ÉòP¬W§ r¯   ¬W ÉóP¬H§ r¯   ¬H ÉôP¬L§ r¯   ¬L ÉõP¬-§ r¯   ¬- Éö*N É÷V§ format§ r§ binary§ rtn_len§ justify§ basespec Éø*§
 to_bin_str Éú{§
 to_bin_str§ x§ natural Éû§ rtn_len§ natural¯     Éü§ justify§ justify_side§ right Éý§ basespec§ b_spec§ yesV§ string(Éþs§ int§ natural§ x Êÿ  s§ ptr§ positive`¯   a¯    ¯     És§ r§ string¯   a¯    0¬$ É)ÉB§ int¯    JÉV§ format­   "0"§ binary§ rtn_len§ justify§ basespec É*B ÉS§ int¯    QÉN§ int]¯   (É	P¯    § r§ ptr¬0 É
P¯   § r§ ptr¬1 ÉP0ÉG§ falseH§ lf!­   "TO_BIN_STR, shouldn't happen"ÉI§ failure ÉV­   "$" É@ É*N É§ int§ int¯    É§ ptr§ ptr¯    É*Q ÉV§ format§ r§ ptr¯   a¯    § binary§ rtn_len§ justify§ basespec É*§
 to_bin_str É{§
 to_hex_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesV§ string(És§ nxt§ positive§
 nextmultof§ x§ length¯    És§ int§ std_logic_vector¯   a§ nxt0¬0 És§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    És§ r§ string¯   a§ nxt¯   0¬$ É o§ slv4(§ std_logic_vector¯   a¯    É!)É"§ int§ nxt§ x§ length¯   a§ nxt§ x É#B§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ$§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É%*B É&/§ iu§ int`QÉ'UP§ i]¯   ¯    É(N§ slv4§ int§ ia§ i¯   (É)P­   "0000"§ r§ ptr¬0 É*P­   "0001"§ r§ ptr¬1 É+P­   "0010"§ r§ ptr¬2 É,P­   "0011"§ r§ ptr¬3 É-P­   "0100"§ r§ ptr¬4 É.P­   "0101"§ r§ ptr¬5 É/P­   "0110"§ r§ ptr¬6 É0P­   "0111"§ r§ ptr¬7 É1P­   "1000"§ r§ ptr¬8 É2P­   "1001"§ r§ ptr¬9 É3P­   "1010"§ r§ ptr¬A É4P­   "1011"§ r§ ptr¬B É5P­   "1100"§ r§ ptr¬C É6P­   "1101"§ r§ ptr¬D É7P­   "1110"§ r§ ptr¬E É8P­   "1111"§ r§ ptr¬F É9P­   "ZZZZ"§ r§ ptr¬Z É:P­   "WWWW"§ r§ ptr¬W É;P­   "LLLL"§ r§ ptr¬L É<P­   "HHHH"§ r§ ptr¬H É=P­   "UUUU"§ r§ ptr¬U É>P­   "XXXX"§ r§ ptr¬X É?P­   "----"§ r§ ptr¬- É@P0ÉAG§ falseÉBH§ lf!ÉC­"   "TO_HEX_STR found illegal value: "!ÉD§
 to_bin_str§ int§ ia§ i¯   !§ lf!ÉE­   "converting input to '-'"ÉFI§ warning ÉG§ r§ ptr¬- ÉH*N ÉI§ ptr§ ptr¯    ÉJ*Q ÉKV§ format§ r§ hex§ rtn_len§ justify§ basespec ÉL*§
 to_hex_str ÉN{§
 to_hex_str§ x§ natural ÉO§ rtn_len§ natural¯     ÉP§ justify§ justify_side§ right ÉQ§ basespec§ b_spec§ yesV§ string(ÉRs§ int§ natural§ x ÉSs§ ptr§ positive`¯   a¯   ¯    ÉTs§ r§ string¯   a¯   0¬$ ÉU)ÉVB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec *B ÉWS§ int¯    QÉXN§ int]¯   (ÉYP¯    § r§ ptr¬0 ÉZP¯   § r§ ptr¬1 É[P¯   § r§ ptr¬2 É\P¯   § r§ ptr¬3 É]P¯   § r§ ptr¬4 É^P¯   § r§ ptr¬5 É_P¯   § r§ ptr¬6 É`P¯   § r§ ptr¬7 ÉaP¯   § r§ ptr¬8 ÉbP¯	   § r§ ptr¬9 ÉcP¯
   § r§ ptr¬A ÉdP¯   § r§ ptr¬B ÉeP¯   § r§ ptr¬C ÉfP¯   § r§ ptr¬D ÉgP¯   § r§ ptr¬E ÉhP¯   § r§ ptr¬F ÉiP0ÉjG§ falseH§ lf!­   "TO_HEX_STR, shouldn't happen"ÉkI§ failure ÉlV­   "$" Ém*N Én§ int§ int¯    Éo§ ptr§ ptr¯    Ép*Q ÉqV§ format§ r§ ptr¯   a¯   § hex§ rtn_len§ justify§ basespec Ér*§
 to_hex_str Ét{§
 to_oct_str§ x§ std_logic_vector Éu§ rtn_len§ natural¯     Év§ justify§ justify_side§ right Éw§ basespec§ b_spec§ yesV§ string(Éys§ nxt§ positive§
 nextmultof§ x§ length¯    Ézs§ int§ std_logic_vector¯   a§ nxt0¬0 É{s§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    É|s§ r§ string¯   a§ nxt¯   0¬$ É}o§ slv3(§ std_logic_vector¯   a¯    É~)É§ int§ nxt§ x§ length¯   a§ nxt§ x ÉB§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É*B É/§ iu§ int`QÉUP§ i]¯   ¯    ÉN§ slv3§ int§ ia§ i¯   (ÉP­   "000"§ r§ ptr¬0 ÉP­   "001"§ r§ ptr¬1 ÉP­   "010"§ r§ ptr¬2 ÉP­   "011"§ r§ ptr¬3 ÉP­   "100"§ r§ ptr¬4 ÉP­   "101"§ r§ ptr¬5 ÉP­   "110"§ r§ ptr¬6 ÉP­   "111"§ r§ ptr¬7 ÉP­   "ZZZ"§ r§ ptr¬Z ÉP­   "WWW"§ r§ ptr¬W ÉP­   "LLL"§ r§ ptr¬L ÉP­   "HHH"§ r§ ptr¬H ÉP­   "UUU"§ r§ ptr¬U ÉP­   "XXX"§ r§ ptr¬X ÉP­   "---"§ r§ ptr¬- ÉP0ÉG§ falseÉH§ lf!É­"   "TO_OCT_STR found illegal value: "!É§
 to_bin_str§ int§ ia§ i¯   !§ lf!É­   "converting input to '-'"ÉI§ warning É§ r§ ptr¬- É*N É§ ptr§ ptr¯    É*Q É V§ format§ r§ octal§ rtn_len§ justify§ basespec É¡*§
 to_oct_str É£{§
 to_oct_str§ x§ natural É¤§ rtn_len§ natural¯     É¥§ justify§ justify_side§ right É¦§ basespec§ b_spec§ yesV§ string(É§s§ int§ natural§ x É¨s§ ptr§ positive`¯   a¯   ¯    É©s§ r§ string¯   a¯   0¬$ Éª)É«B§ x¯    JV§ format­   "0"§ octal§ rtn_len§ justify§ basespec *B É¬S§ int¯    QÉ­N§ int]¯   (É®P¯    § r§ ptr¬0 É¯P¯   § r§ ptr¬1 É°P¯   § r§ ptr¬2 É±P¯   § r§ ptr¬3 É²P¯   § r§ ptr¬4 É³P¯   § r§ ptr¬5 É´P¯   § r§ ptr¬6 ÉµP¯   § r§ ptr¬7 É¶P0É·G§ falseH§ lf!­   "TO_OCT_STR, shouldn't happen"É¸I§ failure É¹V­   "$" Éº*N É»§ int§ int¯    É¼§ ptr§ ptr¯    É½*Q É¾V§ format§ r§ ptr¯   a¯   § octal§ rtn_len§ justify§ basespec É¿*§
 to_oct_str ÉÁ{§
 to_int_str§ x§ natural ÉÂ§ rtn_len§ natural¯     ÉÃ§ justify§ justify_side§ right ÉÄ§ basespec§ b_spec§ yesV§ string(ÉÅs§ int§ natural§ x ÉÆs§ ptr§ positive`¯   a¯    ¯     ÉÇs§ r§ string¯   a¯    0¬$ ÉÈ)ÉÉB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec ÉÊLÉËS§ int¯    QÉÌN§ int]¯
   (ÉÍP¯    § r§ ptr¬0 ÉÎP¯   § r§ ptr¬1 ÉÏP¯   § r§ ptr¬2 ÉÐP¯   § r§ ptr¬3 ÉÑP¯   § r§ ptr¬4 ÉÒP¯   § r§ ptr¬5 ÉÓP¯   § r§ ptr¬6 ÉÔP¯   § r§ ptr¬7 ÉÕP¯   § r§ ptr¬8 ÉÖP¯	   § r§ ptr¬9 É×P0ÉØG§ falseH§ lf!­   "TO_INT_STR, shouldn't happen"ÉÙI§ failure ÉÚV­   "$" ÉÛ*N ÉÜ§ int§ int¯
    ÉÝ§ ptr§ ptr¯    ÉÞ*Q ÉßV§ format§ r§ ptr¯   a¯    § decimal§ rtn_len§ justify§ basespec Éà*B Éá*§
 to_int_str Éã{§
 to_int_str§ x§ std_logic_vector Éä§ rtn_len§ natural¯     Éå§ justify§ justify_side§ right Éæ§ basespec§ b_spec§ yesÉçV§ string(Éè)ÉéV§
 to_int_str§ to_nat§ x§ rtn_len§ justify§ basespec Éê*§
 to_int_str Éí{§ to_time_str§ x§ timeÉîV§ string(Éï)ÉðV§
 to_int_str§ to_nat§ x§ basespec§ no!­   " ns" Éñ*§ to_time_str Éó{§ fill§	 fill_char§	 character¬* Éô§ rtn_len§ integer¯   ÉõV§ string(Éös§ r§ string¯   a§ max§ rtn_len¯   0§	 fill_char É÷s§ len§ integer Éø)ÉùB§ rtn_len¯   JÉú§ len¯    ÉûLÉü§ len§ rtn_len Éý*B ÉþV§ r¯   a§ len Êþ  *§ fill É{§ to_nat§ x§ std_logic_vectorV§ natural(És§ t§ std_logic_vector¯   a§ x§ length§ x És§ int§ std_logic_vector¯   a¯   0¬0 És§ r§ natural¯     És§ place§ positive¯    É	)É
B§ x§ length¯    JÉ§ int§ max¯    § x§ length¯   a¯   § t¯   a§ x§ length ÉLÉ§ int¯   a¯   § t§ x§ length¯   a§ x§ length É*B É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬1¬H§ r§ r§ place ÉP¬0¬L@ ÉP0ÉG§ falseÉH§ lf!É­   "TO_NAT found illegal value: "!§
 to_bin_str§ int§ i!§ lf!É­   "converting input to integer 0"ÉI§ warning ÉV¯     É*N ÉTP§ i¯    É§ place§ place¯    É*Q ÉV§ r É*§ to_nat É!{§ to_nat§ x§	 std_logicÉ"V§ natural(É#)É$N§ x(É%P¬0V¯     É&P¬1V¯    É'P0É(G§ falseÉ)H§ lf!É*­   "TO_NAT found illegal value: "!§
 to_bin_str§ x!§ lf!É+­   "converting input to integer 0"É,I§ warning É-V¯     É.*N É/*§ to_nat É1{§ to_nat§ x§ timeÉ2V§ natural(É3)É4V§ x¯   § ns É5*§ to_nat É7{§ h§ x§ string É8§ rtn_len§ positive`¯   a¯    ¯    É9V§ std_logic_vector(É>s§ int§ string¯   a§ x§ length§ x É?s§ size§ positive§ max§ x§ length¯   § rtn_len É@s§ ptr§ integer`¯   a§ size§ size ÉAs§ r§ std_logic_vector¯   a§ size0¬0 ÉB)ÉC/§ iu§ int§ reverse_rangeQÉDN§ int§ i(ÉEP¬0§ r§ ptr¯   a§ ptr­   "0000" ÉFP¬1§ r§ ptr¯   a§ ptr­   "0001" ÉGP¬2§ r§ ptr¯   a§ ptr­   "0010" ÉHP¬3§ r§ ptr¯   a§ ptr­   "0011" ÉIP¬4§ r§ ptr¯   a§ ptr­   "0100" ÉJP¬5§ r§ ptr¯   a§ ptr­   "0101" ÉKP¬6§ r§ ptr¯   a§ ptr­   "0110" ÉLP¬7§ r§ ptr¯   a§ ptr­   "0111" ÉMP¬8§ r§ ptr¯   a§ ptr­   "1000" ÉNP¬9§ r§ ptr¯   a§ ptr­   "1001" ÉOP¬a¬A§ r§ ptr¯   a§ ptr­   "1010" ÉPP¬b¬B§ r§ ptr¯   a§ ptr­   "1011" ÉQP¬c¬C§ r§ ptr¯   a§ ptr­   "1100" ÉRP¬d¬D§ r§ ptr¯   a§ ptr­   "1101" ÉSP¬e¬E§ r§ ptr¯   a§ ptr­   "1110" ÉTP¬f¬F§ r§ ptr¯   a§ ptr­   "1111" ÉUP¬U§ r§ ptr¯   a§ ptr­   "UUUU" ÉVP¬X§ r§ ptr¯   a§ ptr­   "XXXX" ÉWP¬Z§ r§ ptr¯   a§ ptr­   "ZZZZ" ÉXP¬W§ r§ ptr¯   a§ ptr­   "WWWW" ÉYP¬H§ r§ ptr¯   a§ ptr­   "HHHH" ÉZP¬L§ r§ ptr¯   a§ ptr­   "LLLL" É[P¬-§ r§ ptr¯   a§ ptr­   "----" É\P¬_§ ptr§ ptr¯    É]P0É^G§ falseÉ_H§ lf!É`­.   "O conversion found illegal input character: "!Éa§ int§ i!§ lf!­    "converting character to '----'"ÉbI§ warning Éc§ r§ ptr¯   a§ ptr­   "----" Éd*N Ée§ ptr§ ptr¯    Éf*Q ÉgV§ r§ size§ rtn_len¯   a§ size Éh*§ h Éj{§ d§ x§ string Ék§ rtn_len§ positive`¯   a¯    ¯    ÉlV§ std_logic_vector(Ép)ÉqV§ to_slv§	 cnvt_base§ x¯
   § rtn_len Ér*§ d Ét{§ o§ x§ string Éu§ rtn_len§ positive`¯   a¯    ¯    ÉvV§ std_logic_vector(Ézs§ int§ string¯   a§ x§ length§ x É{s§ size§ positive§ max§ x§ length¯   § rtn_len É|s§ ptr§ integer`¯   a§ size§ size É}s§ r§ std_logic_vector¯   a§ size0¬0 É~)É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬0§ r§ ptr¯   a§ ptr­   "000" ÉP¬1§ r§ ptr¯   a§ ptr­   "001" ÉP¬2§ r§ ptr¯   a§ ptr­   "010" ÉP¬3§ r§ ptr¯   a§ ptr­   "011" ÉP¬4§ r§ ptr¯   a§ ptr­   "100" ÉP¬5§ r§ ptr¯   a§ ptr­   "101" ÉP¬6§ r§ ptr¯   a§ ptr­   "110" ÉP¬7§ r§ ptr¯   a§ ptr­   "111" ÉP¬U§ r§ ptr¯   a§ ptr­   "UUU" ÉP¬X§ r§ ptr¯   a§ ptr­   "XXX" ÉP¬Z§ r§ ptr¯   a§ ptr­   "ZZZ" ÉP¬W§ r§ ptr¯   a§ ptr­   "WWW" ÉP¬H§ r§ ptr¯   a§ ptr­   "HHH" ÉP¬L§ r§ ptr¯   a§ ptr­   "LLL" ÉP¬-§ r§ ptr¯   a§ ptr­   "---" ÉP¬_§ ptr§ ptr¯    ÉP0ÉG§ falseÉH§ lf!É­.   "O conversion found illegal input character: "!É§ int§ i!§ lf!­   "converting character to '---'"ÉI§ warning É§ r§ ptr¯   a§ ptr­   "---" É*N É§ ptr§ ptr¯    É*Q ÉV§ r§ size§ rtn_len¯   a§ size É*§ o É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    É V§ std_logic_vector(É¤s§ int§ string¯   a§ x§ length§ x É¥s§ size§ positive§ max§ x§ length§ rtn_len É¦s§ ptr§ integer`¯    a§ size¯   § size É§s§ r§ std_logic_vector¯   a§ size0¬0 É¨)É©/§ iu§ int§ reverse_rangeQÉªN§ int§ i(É«P¬0§ r§ ptr¬0 É¬P¬1§ r§ ptr¬1 É­P¬U§ r§ ptr¬U É®P¬X§ r§ ptr¬X É¯P¬Z§ r§ ptr¬Z É°P¬W§ r§ ptr¬W É±P¬H§ r§ ptr¬H É²P¬L§ r§ ptr¬L É³P¬-§ r§ ptr¬- É´P¬_§ ptr§ ptr¯    ÉµP0É¶G§ falseÉ·H§ lf!É¸­.   "B conversion found illegal input character: "!É¹§ int§ i!§ lf!­   "converting character to '-'"ÉºI§ warning É»§ r§ ptr¬- É¼*N É½§ ptr§ ptr¯    É¾*Q É¿V§ r§ size§ rtn_len¯   a§ size ÉÀ*§ b ÉÂ{§ h§ x§ stringÉÃV§ natural(ÉÈ)ÉÉV§	 cnvt_base§ x¯    ÉÊ*§ h ÉÌ{§ d§ x§ stringÉÍV§ natural(ÉÑ)ÉÒV§	 cnvt_base§ x¯
    ÉÓ*§ d ÉÕ{§ o§ x§ stringÉÖV§ natural(ÉÚ)ÉÛV§	 cnvt_base§ x¯    ÉÜ*§ o ÉÞ{§ b§ x§ stringÉßV§ natural(Éã)ÉäV§	 cnvt_base§ x¯    Éå*§ b Éç{§ to_slv§ x§ natural Éè§ rtn_len§ positive`¯   a¯    ¯    ÉéV§ std_logic_vector(Éës§ int§ natural§ x Éìs§ ptr§ positive¯     Éís§ r§ std_logic_vector¯   a¯    0¬0 Éî)ÉïS§ int¯    QÉðN§ int]¯   (ÉñP¯    § r§ ptr¬0 ÉòP¯   § r§ ptr¬1 ÉóP0ÉôG§ falseH§ lf!­   "TO_SLV, shouldn't happen"ÉõI§ failure ÉöV­   "0" É÷*N Éø§ int§ int¯    Éù§ ptr§ ptr¯    Éú*Q ÉûV§ r¯!   § rtn_lena¯     Éü*§ to_slv Éþ{§ to_sl§ x§ naturalÊý  V§	 std_logic(És§ r§	 std_logic¬0 É)ÉN§ x(ÉP¯    @ ÉP¯   § r¬1 ÉP0ÉG§ falseÉH§ lf!É	­'   "TO_SL found illegal input character: "!É
§
 to_int_str§ x!§ lf!­   "converting character to '-'"ÉI§ warning ÉV¬- É*N ÉV§ r É*§ to_sl É{§ to_time§ x§ naturalV§ time(É)ÉV§ x¯   § ns É*§ to_time É{§ to_int§ x§ std_logic_vectorV§ integer(És§ t§ std_logic_vector§ x§ lengthb¯   § x És§ int§ std_logic_vector¯    b¯   0¬0 És§ sign§	 std_logic¬0 És§ size§ integer¯     És§ inv§ boolean§ false És§ r§ integer¯     És§ place§ positive¯    É )É!B§ x§ length¯!   JÉ"§ sign§ t§ x§ length É#/§ iu§ t§ reverse_rangeQÉ$B§ sign¬1JÉ%B§ inv§ trueJÉ&§ t§ i_§ t§ i É'K§ t§ i¬1JÉ(§ inv§ true É)*B É**B É+§ size§ size¯    É,*Q É-§ inv§ false É./§ iu¯   a§ size¯   QÉ/N§ t§ i(É0P¬1¬H§ r§ r§ place É1P¬0¬L@ É2P0É3G§ falseÉ4H§ lf!É5­   " TO_INT found illegal value "É6I§ warning É7V¯     É8*N É9§ place§ place¯    É:*Q É;B§ sign¬1JÉ<V§ r É=LÉ>V§ r É?*B É@LÉA§ int§ t¯    b¯    ÉB§ sign§ t¯     ÉC/§ iu¯   a¯   QÉDB§ sign¬1JÉEB§ inv§ trueJÉF§ int§ i_§ int§ i ÉGK§ int§ i¬1JÉH§ inv§ true ÉI*B ÉJ*B ÉK*Q ÉL§ inv§ false ÉM/§ iu¯   a¯   QÉNN§ int§ i(ÉOP¬1¬H§ r§ r§ place ÉPP¬0¬L@ ÉQP0ÉRG§ falseÉSH§ lf!ÉT­   " TO_INT found illegal value "ÉUI§ warning ÉVV¯     ÉW*N ÉX§ place§ place¯    ÉY*Q ÉZB§ sign¬1JÉ[V§ r É\LÉ]V§ r É^*B É_*B É`*§ to_int Éb*§ conversions ª
V 000086 60 7 1463086260906 ./src/work/conversions.vhd*conversions|4+conversions__opt
2V 000040 3 84 1463086260844 conversions
TD conversions VHDL
TE justify_side {left, right}
TE b_spec {no, yes}
X conversions
V 000042 3 2926 1463086260844 conversions
#VLB_VERSION 59
#INFO
conversions
P 1463086260844
96
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
justify_side 0 4 66 1 . 149
left 1 61 196 1 . 149
right 2 61 221 1 . 149
b_spec 3 4 247 1 . 150
no 4 61 373 1 . 150
yes 5 61 398 1 . 150
to_bin_str 6 10 425 1 . 153 0 0 0 0
x 7 24 491 0 . 153
rtn_len 8 24 549 0 . 154
justify 9 24 644 0 . 155
basespec 10 24 707 0 . 156
to_bin_str 11 10 771 1 . 160 0 0 0 0
x 12 24 838 0 . 160
rtn_len 13 24 924 0 . 161
justify 14 24 1020 0 . 162
basespec 15 24 1084 0 . 163
to_bin_str 16 10 1148 1 . 167 0 0 0 0
x 17 24 1215 0 . 167
rtn_len 18 24 1289 0 . 168
justify 19 24 1385 0 . 169
basespec 20 24 1449 0 . 170
to_hex_str 21 10 1513 1 . 175 0 0 0 0
x 22 24 1580 0 . 175
rtn_len 23 24 1639 0 . 176
justify 24 24 1735 0 . 177
basespec 25 24 1799 0 . 178
to_hex_str 26 10 1863 1 . 182 0 0 0 0
x 27 24 1930 0 . 182
rtn_len 28 24 2004 0 . 183
justify 29 24 2100 0 . 184
basespec 30 24 2164 0 . 185
to_oct_str 31 10 2228 1 . 190 0 0 0 0
x 32 24 2295 0 . 190
rtn_len 33 24 2354 0 . 191
justify 34 24 2450 0 . 192
basespec 35 24 2514 0 . 193
to_oct_str 36 10 2578 1 . 197 0 0 0 0
x 37 24 2645 0 . 197
rtn_len 38 24 2719 0 . 198
justify 39 24 2815 0 . 199
basespec 40 24 2879 0 . 200
to_int_str 41 10 2943 1 . 205 0 0 0 0
x 42 24 3010 0 . 205
rtn_len 43 24 3084 0 . 206
justify 44 24 3180 0 . 207
basespec 45 24 3244 0 . 208
to_int_str 46 10 3308 1 . 213 0 0 0 0
x 47 24 3375 0 . 213
rtn_len 48 24 3434 0 . 214
justify 49 24 3530 0 . 215
basespec 50 24 3594 0 . 216
to_time_str 51 10 3658 1 . 220 0 0 0 0
x 52 24 3725 0 . 220
fill 53 10 3780 1 . 224 0 0 0 0
fill_char 54 24 3849 0 . 224
rtn_len 55 24 3919 0 . 225
to_nat 56 10 3996 1 . 236 0 0 0 0
x 57 24 4085 0 . 236
to_nat 58 10 4146 1 . 240 0 0 0 0
x 59 24 4235 0 . 240
to_nat 60 10 4323 1 . 244 0 0 0 0
x 61 24 4412 0 . 244
h 62 10 4467 1 . 248 0 0 0 0
x 63 24 4541 0 . 248
~POSITIVE~range~1~to~32~15 64 5 4594 0 . 249
rtn_len 65 24 4799 0 . 249
d 66 10 4889 1 . 256 0 0 0 0
x 67 24 4963 0 . 256
~POSITIVE~range~1~to~32~151 68 5 5016 0 . 257
rtn_len 69 24 5221 0 . 257
o 70 10 5311 1 . 264 0 0 0 0
x 71 24 5385 0 . 264
~POSITIVE~range~1~to~32~152 72 5 5438 0 . 265
rtn_len 73 24 5643 0 . 265
b 74 10 5733 1 . 272 0 0 0 0
x 75 24 5807 0 . 272
~POSITIVE~range~1~to~32~153 76 5 5860 0 . 273
rtn_len 77 24 6065 0 . 273
h 78 10 6155 1 . 280 0 0 0 0
x 79 24 6244 0 . 280
d 80 10 6300 1 . 285 0 0 0 0
x 81 24 6389 0 . 285
o 82 10 6445 1 . 290 0 0 0 0
x 83 24 6534 0 . 290
b 84 10 6590 1 . 295 0 0 0 0
x 85 24 6679 0 . 295
to_slv 86 10 6735 1 . 300 0 0 0 0
x 87 24 6809 0 . 300
~POSITIVE~range~1~to~32~154 88 5 6882 0 . 301
rtn_len 89 24 7087 0 . 301
to_sl 90 10 7177 1 . 307 0 0 0 0
x 91 24 7278 0 . 307
to_time 92 10 7354 1 . 311 0 0 0 0
x 93 24 7422 0 . 311
to_int 94 10 7498 1 . 316 0 0 0 0
x 95 24 7566 0 . 316
#SPECIFICATION 
#END
V 000031 54 7624 0 conversions
15
1
15
00000055
1
./src/work/conversions.vhd
0
0 0 0 0 0 0
1
1
4
0
4
15 ~ ~ 0 0
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 0 0
1
1
left
0
1
1
right
1
0
64512 0
0
1
1
61
0
61
15 ~ ~ 1 0
0
0
1
61
0
61
15 ~ ~ 2 0
0
0
0
1
4
0
4
15 ~ ~ 3 1
1
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 3 1
1
1
no
0
1
1
yes
1
0
64512 0
0
1
1
61
0
61
15 ~ ~ 4 0
0
0
1
61
0
61
15 ~ ~ 5 0
0
0
0
1
10
0
10
15 ~ ~ 6 0
0
0
0
4
0
0
10
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 7 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 8 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 9 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 10 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 11 1
1
0
0
4
0
0
15
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
24
0
24
15 ~ ~ 13 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 14 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 15 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 16 2
2
0
0
4
0
0
20
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 17 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 18 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 19 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 20 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 21 3
3
0
0
4
0
0
25
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 22 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 23 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 24 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 25 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 26 4
4
0
0
4
0
0
30
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 27 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 28 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 29 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 30 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 31 5
5
0
0
4
0
0
35
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 32 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 33 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 34 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 35 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 36 6
6
0
0
4
0
0
40
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 37 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 38 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 39 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 40 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 41 7
7
0
0
4
0
0
45
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 42 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 43 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 44 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 45 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 46 8
8
0
0
4
0
0
50
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 47 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 48 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 49 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 50 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 51 9
9
0
0
1
0
0
52
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 52 0
0
1
15 STD STANDARD 77 6
1
0
0
0
1
10
0
10
15 ~ ~ 53 10
10
0
0
2
0
0
55
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 54 0
0
1
15 STD STANDARD 4 2
1
1
1
145
69
0
42
0
0
0
1
24
0
24
15 ~ ~ 55 0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
1
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 56 11
11
0
0
1
0
0
57
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 57 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
1
10
0
10
15 ~ ~ 58 12
12
0
0
1
0
0
59
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
1
10
0
10
15 ~ ~ 60 13
13
0
0
1
0
0
61
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 61 0
0
1
15 STD STANDARD 77 6
1
0
0
0
1
10
0
10
15 ~ ~ 62 14
14
0
0
2
0
0
65
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 63 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 64 2
2
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 64 2
805371389 0
0
0
1
24
0
24
15 ~ ~ 65 0
0
1
15 ~ ~ 64 2
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 66 15
15
0
0
2
0
0
69
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 67 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 68 3
3
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 68 3
805371389 0
0
0
1
24
0
24
15 ~ ~ 69 0
0
1
15 ~ ~ 68 3
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 70 16
16
0
0
2
0
0
73
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 71 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 72 4
4
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 72 4
805371389 0
0
0
1
24
0
24
15 ~ ~ 73 0
0
1
15 ~ ~ 72 4
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 74 17
17
0
0
2
0
0
77
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 75 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 76 5
5
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 76 5
805371389 0
0
0
1
24
0
24
15 ~ ~ 77 0
0
1
15 ~ ~ 76 5
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 78 18
18
0
0
1
0
0
79
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 79 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 80 19
19
0
0
1
0
0
81
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 81 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 82 20
20
0
0
1
0
0
83
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 83 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 84 21
21
0
0
1
0
0
85
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 85 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 86 22
22
0
0
2
0
0
89
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 87 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
5
512
5
15 ~ ~ 88 6
6
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 88 6
805371389 0
0
0
1
24
0
24
15 ~ ~ 89 0
0
1
15 ~ ~ 88 6
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 90 23
23
0
0
1
0
0
91
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
24
0
24
15 ~ ~ 91 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 92 24
24
0
0
1
0
0
93
0
1
15 STD STANDARD 77 6
1
1
1
24
0
24
15 ~ ~ 93 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 94 25
25
0
0
1
0
0
95
0
1
15 STD STANDARD 75 4
1
1
1
24
0
24
15 ~ ~ 95 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
0
I 000044 52 1249          1463086262909 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086262906 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1463086262906 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 52 1324          1463086263096 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 1364 1463086263093 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 ÉK§ rising_edge§ clkJÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1463086263093 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000044 52 38            1463086263237 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 431 1463086263234 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]K§ rising_edge§ clkJÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Éf*B Ég*; Éj*§ RTL ª
V 000072 60 7 1463086263234 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000044 52 2168          1463086263361 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 1857 1463086263343 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1463086263343 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 21585         1463086263485 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086263468 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1463086263468 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000044 52 8625          1463086263690 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086263687 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1463086263687 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000063 60 5192 1463086263796 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É"2§
 idt71v3556(É#+É%§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É&§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É'§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É(§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É)§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É*§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É+§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É,§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É6§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 É7§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 É8§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 É9§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 É?§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 É@§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉA§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉB§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Éf§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Éh§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éi§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ék§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay Él§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Én§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Ép§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éq§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ér§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay És§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Éx§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éy§ thold_A0_CLK§ VitalDelayType§	 UnitDelay Éz§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É{§ thold_R_CLK§ VitalDelayType§	 UnitDelay É|§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É}§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É~§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ InstancePath§ STRING§ DefaultInstancePath É§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É§ MsgOn§ BOOLEAN§ DefaultMsgOn É§ XOn§ BOOLEAN§
 DefaultXon É§ SeverityMode§ SEVERITY_LEVEL§ WARNING É§ TimingModel§ STRING§ DefaultTimingModelÉ É,É§ A0u§	 std_logic¬U É§ A1u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É£§ DQB0w§	 std_logic¬U É¤§ DQB1w§	 std_logic¬U É¥§ DQB2w§	 std_logic¬U É¦§ DQB3w§	 std_logic¬U É¬§ DQC0w§	 std_logic¬U É­§ DQC1w§	 std_logic¬U É®§ DQC2w§	 std_logic¬U É¯§ DQC3w§	 std_logic¬U Éµ§ DQD0w§	 std_logic¬U É¶§ DQD1w§	 std_logic¬U É·§ DQD2w§	 std_logic¬U É¸§ DQD3w§	 std_logic¬U É¾§ ADVu§	 std_logic¬U É¿§ Ru§	 std_logic¬U ÉÀ§ CLKENNegu§	 std_logic¬U ÉÁ§ BWDNegu§	 std_logic¬U ÉÂ§ BWCNegu§	 std_logic¬U ÉÃ§ BWBNegu§	 std_logic¬U ÉÄ§ BWANegu§	 std_logic¬U ÉÅ§ CE1Negu§	 std_logic¬U ÉÆ§ CE2Negu§	 std_logic¬U ÉÇ§ CE2u§	 std_logic¬U ÉÈ§ CLKu§	 std_logic¬U ÉÉ§ LBONegu§	 std_logic¬1 ÉÊ§ OENegu§	 std_logic¬UÉË ÉÌd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÍ*§
 idt71v3556 ª
V 000065 60 7 1463086263796 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 15673         1463086263923 rtl
1140____
58
rtl
140
112
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
70
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
45
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
46
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
47
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
48
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
49
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
50
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
51
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
52
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
53
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
54
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
55
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
56
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
57
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
58
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
59
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
60
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 20 16
232
61
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 21 17
233
62
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 22 18
234
63
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 23 19
235
64
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 24 20
241
65
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 25 21
242
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 26 22
243
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 27 23
244
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 28 24
250
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 29 25
251
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 30 26
252
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 31 27
253
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 32 28
259
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 33 29
260
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 34 30
261
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 35 31
262
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 36 32
268
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 37 33
269
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 38 34
270
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 39 35
271
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 40 36
272
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 41 37
273
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 42 38
274
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 43 39
275
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 44 40
276
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 45 41
277
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 46 42
278
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 47 43
279
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 48 44
280
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 50 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 97 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 98 45
366
90
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 99 45
367
91
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 100 45
368
92
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 101 45
369
93
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 102 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 103 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 104 45
370
94
67
0
1
13 ~ ~ 102 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~133
513
5
13 ~ ~ 105 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~132
521
5
13 ~ ~ 106 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 107 45
371
95
67
0
1
13 ~ ~ 105 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~135
513
5
13 ~ ~ 108 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 109 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~134
521
5
13 ~ ~ 109 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 110 45
372
96
67
0
1
13 ~ ~ 108 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~137
513
5
13 ~ ~ 111 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~136
521
5
13 ~ ~ 112 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 113 45
373
97
67
0
1
13 ~ ~ 111 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 114 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 115 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 115 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 116 45
374
98
68
0
1
13 ~ ~ 114 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 115 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 117 45
376
99
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 118 45
377
100
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{15~downto~0}~139
513
5
13 ~ ~ 119 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 120 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~138
521
5
13 ~ ~ 120 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 121 45
378
101
67
0
1
13 ~ ~ 119 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 122 45
379
102
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 123 45
380
103
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 124 45
381
104
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 125 45
382
105
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 126 45
383
106
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 127 45
384
107
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 128 45
385
108
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 129 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 129 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 135 45
500
109
1
13 ~ ~ 129 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 136 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 137 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 138 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 137 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 138 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 139 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
139
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 140 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 141 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
141
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 142 0
0
-1
66
0
1
0
0
143
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 144 0
0
-1
65
0
1
0
0
145
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 146 0
0
-1
65
0
1
0
0
147
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 148 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
1
13 ~ ~ 137 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~1310
521
5
13 ~ ~ 149 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 150 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 149 0
0
1
13 ~ ~ 148 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 151 1
505
71
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il1
7169
1
13 ~ ~ 152 2
506
72
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il2
7169
1
13 ~ ~ 153 3
507
73
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il3
7169
1
13 ~ ~ 154 4
508
74
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il
7169
1
13 ~ ~ 155 5
509
75
0
1
13 ~ ~ 150 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 151 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 152 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 153 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 154 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 149 0
0
0
1
1
ln0
7169
1
13 ~ ~ 156 6
511
76
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln1
7169
1
13 ~ ~ 157 7
512
77
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln2
7169
1
13 ~ ~ 158 8
513
78
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln3
7169
1
13 ~ ~ 159 9
514
79
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln
7169
1
13 ~ ~ 160 10
515
80
0
1
13 ~ ~ 150 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 156 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 157 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 158 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 159 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 149 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 161 46
517
110
1
13 ~ ~ 150 10
1
0
0
1
5
~std_logic_vector{15~downto~0}~1312
513
5
13 ~ ~ 162 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 163 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~1311
521
5
13 ~ ~ 163 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 164 47
519
111
1
13 ~ ~ 162 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1137 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1138 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1139 68
1402
138
0
1
13 ~ ~ 1138 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 29840 1463086263906 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÒ8§ rtl.§
 idt71v3556(ÉÓd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÕk§ partID§ STRING­   "idt71v3156" É×p§ A0_ipd§
 std_ulogic¬U ÉØp§ A1_ipd§
 std_ulogic¬U ÉÙp§ A2_ipd§
 std_ulogic¬U ÉÚp§ A3_ipd§
 std_ulogic¬U ÉÛp§ A4_ipd§
 std_ulogic¬U ÉÜp§ A5_ipd§
 std_ulogic¬U ÉÝp§ A6_ipd§
 std_ulogic¬U ÉÞp§ A7_ipd§
 std_ulogic¬U Éßp§ A8_ipd§
 std_ulogic¬U Éàp§ A9_ipd§
 std_ulogic¬U Éáp§ A10_ipd§
 std_ulogic¬U Éâp§ A11_ipd§
 std_ulogic¬U Éãp§ A12_ipd§
 std_ulogic¬U Éäp§ A13_ipd§
 std_ulogic¬U Éåp§ A14_ipd§
 std_ulogic¬U Éæp§ A15_ipd§
 std_ulogic¬U Éèp§ DQA0_ipd§
 std_ulogic¬U Éép§ DQA1_ipd§
 std_ulogic¬U Éêp§ DQA2_ipd§
 std_ulogic¬U Éëp§ DQA3_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éúp§ DQC0_ipd§
 std_ulogic¬U Éûp§ DQC1_ipd§
 std_ulogic¬U Éüp§ DQC2_ipd§
 std_ulogic¬U Éýp§ DQC3_ipd§
 std_ulogic¬U Ê  p§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U É	p§ ADV_ipd§
 std_ulogic¬U É
p§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U Ép§
 BWBNeg_ipd§
 std_ulogic¬U Ép§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É§	 WireDelay9É)É § w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É!§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É"§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É#§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É$§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É%§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É&§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É'§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É(§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É)§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É*§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É+§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É,§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É-§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É.§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É/§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É1§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É2§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É3§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 É4§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 É:§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 É;§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 É<§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 É=§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉC§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉD§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉE§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉF§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉL§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉM§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉN§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉO§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉU§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV ÉV§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R ÉW§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg ÉX§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg ÉY§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg ÉZ§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg É[§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg É\§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg É]§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg É^§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 É_§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK É`§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éa§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éc*9 Éh§ Behavior9Éj,Ék§ BWDNInu§
 std_ulogic¬U Él§ BWCNInu§
 std_ulogic¬U Ém§ BWBNInu§
 std_ulogic¬U Én§ BWANInu§
 std_ulogic¬U Éo§ DatDInu§ std_logic_vector¯   b¯     Ép§ DatCInu§ std_logic_vector¯   b¯     Éq§ DatBInu§ std_logic_vector¯   b¯     Ér§ DatAInu§ std_logic_vector¯   b¯     És§ DataOutv§ std_logic_vector¯   b¯    Ét0¬Z Éu§ CLKInu§
 std_ulogic¬U Év§ CKENInu§
 std_ulogic¬U Éw§	 AddressInu§ std_logic_vector¯   b¯     Éx§ OENegInu§
 std_ulogic¬U Éy§ RInu§
 std_ulogic¬U Éz§ ADVInu§
 std_ulogic¬U É{§ CE2Inu§
 std_ulogic¬U É|§ LBONegInu§
 std_ulogic¬1 É}§ CE1NegInu§
 std_ulogic¬U É~§ CE2NegInu§
 std_ulogic¬UÉ É,6É§ BWDNIn§
 BWDNeg_ipdÉ§ BWCNIn§
 BWCNeg_ipdÉ§ BWBNIn§
 BWBNeg_ipdÉ§ BWANIn§
 BWANeg_ipdÉ§ CLKIn§ CLK_ipdÉ§ CKENIn§ CLKENNeg_ipdÉ§ OENegIn§	 OENeg_ipdÉ§ RIn§ R_ipdÉ§ ADVIn§ ADV_ipdÉ§ CE2In§ CE2_ipdÉ§ LBONegIn§
 LBONeg_ipdÉ§ CE1NegIn§
 CE1Neg_ipdÉ§ CE2NegIn§
 CE2Neg_ipdÉ§ DataOut¯    § DQA0É§ DataOut¯   § DQA1É§ DataOut¯   § DQA2É§ DataOut¯   § DQA3É§ DataOut¯   § DQB0É§ DataOut¯   § DQB1É§ DataOut¯   § DQB2É§ DataOut¯   § DQB3É § DataOut¯   § DQC0É¡§ DataOut¯	   § DQC1É¢§ DataOut¯
   § DQC2É£§ DataOut¯   § DQC3É©§ DataOut¯   § DQD0Éª§ DataOut¯   § DQD1É«§ DataOut¯   § DQD2É¬§ DataOut¯   § DQD3É²§ DatAIn¯    § DQA0_ipdÉ³§ DatAIn¯   § DQA1_ipdÉ´§ DatAIn¯   § DQA2_ipdÉµ§ DatAIn¯   § DQA3_ipdÉ»§ DatBIn¯    § DQB0_ipdÉ¼§ DatBIn¯   § DQB1_ipdÉ½§ DatBIn¯   § DQB2_ipdÉ¾§ DatBIn¯   § DQB3_ipdÉÄ§ DatCIn¯    § DQC0_ipdÉÅ§ DatCIn¯   § DQC1_ipdÉÆ§ DatCIn¯   § DQC2_ipdÉÇ§ DatCIn¯   § DQC3_ipdÉÍ§ DatDIn¯    § DQD0_ipdÉÎ§ DatDIn¯   § DQD1_ipdÉÏ§ DatDIn¯   § DQD2_ipdÉÐ§ DatDIn¯   § DQD3_ipdÉÖ§	 AddressIn¯    § A0_ipdÉ×§	 AddressIn¯   § A1_ipdÉØ§	 AddressIn¯   § A2_ipdÉÙ§	 AddressIn¯   § A3_ipdÉÚ§	 AddressIn¯   § A4_ipdÉÛ§	 AddressIn¯   § A5_ipdÉÜ§	 AddressIn¯   § A6_ipdÉÝ§	 AddressIn¯   § A7_ipdÉÞ§	 AddressIn¯   § A8_ipdÉß§	 AddressIn¯	   § A9_ipdÉà§	 AddressIn¯
   § A10_ipdÉá§	 AddressIn¯   § A11_ipdÉâ§	 AddressIn¯   § A12_ipdÉã§	 AddressIn¯   § A13_ipdÉä§	 AddressIn¯   § A14_ipdÉå§	 AddressIn¯   § A15_ipdÉç Éêl§	 mem_state(§ deselÉë§ begin_rdÉì§ begin_wrÉí§ burst_rdÉî§ burst_wrÉï Éñp§ state§	 mem_state Éól§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Éôl§ seqtab(g¯    a¯   .§ sequence Éök§ il0§ sequence¯    ¯   ¯   ¯    É÷k§ il1§ sequence¯    ¯   ¯   ¯    Éøk§ il2§ sequence¯    ¯   ¯   ¯    Éùk§ il3§ sequence¯    ¯   ¯   ¯    Éúk§ il§ seqtab§ il0§ il1§ il2§ il3 Éük§ ln0§ sequence¯    ¯   ¯   ¯    Éýk§ ln1§ sequence¯    ¯   ¯   ¯    Éþk§ ln2§ sequence¯    ¯   ¯   ¯    Ê  k§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯   b¯     É)É	§ Burst_Setup;É)ÉB§ LBONegIn¬1JÉ§	 Burst_Seq§ il ÉLÉ§	 Burst_Seq§ ln É*B ÉD É*;§ Burst_Setup É§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCInÉ§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RInÉ§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉl§ command_type(§ dsÉ§ burstÉ § readÉ!§ writeÉ" É%s§ Tviol_BWDN_CLK§ X01¬0 É&s§ TD_BWDN_CLK§ VitalTimingDataType É(s§ Tviol_BWCN_CLK§ X01¬0 É)s§ TD_BWCN_CLK§ VitalTimingDataType É+s§ Tviol_BWBN_CLK§ X01¬0 É,s§ TD_BWBN_CLK§ VitalTimingDataType É.s§ Tviol_BWAN_CLK§ X01¬0 É/s§ TD_BWAN_CLK§ VitalTimingDataType É1s§ Tviol_CKENIn_CLK§ X01¬0 É2s§ TD_CKENIn_CLK§ VitalTimingDataType É4s§ Tviol_ADVIn_CLK§ X01¬0 É5s§ TD_ADVIn_CLK§ VitalTimingDataType É7s§ Tviol_CE1NegIn_CLK§ X01¬0 É8s§ TD_CE1NegIn_CLK§ VitalTimingDataType É:s§ Tviol_CE2NegIn_CLK§ X01¬0 É;s§ TD_CE2NegIn_CLK§ VitalTimingDataType É=s§ Tviol_CE2In_CLK§ X01¬0 É>s§ TD_CE2In_CLK§ VitalTimingDataType É@s§ Tviol_RIn_CLK§ X01¬0 ÉAs§
 TD_RIn_CLK§ VitalTimingDataType ÉCs§ Tviol_DatDIn_CLK§ X01¬0 ÉDs§ TD_DatDIn_CLK§ VitalTimingDataType ÉFs§ Tviol_DatCIn_CLK§ X01¬0 ÉGs§ TD_DatCIn_CLK§ VitalTimingDataType ÉIs§ Tviol_DatBIn_CLK§ X01¬0 ÉJs§ TD_DatBIn_CLK§ VitalTimingDataType ÉLs§ Tviol_DatAIn_CLK§ X01¬0 ÉMs§ TD_DatAIn_CLK§ VitalTimingDataType ÉOs§ Tviol_AddressIn_CLK§ X01¬0 ÉPs§ TD_AddressIn_CLK§ VitalTimingDataType ÉRs§	 Pviol_CLK§ X01¬0 ÉSs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉVl§ MemStore(g¯    a¯ÿÿ .§ INTEGERÉW`¯   a¯ÿ   ÉYs§ MemDataA§ MemStore ÉZs§ MemDataB§ MemStore É[s§ MemDataC§ MemStore É\s§ MemDataD§ MemStore É^s§ MemAddr§ NATURAL`¯    a¯ÿÿ  É_s§ MemAddr1§ NATURAL`¯    a¯ÿÿ  É`s§	 startaddr§ NATURAL`¯    a¯ÿÿ  Ébs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     Écs§ memstart§ NATURAL`¯    a¯   ¯     Éds§ offset§ INTEGER`¯   a¯   ¯     Éfs§ command§ command_type Éhs§ BWD1§ UX01 Éis§ BWC1§ UX01 Éjs§ BWB1§ UX01 Éks§ BWA1§ UX01 Éms§ BWD2§ UX01 Éns§ BWC2§ UX01 Éos§ BWB2§ UX01 Éps§ BWA2§ UX01 Érs§ wr1§ boolean§ false Éss§ wr2§ boolean§ false Éts§ wr3§ boolean§ false Éws§	 Violation§ X01¬0 Éys§ OBuf1§ std_logic_vector¯   b¯    Éz0¬Z É{s§ OBuf2§ std_logic_vector¯   b¯    É|0¬Z É~)ÉB§ TimingChecksOnJÉ§ VitalSetupHoldCheckÉ§
 TestSignal§ BWDNInÉ§ TestSignalName­   "BWD"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ§ HoldHigh§ thold_BWANeg_CLKÉ§ HoldLow§ thold_BWANeg_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_BWDN_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_BWDN_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ BWCNInÉ§ TestSignalName­   "BWC"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ§ HoldHigh§ thold_BWANeg_CLKÉ§ HoldLow§ thold_BWANeg_CLKÉ§ CheckEnabled§ CKENIn¬0É § RefTransition¬/É¡§	 HeaderMsg§ InstancePath!§ partIDÉ¢§
 TimingData§ TD_BWCN_CLKÉ£§ XOn§ XOnÉ¤§ MsgOn§ MsgOnÉ¥§	 Violation§ Tviol_BWCN_CLK É§§ VitalSetupHoldCheckÉ¨§
 TestSignal§ BWBNInÉ©§ TestSignalName­   "BWB"Éª§	 RefSignal§ CLKInÉ«§ RefSignalName­   "CLK"É¬§	 SetupHigh§ tsetup_BWANeg_CLKÉ­§ SetupLow§ tsetup_BWANeg_CLKÉ®§ HoldHigh§ thold_BWANeg_CLKÉ¯§ HoldLow§ thold_BWANeg_CLKÉ°§ CheckEnabled§ CKENIn¬0É±§ RefTransition¬/É²§	 HeaderMsg§ InstancePath!§ partIDÉ³§
 TimingData§ TD_BWBN_CLKÉ´§ XOn§ XOnÉµ§ MsgOn§ MsgOnÉ¶§	 Violation§ Tviol_BWBN_CLK É¸§ VitalSetupHoldCheckÉ¹§
 TestSignal§ BWANInÉº§ TestSignalName­   "BWA"É»§	 RefSignal§ CLKInÉ¼§ RefSignalName­   "CLK"É½§	 SetupHigh§ tsetup_BWANeg_CLKÉ¾§ SetupLow§ tsetup_BWANeg_CLKÉ¿§ HoldHigh§ thold_BWANeg_CLKÉÀ§ HoldLow§ thold_BWANeg_CLKÉÁ§ CheckEnabled§ CKENIn¬0ÉÂ§ RefTransition¬/ÉÃ§	 HeaderMsg§ InstancePath!§ partIDÉÄ§
 TimingData§ TD_BWAN_CLKÉÅ§ XOn§ XOnÉÆ§ MsgOn§ MsgOnÉÇ§	 Violation§ Tviol_BWAN_CLK ÉÉ§ VitalSetupHoldCheckÉÊ§
 TestSignal§ CKENInÉË§ TestSignalName­
   "CLKENNeg"ÉÌ§	 RefSignal§ CLKInÉÍ§ RefSignalName­   "CLK"ÉÎ§	 SetupHigh§ tsetup_CLKENNeg_CLKÉÏ§ SetupLow§ tsetup_CLKENNeg_CLKÉÐ§ HoldHigh§ thold_CLKENNeg_CLKÉÑ§ HoldLow§ thold_CLKENNeg_CLKÉÒ§ CheckEnabled§ TRUEÉÓ§ RefTransition¬/ÉÔ§	 HeaderMsg§ InstancePath!§ partIDÉÕ§
 TimingData§ TD_CKENIn_CLKÉÖ§ XOn§ XOnÉ×§ MsgOn§ MsgOnÉØ§	 Violation§ Tviol_CKENIn_CLK ÉÚ§ VitalSetupHoldCheckÉÛ§
 TestSignal§ ADVInÉÜ§ TestSignalName­   "ADV"ÉÝ§	 RefSignal§ CLKInÉÞ§ RefSignalName­   "CLK"Éß§	 SetupHigh§ tsetup_ADV_CLKÉà§ SetupLow§ tsetup_ADV_CLKÉá§ HoldHigh§ thold_ADV_CLKÉâ§ HoldLow§ thold_ADV_CLKÉã§ CheckEnabled§ CKENIn¬0Éä§ RefTransition¬/Éå§	 HeaderMsg§ InstancePath!§ partIDÉæ§
 TimingData§ TD_ADVIn_CLKÉç§ XOn§ XOnÉè§ MsgOn§ MsgOnÉé§	 Violation§ Tviol_ADVIn_CLK Éë§ VitalSetupHoldCheckÉì§
 TestSignal§ CE1NegInÉí§ TestSignalName­   "CE1Neg"Éî§	 RefSignal§ CLKInÉï§ RefSignalName­   "CLK"Éð§	 SetupHigh§ tsetup_CE2_CLKÉñ§ SetupLow§ tsetup_CE2_CLKÉò§ HoldHigh§ thold_CE2_CLKÉó§ HoldLow§ thold_CE2_CLKÉô§ CheckEnabled§ CKENIn¬0Éõ§ RefTransition¬/Éö§	 HeaderMsg§ InstancePath!§ partIDÉ÷§
 TimingData§ TD_CE1NegIn_CLKÉø§ XOn§ XOnÉù§ MsgOn§ MsgOnÉú§	 Violation§ Tviol_CE1NegIn_CLK Éü§ VitalSetupHoldCheckÉý§
 TestSignal§ CE2NegInÉþ§ TestSignalName­   "CE2Neg"Ê  §	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ	§
 TimingData§ TD_CE2NegIn_CLKÉ
§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_CE2NegIn_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ CE2InÉ§ TestSignalName­   "CE2"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2In_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_CE2In_CLK É§ VitalSetupHoldCheckÉ §
 TestSignal§ RInÉ!§ TestSignalName­   "R"É"§	 RefSignal§ CLKInÉ#§ RefSignalName­   "CLK"É$§	 SetupHigh§ tsetup_R_CLKÉ%§ SetupLow§ tsetup_R_CLKÉ&§ HoldHigh§ thold_R_CLKÉ'§ HoldLow§ thold_R_CLKÉ(§ CheckEnabled§ CKENIn¬0É)§ RefTransition¬/É*§	 HeaderMsg§ InstancePath!§ partIDÉ+§
 TimingData§
 TD_RIn_CLKÉ,§ XOn§ XOnÉ-§ MsgOn§ MsgOnÉ.§	 Violation§ Tviol_RIn_CLK É0§ VitalSetupHoldCheckÉ1§
 TestSignal§	 AddressInÉ2§ TestSignalName­	   "Address"É3§	 RefSignal§ CLKInÉ4§ RefSignalName­   "CLK"É5§	 SetupHigh§ tsetup_A0_CLKÉ6§ SetupLow§ tsetup_A0_CLKÉ7§ HoldHigh§ thold_A0_CLKÉ8§ HoldLow§ thold_A0_CLKÉ9§ CheckEnabled§ CKENIn¬0É:§ RefTransition¬/É;§	 HeaderMsg§ InstancePath!§ partIDÉ<§
 TimingData§ TD_AddressIn_CLKÉ=§ XOn§ XOnÉ>§ MsgOn§ MsgOnÉ?§	 Violation§ Tviol_AddressIn_CLK ÉA§ VitalSetupHoldCheckÉB§
 TestSignal§ DatDInÉC§ TestSignalName­   "DatD"ÉD§	 RefSignal§ CLKInÉE§ RefSignalName­   "CLK"ÉF§	 SetupHigh§ tsetup_DQA0_CLKÉG§ SetupLow§ tsetup_DQA0_CLKÉH§ HoldHigh§ thold_DQA0_CLKÉI§ HoldLow§ thold_DQA0_CLKÉJ§ CheckEnabled§ CKENIn¬0ÉK§ RefTransition¬/ÉL§	 HeaderMsg§ InstancePath!§ partIDÉM§
 TimingData§ TD_DatDIn_CLKÉN§ XOn§ XOnÉO§ MsgOn§ MsgOnÉP§	 Violation§ Tviol_DatDIn_CLK ÉR§ VitalSetupHoldCheckÉS§
 TestSignal§ DatCInÉT§ TestSignalName­   "DatC"ÉU§	 RefSignal§ CLKInÉV§ RefSignalName­   "CLK"ÉW§	 SetupHigh§ tsetup_DQA0_CLKÉX§ SetupLow§ tsetup_DQA0_CLKÉY§ HoldHigh§ thold_DQA0_CLKÉZ§ HoldLow§ thold_DQA0_CLKÉ[§ CheckEnabled§ CKENIn¬0É\§ RefTransition¬/É]§	 HeaderMsg§ InstancePath!§ partIDÉ^§
 TimingData§ TD_DatCIn_CLKÉ_§ XOn§ XOnÉ`§ MsgOn§ MsgOnÉa§	 Violation§ Tviol_DatCIn_CLK Éc§ VitalSetupHoldCheckÉd§
 TestSignal§ DatBInÉe§ TestSignalName­   "DatB"Éf§	 RefSignal§ CLKInÉg§ RefSignalName­   "CLK"Éh§	 SetupHigh§ tsetup_DQA0_CLKÉi§ SetupLow§ tsetup_DQA0_CLKÉj§ HoldHigh§ thold_DQA0_CLKÉk§ HoldLow§ thold_DQA0_CLKÉl§ CheckEnabled§ CKENIn¬0Ém§ RefTransition¬/Én§	 HeaderMsg§ InstancePath!§ partIDÉo§
 TimingData§ TD_DatBIn_CLKÉp§ XOn§ XOnÉq§ MsgOn§ MsgOnÉr§	 Violation§ Tviol_DatBIn_CLK Ét§ VitalSetupHoldCheckÉu§
 TestSignal§ DatAInÉv§ TestSignalName­   "DatA"Éw§	 RefSignal§ CLKInÉx§ RefSignalName­   "CLK"Éy§	 SetupHigh§ tsetup_DQA0_CLKÉz§ SetupLow§ tsetup_DQA0_CLKÉ{§ HoldHigh§ thold_DQA0_CLKÉ|§ HoldLow§ thold_DQA0_CLKÉ}§ CheckEnabled§ CKENIn¬0É~§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_DatAIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_DatAIn_CLK É§ VitalPeriodPulseCheckÉ§
 TestSignal§ CLKInÉ§ TestSignalName­   "CLK"É§ Period§ tperiod_CLK_posedgeÉ§ PulseWidthLow§ tpw_CLK_negedgeÉ§ PulseWidthHigh§ tpw_CLK_posedgeÉ§
 PeriodData§ PD_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§	 Pviol_CLKÉ§	 HeaderMsg§ InstancePath!§ partIDÉ§ CheckEnabled§ CKENIn¬0 É§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKÉX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKXÉ§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKXÉ§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKXÉ§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKXÉ§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKXÉ§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKXÉ§ Tviol_BWDN_CLK ÉG§	 Violation¬0ÉH§ InstancePath!§ partID!­   ": simulation may be"!É­&   " inaccurate due to timing violations"ÉI§ SeverityMode É¡*B É§B§ rising_edge§ CLKInW§ CKENIn¬0JÉ¨G_§ Is_X§ BWDNInÉ©H§ InstancePath!§ partID!­   ": Unusable value for BWDN"ÉªI§ SeverityMode É«G_§ Is_X§ BWCNInÉ¬H§ InstancePath!§ partID!­   ": Unusable value for BWCN"É­I§ SeverityMode É®G_§ Is_X§ BWBNInÉ¯H§ InstancePath!§ partID!­   ": Unusable value for BWBN"É°I§ SeverityMode É±G_§ Is_X§ BWANInÉ²H§ InstancePath!§ partID!­   ": Unusable value for BWAN"É³I§ SeverityMode É´G_§ Is_X§ RInÉµH§ InstancePath!§ partID!­   ": Unusable value for R"É¶I§ SeverityMode É·G_§ Is_X§ ADVInÉ¸H§ InstancePath!§ partID!­   ": Unusable value for ADV"É¹I§ SeverityMode ÉºG_§ Is_X§ CE2InÉ»H§ InstancePath!§ partID!­   ": Unusable value for CE2"É¼I§ SeverityMode É½G_§ Is_X§ CE1NegInÉ¾H§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"É¿I§ SeverityMode ÉÀG_§ Is_X§ CE2NegInÉÁH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"ÉÂI§ SeverityMode ÉÅB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1XÉÆ§ CE2In¬0JÉÇ§ command§ ds ÉÈK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1WÉÉ§ ADVIn¬0JÉÊB§ RIn¬1JÉË§ command§ read ÉÌLÉÍ§ command§ write ÉÎ*B ÉÏK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0WÉÐ§ CE2In¬1JÉÑ§ command§ burst ÉÒLÉÓG§ falseÉÔH§ InstancePath!§ partID!­   ": Could not decode "ÉÕ!­
   "command."ÉÖI§ SeverityMode É×*B ÉÙ§ wr3§ wr2 ÉÚ§ wr2§ wr1 ÉÛ§ wr1§ false ÉÝB§ wr3JÉÞB§ BWA2¬0JÉßB§	 Violation¬XJÉà§ MemDataA§ MemAddr1¯    ÉáLÉâ§ MemDataA§ MemAddr1§ to_nat§ DatAIn Éã*B Éä*B ÉåB§ BWB2¬0JÉæB§	 Violation¬XJÉç§ MemDataB§ MemAddr1¯    ÉèLÉé§ MemDataB§ MemAddr1§ to_nat§ DatBIn Éê*B Éë*B ÉìB§ BWC2¬0JÉíB§	 Violation¬XJÉî§ MemDataC§ MemAddr1¯    ÉïLÉð§ MemDataC§ MemAddr1§ to_nat§ DatCIn Éñ*B Éò*B ÉóB§ BWD2¬0JÉôB§	 Violation¬XJÉõ§ MemDataD§ MemAddr1¯    ÉöLÉ÷§ MemDataD§ MemAddr1§ to_nat§ DatDIn Éø*B Éù*B Éú*B Éü§ MemAddr1§ MemAddr Éý§ OBuf2§ OBuf1 Ê  N§ state(ÉP§ deselÉN§ command(ÉP§ dsÉ§ OBuf10¬Z ÉP§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É	§ memstart§ to_nat§	 AddressIn¯   b¯     É
B§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ § OBuf1¯   b¯   0¬U É!K§ MemDataD§ MemAddr¯   JÉ"§ OBuf1¯   b¯   0¬X É#LÉ$§ OBuf1¯   b¯   § to_slv§ MemDataD§ MemAddr¯	    É%*B É&P§ writeÉ'§ state§ begin_wr É(§ MemAddr§ to_nat§	 AddressIn É)§	 startaddr§ MemAddr É*§ memstart§ to_nat§	 AddressIn¯   b¯     É+§ OBuf10¬Z É,§ BWA1§ BWANIn É-§ BWB1§ BWBNIn É.§ BWC1§ BWCNIn É/§ BWD1§ BWDNIn É0§ wr1§ TRUE É1P§ burstÉ2§ OBuf10¬Z É3*N É5P§ begin_rdÉ6§	 Burst_Cnt¯     É7N§ command(É8P§ dsÉ9§ state§ desel É:§ OBuf10¬Z É;P§ readÉ<§ state§ begin_rd É=§ MemAddr§ to_nat§	 AddressIn É>§	 startaddr§ MemAddr É?§ memstart§ to_nat§	 AddressIn¯   b¯     É@B§ MemDataA§ MemAddr¯   JÉA§ OBuf1¯   b¯    0¬U ÉBK§ MemDataA§ MemAddr¯   JÉC§ OBuf1¯   b¯    0¬X ÉDLÉE§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉF*B ÉGB§ MemDataB§ MemAddr¯   JÉH§ OBuf1¯   b¯   0¬U ÉIK§ MemDataB§ MemAddr¯   JÉJ§ OBuf1¯   b¯   0¬X ÉKLÉL§ OBuf1¯   b¯   § to_slv§ MemDataB§ MemAddr¯	    ÉM*B ÉNB§ MemDataC§ MemAddr¯   JÉO§ OBuf1¯   b¯   0¬U ÉPK§ MemDataC§ MemAddr¯   JÉQ§ OBuf1¯   b¯   0¬X ÉRLÉS§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉT*B ÉUB§ MemDataD§ MemAddr¯   JÉV§ OBuf1¯   b¯   0¬U ÉWK§ MemDataD§ MemAddr¯   JÉX§ OBuf1¯   b¯   0¬X ÉYLÉZ§ OBuf1¯   b¯   § to_slv§ MemDataD§ MemAddr¯	    É[*B É\P§ writeÉ]§ state§ begin_wr É^§ MemAddr§ to_nat§	 AddressIn É_§	 startaddr§ MemAddr É`§ memstart§ to_nat§	 AddressIn¯   b¯     Éa§ OBuf10¬Z Éb§ BWA1§ BWANIn Éc§ BWB1§ BWBNIn Éd§ BWC1§ BWCNIn Ée§ BWD1§ BWDNIn Éf§ wr1§ TRUE ÉgP§ burstÉh§ state§ burst_rd Éi§	 Burst_Cnt§	 Burst_Cnt¯    ÉjB§	 Burst_Cnt¯   JÉk§	 Burst_Cnt¯     Él*B Ém§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Én§ MemAddr§	 startaddr§ offset ÉoB§ MemDataA§ MemAddr¯   JÉp§ OBuf1¯   b¯    0¬U ÉqK§ MemDataA§ MemAddr¯   JÉr§ OBuf1¯   b¯    0¬X ÉsLÉt§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éu*B ÉvB§ MemDataB§ MemAddr¯   JÉw§ OBuf1¯   b¯   0¬U ÉxK§ MemDataB§ MemAddr¯   JÉy§ OBuf1¯   b¯   0¬X ÉzLÉ{§ OBuf1¯   b¯   § to_slv§ MemDataB§ MemAddr¯	    É|*B É}B§ MemDataC§ MemAddr¯   JÉ~§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B É*N ÉP§ begin_wrÉ§ BWA2§ BWA1 É§ BWB2§ BWB1 É§ BWC2§ BWC1 É§ BWD2§ BWD1 É§	 Burst_Cnt¯     ÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z ÉP§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X É LÉ¡§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É¢*B É£B§ MemDataB§ MemAddr¯   JÉ¤§ OBuf1¯   b¯   0¬U É¥K§ MemDataB§ MemAddr¯   JÉ¦§ OBuf1¯   b¯   0¬X É§LÉ¨§ OBuf1¯   b¯   § to_slv§ MemDataB§ MemAddr¯	    É©*B ÉªB§ MemDataC§ MemAddr¯   JÉ«§ OBuf1¯   b¯   0¬U É¬K§ MemDataC§ MemAddr¯   JÉ­§ OBuf1¯   b¯   0¬X É®LÉ¯§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É°*B É±B§ MemDataD§ MemAddr¯   JÉ²§ OBuf1¯   b¯   0¬U É³K§ MemDataD§ MemAddr¯   JÉ´§ OBuf1¯   b¯   0¬X ÉµLÉ¶§ OBuf1¯   b¯   § to_slv§ MemDataD§ MemAddr¯	    É·*B É¸P§ writeÉ¹§ state§ begin_wr Éº§ MemAddr§ to_nat§	 AddressIn É»§	 startaddr§ MemAddr É¼§ OBuf10¬Z É½§ BWA1§ BWANIn É¾§ BWB1§ BWBNIn É¿§ BWC1§ BWCNIn ÉÀ§ BWD1§ BWDNIn ÉÁ§ wr1§ TRUE ÉÂP§ burstÉÃ§ state§ burst_wr ÉÄ§	 Burst_Cnt§	 Burst_Cnt¯    ÉÅB§	 Burst_Cnt¯   JÉÆ§	 Burst_Cnt¯     ÉÇ*B ÉÈ§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt ÉÉ§ MemAddr§	 startaddr§ offset ÉÊ§ BWA1§ BWANIn ÉË§ BWB1§ BWBNIn ÉÌ§ BWC1§ BWCNIn ÉÍ§ BWD1§ BWDNIn ÉÎ§ wr1§ TRUE ÉÏ*N ÉÑP§ burst_rdÉÒN§ command(ÉÓP§ dsÉÔ§ state§ desel ÉÕ§ OBuf10¬Z ÉÖP§ readÉ×§ state§ begin_rd ÉØ§ MemAddr§ to_nat§	 AddressIn ÉÙ§	 startaddr§ MemAddr ÉÚ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÛB§ MemDataA§ MemAddr¯   JÉÜ§ OBuf1¯   b¯    0¬U ÉÝK§ MemDataA§ MemAddr¯   JÉÞ§ OBuf1¯   b¯    0¬X ÉßLÉà§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éá*B ÉâB§ MemDataB§ MemAddr¯   JÉã§ OBuf1¯   b¯   0¬U ÉäK§ MemDataB§ MemAddr¯   JÉå§ OBuf1¯   b¯   0¬X ÉæLÉç§ OBuf1¯   b¯   § to_slv§ MemDataB§ MemAddr¯	    Éè*B ÉéB§ MemDataC§ MemAddr¯   JÉê§ OBuf1¯   b¯   0¬U ÉëK§ MemDataC§ MemAddr¯   JÉì§ OBuf1¯   b¯   0¬X ÉíLÉî§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éï*B ÉðB§ MemDataD§ MemAddr¯   JÉñ§ OBuf1¯   b¯   0¬U ÉòK§ MemDataD§ MemAddr¯   JÉó§ OBuf1¯   b¯   0¬X ÉôLÉõ§ OBuf1¯   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éö*B É÷P§ writeÉø§ state§ begin_wr Éù§ MemAddr§ to_nat§	 AddressIn Éú§	 startaddr§ MemAddr Éû§ memstart§ to_nat§	 AddressIn¯   b¯     Éü§ OBuf10¬Z Éý§ BWA1§ BWANIn Éþ§ BWB1§ BWBNIn Ê   § BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É	§ MemAddr§	 startaddr§ offset É
B§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ § OBuf1¯   b¯   0¬U É!K§ MemDataD§ MemAddr¯   JÉ"§ OBuf1¯   b¯   0¬X É#LÉ$§ OBuf1¯   b¯   § to_slv§ MemDataD§ MemAddr¯	    É%*B É&*N É(P§ burst_wrÉ)N§ command(É*P§ dsÉ+§ state§ desel É,§ OBuf10¬Z É-P§ readÉ.§ state§ begin_rd É/§ MemAddr§ to_nat§	 AddressIn É0§	 startaddr§ MemAddr É1§ memstart§ to_nat§	 AddressIn¯   b¯     É2B§ MemDataA§ MemAddr¯   JÉ3§ OBuf1¯   b¯    0¬U É4K§ MemDataA§ MemAddr¯   JÉ5§ OBuf1¯   b¯    0¬X É6LÉ7§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É8*B É9B§ MemDataB§ MemAddr¯   JÉ:§ OBuf1¯   b¯   0¬U É;K§ MemDataB§ MemAddr¯   JÉ<§ OBuf1¯   b¯   0¬X É=LÉ>§ OBuf1¯   b¯   § to_slv§ MemDataB§ MemAddr¯	    É?*B É@B§ MemDataC§ MemAddr¯   JÉA§ OBuf1¯   b¯   0¬U ÉBK§ MemDataC§ MemAddr¯   JÉC§ OBuf1¯   b¯   0¬X ÉDLÉE§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉF*B ÉGB§ MemDataD§ MemAddr¯   JÉH§ OBuf1¯   b¯   0¬U ÉIK§ MemDataD§ MemAddr¯   JÉJ§ OBuf1¯   b¯   0¬X ÉKLÉL§ OBuf1¯   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉM*B ÉNP§ writeÉO§ state§ begin_wr ÉP§ MemAddr§ to_nat§	 AddressIn ÉQ§	 startaddr§ MemAddr ÉR§ memstart§ to_nat§	 AddressIn¯   b¯     ÉS§ OBuf10¬Z ÉT§ BWA1§ BWANIn ÉU§ BWB1§ BWBNIn ÉV§ BWC1§ BWCNIn ÉW§ BWD1§ BWDNIn ÉX§ wr1§ TRUE ÉYP§ burstÉZ§	 Burst_Cnt§	 Burst_Cnt¯    É[B§	 Burst_Cnt¯   JÉ\§	 Burst_Cnt¯     É]*B É^§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É_§ MemAddr§	 startaddr§ offset É`§ BWA1§ BWANIn Éa§ BWB1§ BWBNIn Éb§ BWC1§ BWCNIn Éc§ BWD1§ BWDNIn Éd§ wr1§ TRUE Ée*N Ég*N ÉiB§ OENegIn¬0JÉj§ D_zd0¬Z§ OBuf2}¯   § ns Ék*B Ém*B ÉoB§ OENegIn¬1JÉp§ D_zd0¬Z ÉqLÉr§ D_zd§ OBuf2 És*B Éu*; Éz§
 DataOutBlk/§ iu¯   b¯    AÉ{§ DataOut_Delay;§ D_zd§ iÉ|s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É})É~§ VitalPathDelay01ZÉ§	 OutSignal§ DataOut§ iÉ§ OutSignalName­   "Data"É§ OutTemp§ D_zd§ iÉ§ Mode§ VitalTransportÉ§
 GlitchData§ D_GlitchData§ iÉ§ PathsÉ¯   § InputChangeTime§ CLKIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_CLK_DQA0É§ PathCondition§ OENegIn¬0É¯   § InputChangeTime§ OENegIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_OENeg_DQA0É§ PathCondition§ TRUEÉÉ É*; É*A É*9 É*§ rtl ª
V 000072 60 7 1463086263906 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 4583 1463086263797 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 3616 1463086263797 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1463086263797
118
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_DQA0 16 30 1713 1 . 54
tipd_DQA1 17 30 1818 1 . 55
tipd_DQA2 18 30 1923 1 . 56
tipd_DQA3 19 30 2028 1 . 57
tipd_DQB0 20 30 2133 1 . 63
tipd_DQB1 21 30 2238 1 . 64
tipd_DQB2 22 30 2343 1 . 65
tipd_DQB3 23 30 2448 1 . 66
tipd_DQC0 24 30 2553 1 . 72
tipd_DQC1 25 30 2658 1 . 73
tipd_DQC2 26 30 2763 1 . 74
tipd_DQC3 27 30 2868 1 . 75
tipd_DQD0 28 30 2973 1 . 81
tipd_DQD1 29 30 3078 1 . 82
tipd_DQD2 30 30 3183 1 . 83
tipd_DQD3 31 30 3288 1 . 84
tipd_ADV 32 30 3393 1 . 90
tipd_R 33 30 3498 1 . 91
tipd_CLKENNeg 34 30 3603 1 . 92
tipd_BWDNeg 35 30 3708 1 . 93
tipd_BWCNeg 36 30 3813 1 . 94
tipd_BWBNeg 37 30 3918 1 . 95
tipd_BWANeg 38 30 4023 1 . 96
tipd_CE1Neg 39 30 4128 1 . 97
tipd_CE2Neg 40 30 4233 1 . 98
tipd_CE2 41 30 4338 1 . 99
tipd_CLK 42 30 4443 1 . 100
tipd_LBONeg 43 30 4548 1 . 101
tipd_OENeg 44 30 4653 1 . 102
tpd_CLK_DQA0 45 30 4758 1 . 104
tpd_OENeg_DQA0 46 30 4855 1 . 105
tpw_CLK_posedge 47 30 4952 1 . 107
tpw_CLK_negedge 48 30 5070 1 . 108
tperiod_CLK_posedge 49 30 5188 1 . 110
tsetup_CLKENNeg_CLK 50 30 5306 1 . 112
tsetup_A0_CLK 51 30 5424 1 . 113
tsetup_DQA0_CLK 52 30 5542 1 . 114
tsetup_R_CLK 53 30 5660 1 . 115
tsetup_ADV_CLK 54 30 5778 1 . 116
tsetup_CE2_CLK 55 30 5896 1 . 117
tsetup_BWANeg_CLK 56 30 6014 1 . 118
thold_CLKENNeg_CLK 57 30 6132 1 . 120
thold_A0_CLK 58 30 6250 1 . 121
thold_DQA0_CLK 59 30 6368 1 . 122
thold_R_CLK 60 30 6486 1 . 123
thold_ADV_CLK 61 30 6604 1 . 124
thold_CE2_CLK 62 30 6722 1 . 125
thold_BWANeg_CLK 63 30 6840 1 . 126
~STRING~12 64 5 6957 1 . 128
InstancePath 65 30 7071 1 . 128
TimingChecksOn 66 30 7177 1 . 129
MsgOn 67 30 7270 1 . 130
XOn 68 30 7364 1 . 131
SeverityMode 69 30 7457 1 . 132
~STRING~121 70 5 7536 1 . 134
TimingModel 71 30 7650 1 . 134
A0 72 29 7756 1 . 137
A1 73 29 7865 1 . 138
A2 74 29 7974 1 . 139
A3 75 29 8083 1 . 140
A4 76 29 8192 1 . 141
A5 77 29 8301 1 . 142
A6 78 29 8410 1 . 143
A7 79 29 8519 1 . 144
A8 80 29 8628 1 . 145
A9 81 29 8737 1 . 146
A10 82 29 8846 1 . 147
A11 83 29 8957 1 . 148
A12 84 29 9068 1 . 149
A13 85 29 9179 1 . 150
A14 86 29 9290 1 . 151
A15 87 29 9401 1 . 152
DQA0 88 29 9512 1 . 154
DQA1 89 29 9623 1 . 155
DQA2 90 29 9734 1 . 156
DQA3 91 29 9845 1 . 157
DQB0 92 29 9956 1 . 163
DQB1 93 29 10067 1 . 164
DQB2 94 29 10178 1 . 165
DQB3 95 29 10289 1 . 166
DQC0 96 29 10400 1 . 172
DQC1 97 29 10511 1 . 173
DQC2 98 29 10622 1 . 174
DQC3 99 29 10733 1 . 175
DQD0 100 29 10844 1 . 181
DQD1 101 29 10956 1 . 182
DQD2 102 29 11068 1 . 183
DQD3 103 29 11180 1 . 184
ADV 104 29 11292 1 . 190
R 105 29 11404 1 . 191
CLKENNeg 106 29 11516 1 . 192
BWDNeg 107 29 11628 1 . 193
BWCNeg 108 29 11740 1 . 194
BWBNeg 109 29 11852 1 . 195
BWANeg 110 29 11964 1 . 196
CE1Neg 111 29 12076 1 . 197
CE2Neg 112 29 12188 1 . 198
CE2 113 29 12300 1 . 199
CLK 114 29 12412 1 . 200
LBONeg 115 29 12524 1 . 201
OENeg 116 29 12636 1 . 202
VITAL_LEVEL0 117 11 12748 1 . 204
#SPECIFICATION 
117
#END
I 000031 54 12872 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 64 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 65 64
64
1
12 ~ ~ 64 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 66 65
65
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 67 66
66
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 68 67
67
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 69 68
68
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 70 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 71 69
69
1
12 ~ ~ 70 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 72 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 73 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 74 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 75 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 76 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 77 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 78 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 79 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 80 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 81 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 82 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 83 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 84 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 85 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 86 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 87 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 88 16
16
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 89 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 90 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 91 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 92 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 93 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 32
32
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 33
33
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 34
34
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 35
35
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 36
36
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 37
37
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 38
38
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 39
39
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 40
40
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 41
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 42
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 43
43
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 116 44
44
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 117 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000048 60 873 1463086264096 ./src/top.vhd*top
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É&§ work É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É	2§ top(É+É§ FLOWTHROUGH§ integer¯     É§ ASIZE§ integer¯    É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ RESET_Nu§	 std_logic É§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É§ RD_WR_Nu§	 std_logic É§ ADDR_ADV_LD_Nu§	 std_logic É§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É"§ SAv§ std_logic_vector§ ASIZE¯   b¯     É#§ DQw§ std_logic_vector§ DSIZE¯   b¯     É$§ RW_Nv§	 std_logic É%§ ADV_LD_Nv§	 std_logic É&§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    É' É(*§ top ª
V 000051 60 7 1463086264096 ./src/top.vhd*top__opt
2I 000044 52 18002         1463086264174 RTL
147_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 68 0
112
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 69 0
113
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 70 0
114
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 71 0
115
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 72 0
121
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 73 0
122
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 74 0
123
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 75 0
124
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 76 0
130
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 77 0
131
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 78 0
132
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 79 0
133
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 80 0
139
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 81 0
140
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 82 0
141
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 83 0
142
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 84 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 85 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 86 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 87 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 88 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 89 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 90 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 91 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 92 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 93 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 94 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 95 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 96 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 97 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 98 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 99 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 100 0
184
16
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 101 0
185
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 102 0
186
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 103 0
187
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 104 0
193
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 105 0
194
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 106 0
195
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 107 0
196
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 108 0
202
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 109 0
203
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 110 0
204
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 111 0
205
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 112 0
211
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 113 0
212
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 114 0
213
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 115 0
214
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 116 0
220
32
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
221
33
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 118 0
222
34
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 119 0
223
35
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 120 0
224
36
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 121 0
225
37
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 122 0
226
38
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 123 0
227
39
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 124 0
228
40
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 125 0
229
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 126 0
230
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 127 0
231
43
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 128 0
232
44
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
32
45
1
3
PLL_clk
1
3
13 ~ ~ 129 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 130 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 131 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 132 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 132 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 133 2
238
15
1
13 ~ ~ 131 7
0
15 ieee std_logic_1164 5 3
0
0
1
3
clkzbt
1
3
13 ~ ~ 134 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 135 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 136 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 137 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 138 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 138 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 139 6
242
19
1
13 ~ ~ 137 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 144 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 145 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 146 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 5564 1463086264171 ./src/top.vhd*top|21+RTL
Ver. 1.01
Ê    É.8§ RTL.§ top(É3i§ PLL1É5,É6§ inclk0u§	 std_logic É8§ c0v§	 std_logic É9§ lockedv§	 std_logicÉ: É;*i É=i§ zbt_ctrl_topÉ?+É@§ FLOWTHROUGH§ integer¯     ÉA§ ASIZE§ integer¯    ÉB§ DSIZE§ integer¯    ÉC§ BWSIZE§ integer¯   ÉD ÉF,ÉH§ clku§	 std_logic ÉI§ RESET_Nu§	 std_logic ÉL§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     ÉM§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉN§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉO§ RD_WR_Nu§	 std_logic ÉP§ ADDR_ADV_LD_Nu§	 std_logic ÉQ§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉU§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉV§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉW§ RW_Nv§	 std_logic ÉX§ ADV_LD_Nv§	 std_logic ÉY§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉZ É[*i É]i§
 idt71v3556É^+É_§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 Éf§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 Ég§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 Éh§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 Éi§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 Éj§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 Él§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 Én§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01É É,É§§ A0u§	 std_logic¬U É¨§ A1u§	 std_logic¬U É©§ A2u§	 std_logic¬U Éª§ A3u§	 std_logic¬U É«§ A4u§	 std_logic¬U É¬§ A5u§	 std_logic¬U É­§ A6u§	 std_logic¬U É®§ A7u§	 std_logic¬U É¯§ A8u§	 std_logic¬U É°§ A9u§	 std_logic¬U É±§ A10u§	 std_logic¬U É²§ A11u§	 std_logic¬U É³§ A12u§	 std_logic¬U É´§ A13u§	 std_logic¬U Éµ§ A14u§	 std_logic¬U É¶§ A15u§	 std_logic¬U É¸§ DQA0w§	 std_logic¬U É¹§ DQA1w§	 std_logic¬U Éº§ DQA2w§	 std_logic¬U É»§ DQA3w§	 std_logic¬U ÉÁ§ DQB0w§	 std_logic¬U ÉÂ§ DQB1w§	 std_logic¬U ÉÃ§ DQB2w§	 std_logic¬U ÉÄ§ DQB3w§	 std_logic¬U ÉÊ§ DQC0w§	 std_logic¬U ÉË§ DQC1w§	 std_logic¬U ÉÌ§ DQC2w§	 std_logic¬U ÉÍ§ DQC3w§	 std_logic¬U ÉÓ§ DQD0w§	 std_logic¬U ÉÔ§ DQD1w§	 std_logic¬U ÉÕ§ DQD2w§	 std_logic¬U ÉÖ§ DQD3w§	 std_logic¬U ÉÜ§ ADVu§	 std_logic¬U ÉÝ§ Ru§	 std_logic¬U ÉÞ§ CLKENNegu§	 std_logic¬U Éß§ BWDNegu§	 std_logic¬U Éà§ BWCNegu§	 std_logic¬U Éá§ BWBNegu§	 std_logic¬U Éâ§ BWANegu§	 std_logic¬U Éã§ CE1Negu§	 std_logic¬U Éä§ CE2Negu§	 std_logic¬U Éå§ CE2u§	 std_logic¬U Éæ§ clku§	 std_logic¬U Éç§ LBONegu§	 std_logic¬1 Éè§ OENegu§	 std_logic¬UÉê Éë*i Éíp§ PLL_clk§ locked§	 std_logic Éîp§ sat§ std_logic_vector§ ASIZE¯   b¯     Éïp§ clkzbt§	 std_logic Éðp§
 adv_ld_n_m§	 std_logic Éñp§ rw_n_m§	 std_logic Éòp§ bw_n_m§ std_logic_vector§ BWSIZE¯   b¯     Éó)Éô§ BW_N§ bw_n_m Éõ§ RW_N§ rw_n_m Éö§ ADV_LD_N§
 adv_ld_n_m É÷§ SA§ sat Éø§	 PLL1_inst§ PLL1,6Éù§ inclk0§ clkÉú§ locked§ lockedÉû§ c0§ PLL_clkÉü Éþ§ zbt_ctrl_top_inst1§ zbt_ctrl_topÊÿ   +6É§ FLOWTHROUGH§ FLOWTHROUGHÉ§ ASIZE§ ASIZEÉ§ DSIZE§ DSIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ PLL_clkÉ§ RESET_N§ RESET_NÉ§ ADDR§ ADDRÉ§ DATA_IN§ DATA_INÉ§ DATA_OUT§ DATA_OUTÉ§ RD_WR_N§ RD_WR_NÉ§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉ§ DM§ DMÉ§ SA§ SAÉ§ DQ§ DQÉ§ RW_N§ RW_NÉ§ ADV_LD_N§ ADV_LD_NÉ§ BW_N§ BW_NÉ É§ idt71v3556p§
 idt71v3556É,6É'§ A0§ sat¯    É(§ A1§ sat¯   É)§ A2§ sat¯   É*§ A3§ sat¯   É+§ A4§ sat¯   É,§ A5§ sat¯   É-§ A6§ sat¯   É.§ A7§ sat¯   É/§ A8§ sat¯   É0§ A9§ sat¯	   É1§ A10§ sat¯
   É2§ A11§ sat¯   É3§ A12§ sat¯   É4§ A13§ sat¯   É5§ A14§ sat¯   É6§ A15§ sat¯   É8§ DQA0§ DQ¯    É9§ DQA1§ DQ¯   É:§ DQA2§ DQ¯   É;§ DQA3§ DQ¯   ÉA§ DQB0§ DQ¯   ÉB§ DQB1§ DQ¯   ÉC§ DQB2§ DQ¯   ÉD§ DQB3§ DQ¯   ÉJ§ DQC0§ DQ¯   ÉK§ DQC1§ DQ¯	   ÉL§ DQC2§ DQ¯
   ÉM§ DQC3§ DQ¯   ÉS§ DQD0§ DQ¯   ÉT§ DQD1§ DQ¯   ÉU§ DQD2§ DQ¯   ÉV§ DQD3§ DQ¯   É\§ ADV§
 adv_ld_n_mÉ]§ R§ rw_n_mÉ_§ BWDNeg§ bw_n_m¯   É`§ BWCNeg§ bw_n_m¯   Éa§ BWBNeg§ bw_n_m¯   Éb§ BWANeg§ bw_n_m¯    Éf§ clk§ clkzbtÉm Éo* ª
V 000058 60 7 1463086264171 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1463086264097 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1463086264097 top
#VLB_VERSION 59
#INFO
top
E 1463086264097
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 60 875 1463086264250 ./src/main.vhd*main
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É&§ work É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É	2§ main(É
+É§ FLOWTHROUGH§ integer¯     É§ ASIZE§ integer¯    É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ RESET_Nu§	 std_logic É§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É§ RD_WR_Nu§	 std_logic É§ ADDR_ADV_LD_Nu§	 std_logic É§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É § SAv§ std_logic_vector§ ASIZE¯   b¯     É!§ DQw§ std_logic_vector§ DSIZE¯   b¯     É"§ RW_Nv§	 std_logic É#§ ADV_LD_Nv§	 std_logic É$§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    É% É'*§ main ª
V 000053 60 7 1463086264250 ./src/main.vhd*main__opt
2I 000044 52 6458          1463086264284 RTL
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1463086264281 ./src/main.vhd*main|21+RTL
Ver. 1.01
Ê    É*8§ RTL.§ main(É/i§ topÉ1+É2§ FLOWTHROUGH§ integer¯     É3§ ASIZE§ integer¯    É4§ DSIZE§ integer¯    É5§ BWSIZE§ integer¯   É6 É8,É:§ clku§	 std_logic É<§ RESET_Nu§	 std_logic É?§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É@§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉA§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ RD_WR_Nu§	 std_logic ÉC§ ADDR_ADV_LD_Nu§	 std_logic ÉD§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉH§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉI§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉJ§ RW_Nv§	 std_logic ÉK§ ADV_LD_Nv§	 std_logic ÉL§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉM ÉN*i ÉPp§ clkm§	 std_logic ÉR)ÉS§ clkm§ clk ÉT§ TOP_T§ topÉU+6ÉV§ FLOWTHROUGH§ FLOWTHROUGHÉW§ ASIZE§ ASIZEÉX§ DSIZE§ DSIZEÉY§ BWSIZE§ BWSIZEÉZÉ[,6É\§ clk§ clkmÉ]§ RESET_N§ RESET_NÉ`§ ADDR§ ADDRÉa§ DATA_IN§ DATA_INÉb§ DATA_OUT§ DATA_OUTÉc§ RD_WR_N§ RD_WR_NÉd§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉe§ DM§ DMÉi§ SA§ SAÉj§ DQ§ DQÉk§ RW_N§ RW_NÉl§ ADV_LD_N§ ADV_LD_NÉm§ BW_N§ BW_NÉn Éo* ª
V 000060 60 7 1463086264281 ./src/main.vhd*main|21+RTL__opt
2V 000035 11 584 1463086264251 main
E main VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X main
V 000036 11 1534 1463086264251 main
#VLB_VERSION 59
#INFO
main
E 1463086264251
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 55 1 . 11
ASIZE 1 30 131 1 . 12
DSIZE 2 30 208 1 . 13
BWSIZE 3 30 285 1 . 14
clk 4 29 361 1 . 18
RESET_N 5 29 451 1 . 20
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 540 1 . 23
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 820 1 . 23
"-" 14 10 1074 0 . 0
~ANONYMOUS 15 24 1143 0 . 0
~ANONYMOUS 16 24 1196 0 . 0
ADDR 23 29 1251 1 . 23
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1325 1 . 24
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1607 1 . 24
DATA_IN 26 29 1862 1 . 24
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1937 1 . 25
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2219 1 . 25
DATA_OUT 29 29 2474 1 . 25
RD_WR_N 30 29 2550 1 . 26
ADDR_ADV_LD_N 31 29 2641 1 . 27
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2731 1 . 28
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3013 1 . 28
DM 34 29 3268 1 . 28
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3343 1 . 32
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3625 1 . 32
SA 37 29 3880 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3955 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4237 1 . 33
DQ 40 29 4492 1 . 33
RW_N 41 29 4568 1 . 34
ADV_LD_N 42 29 4661 1 . 35
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4753 1 . 36
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5035 1 . 36
BW_N 45 29 5290 1 . 36
#SPECIFICATION 
#END
V 000024 54 5365 0 main
12
1
12
00000009
1
./src/main.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1463086264500 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
Ê    É`7C§	 gen_utils(Éb{§
 XOR_REDUCE§ ARG§ std_logic_vectorV§ UX01(Éds§ result§	 std_logic Ée)Éf§ result¬0 Ég/§ iu§ ARG`QÉh§ result§ resultY§ ARG§ i Éi*Q ÉjV§ result Ék* Éo{§	 GenParityÉp§ Datau§ std_logic_vector Éq§ ODDEVENu§	 std_logic Ér§ SIZEu§ POSITIVEÉsV§ std_logic_vectorÉt(Éus§ i§ NATURAL Évs§ result§ std_logic_vector§ Data§ Length¯   b¯     Éw)Éx§ i¯     ÉyS§ i§ SIZEQÉz§ result§ i¯   b§ i§ Data§ i¯   b§ i É{§ result§ i¯   §
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É|§ i§ i¯	    É}*Q É~V§ result É*§	 GenParity É{§ CheckParityÉ§ Datau§ std_logic_vector É§ ODDEVENu§	 std_logic É§ SIZEu§ POSITIVEÉV§	 std_logicÉ(És§ i§ NATURAL És§ result§	 std_logic É)É§ i¯     § result¬1 ÉS§ i§ SIZEQÉ§ result§ resultWÉ_§
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É§ i§ i¯	    É*Q ÉV§ result É*§ CheckParity Él§ logic_UXLHZ_table(g§
 std_ulogic§ LOWa§
 std_ulogic§ HIGH.É§
 std_ulogic É¦k§ cvt_to_UXLHZ§ logic_UXLHZ_tableÉ§¬UÉ¨¬XÉ©¬LÉª¬HÉ«¬ZÉ¬¬WÉ­¬LÉ®¬HÉ¯¬-É° Éµ{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic(É¶)É·V§ cvt_to_UXLHZ§ s É¸* Éº*§	 gen_utils ª
V 000080 60 7 1463086264500 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1463086264656 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
Ê   ÉD7C§ conversions(ÉGl§ basetype(§ binary§ octal§ decimal§ hex ÉI{§ max§ x§ y§ integerV§ integer(ÉJ)ÉKB§ x§ yJV§ x LV§ y *B ÉL*§ max ÉN{§ min§ x§ y§ integerV§ integer(ÉO)ÉPB§ x§ yJV§ x LV§ y *B ÉQ*§ min É]{§
 nextmultof§ x§ positive É^§ size§ positiveV§ positive(É_)É`N§ x\§ size(ÉaP¯    V§ size§ x§ size ÉbP0V§ size§ x§ size¯    Éc*N Éd*§
 nextmultof Éf{§ rtn_base§ base§ basetypeV§	 character(Ég)ÉhN§ base(ÉiP§ binaryV¬b ÉjP§ octalV¬o ÉkP§ decimalV¬d ÉlP§ hexV¬h Ém*N Én*§ rtn_base Ép{§ format§ r§ string Éq§ base§ basetype Ér§ rtn_len§ natural És§ justify§ justify_side Ét§ basespec§ b_specV§ string(Éus§ int_rtn_len§ integer Év)ÉwB§ basespec§ yesJÉx§ int_rtn_len§ rtn_len¯    ÉyLÉz§ int_rtn_len§ rtn_len É{*B É|B§ int_rtn_len§ r§ lengthJÉ}N§ basespec(É~P§ noV§ r ÉP§ yesV§ rtn_base§ base!¬"!§ r!¬" É*N ÉLÉN§ justify(ÉP§ leftÉN§ basespec(ÉP§ noÉV§ r!§ fill¬ § int_rtn_len§ r§ length ÉP§ yesÉV§ rtn_base§ base!¬"!§ r!¬"!É§ fill¬ § int_rtn_len§ r§ length É*N ÉP§ rightÉN§ basespec(ÉP§ noÉV§ fill¬ § int_rtn_len§ r§ length!§ r ÉP§ yesÉV§ fill¬ § int_rtn_len§ r§ length!É§ rtn_base§ base!¬"!§ r!¬" É*N É*N É*B É*§ format É{§	 cnvt_base§ x§ string É§ inbase§ natural`¯   a¯   V§ natural(És§ r§ t§ natural¯     És§ place§ positive¯    É)É/§ iu§ x§ reverse_rangeQÉ N§ x§ i(É¡P¬0§ t¯     É¢P¬1§ t¯    É£P¬2§ t¯    É¤P¬3§ t¯    É¥P¬4§ t¯    É¦P¬5§ t¯    É§P¬6§ t¯    É¨P¬7§ t¯    É©P¬8§ t¯    ÉªP¬9§ t¯	    É«P¬a¬A§ t¯
    É¬P¬b¬B§ t¯    É­P¬c¬C§ t¯    É®P¬d¬D§ t¯    É¯P¬e¬E§ t¯    É°P¬f¬F§ t¯    É±P¬_§ t¯     É²§ place§ place§ inbase É³P0É´G§ falseÉµH§ lf!É¶­0   "CNVT_BASE found input value larger than base: "!§ lf!É·­   "Input value: "!§ x§ i!É¸­	   " Base: "!§
 to_int_str§ inbase!§ lf!É¹­   "converting input to integer 0"ÉºI§ warning É»V¯     É¼*N É½B§ t§ inbase¯   JÉ¾G§ falseÉ¿H§ lf!ÉÀ­0   "CNVT_BASE found input value larger than base: "!§ lf!ÉÁ­   "Input value: "!§ x§ i!ÉÂ­	   " Base: "!§
 to_int_str§ inbase!§ lf!ÉÃ­   "converting input to integer 0"ÉÄI§ warning ÉÅV¯     ÉÆLÉÇ§ r§ r§ t§ place ÉÈ§ place§ place§ inbase ÉÉ*B ÉÊ*Q ÉËV§ r ÉÌ*§	 cnvt_base ÉÎ{§ extend§ x§	 std_logic ÉÏ§ len§ positiveV§ std_logic_vector(ÉÐs§ v§ std_logic_vector¯   a§ len0§ x ÉÑ)ÉÒV§ v ÉÓ*§ extend ÉØ{§
 to_bin_str§ x§ std_logic_vector ÉÙ§ rtn_len§ natural¯     ÉÚ§ justify§ justify_side§ right ÉÛ§ basespec§ b_spec§ yesV§ string(ÉÝs§ int§ std_logic_vector¯   a§ x§ length§ x ÉÞs§ r§ string¯   a§ x§ length0¬$ Éß)Éà/§ iu§ int`QÉá§ r§ ia§ i§
 to_bin_str§ int§ i§ basespec§ no Éâ*Q ÉãV§ format§ r§ binary§ rtn_len§ justify§ basespec Éä*§
 to_bin_str Éæ{§
 to_bin_str§ x§	 std_logic Éç§ rtn_len§ natural¯     Éè§ justify§ justify_side§ right Éé§ basespec§ b_spec§ yesV§ string(Éês§ r§ string¯   a¯    Éë)ÉìN§ x(ÉíP¬0§ r¯   ¬0 ÉîP¬1§ r¯   ¬1 ÉïP¬U§ r¯   ¬U ÉðP¬X§ r¯   ¬X ÉñP¬Z§ r¯   ¬Z ÉòP¬W§ r¯   ¬W ÉóP¬H§ r¯   ¬H ÉôP¬L§ r¯   ¬L ÉõP¬-§ r¯   ¬- Éö*N É÷V§ format§ r§ binary§ rtn_len§ justify§ basespec Éø*§
 to_bin_str Éú{§
 to_bin_str§ x§ natural Éû§ rtn_len§ natural¯     Éü§ justify§ justify_side§ right Éý§ basespec§ b_spec§ yesV§ string(Éþs§ int§ natural§ x Êÿ  s§ ptr§ positive`¯   a¯    ¯     És§ r§ string¯   a¯    0¬$ É)ÉB§ int¯    JÉV§ format­   "0"§ binary§ rtn_len§ justify§ basespec É*B ÉS§ int¯    QÉN§ int]¯   (É	P¯    § r§ ptr¬0 É
P¯   § r§ ptr¬1 ÉP0ÉG§ falseH§ lf!­   "TO_BIN_STR, shouldn't happen"ÉI§ failure ÉV­   "$" É@ É*N É§ int§ int¯    É§ ptr§ ptr¯    É*Q ÉV§ format§ r§ ptr¯   a¯    § binary§ rtn_len§ justify§ basespec É*§
 to_bin_str É{§
 to_hex_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesV§ string(És§ nxt§ positive§
 nextmultof§ x§ length¯    És§ int§ std_logic_vector¯   a§ nxt0¬0 És§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    És§ r§ string¯   a§ nxt¯   0¬$ É o§ slv4(§ std_logic_vector¯   a¯    É!)É"§ int§ nxt§ x§ length¯   a§ nxt§ x É#B§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ$§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É%*B É&/§ iu§ int`QÉ'UP§ i]¯   ¯    É(N§ slv4§ int§ ia§ i¯   (É)P­   "0000"§ r§ ptr¬0 É*P­   "0001"§ r§ ptr¬1 É+P­   "0010"§ r§ ptr¬2 É,P­   "0011"§ r§ ptr¬3 É-P­   "0100"§ r§ ptr¬4 É.P­   "0101"§ r§ ptr¬5 É/P­   "0110"§ r§ ptr¬6 É0P­   "0111"§ r§ ptr¬7 É1P­   "1000"§ r§ ptr¬8 É2P­   "1001"§ r§ ptr¬9 É3P­   "1010"§ r§ ptr¬A É4P­   "1011"§ r§ ptr¬B É5P­   "1100"§ r§ ptr¬C É6P­   "1101"§ r§ ptr¬D É7P­   "1110"§ r§ ptr¬E É8P­   "1111"§ r§ ptr¬F É9P­   "ZZZZ"§ r§ ptr¬Z É:P­   "WWWW"§ r§ ptr¬W É;P­   "LLLL"§ r§ ptr¬L É<P­   "HHHH"§ r§ ptr¬H É=P­   "UUUU"§ r§ ptr¬U É>P­   "XXXX"§ r§ ptr¬X É?P­   "----"§ r§ ptr¬- É@P0ÉAG§ falseÉBH§ lf!ÉC­"   "TO_HEX_STR found illegal value: "!ÉD§
 to_bin_str§ int§ ia§ i¯   !§ lf!ÉE­   "converting input to '-'"ÉFI§ warning ÉG§ r§ ptr¬- ÉH*N ÉI§ ptr§ ptr¯    ÉJ*Q ÉKV§ format§ r§ hex§ rtn_len§ justify§ basespec ÉL*§
 to_hex_str ÉN{§
 to_hex_str§ x§ natural ÉO§ rtn_len§ natural¯     ÉP§ justify§ justify_side§ right ÉQ§ basespec§ b_spec§ yesV§ string(ÉRs§ int§ natural§ x ÉSs§ ptr§ positive`¯   a¯   ¯    ÉTs§ r§ string¯   a¯   0¬$ ÉU)ÉVB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec *B ÉWS§ int¯    QÉXN§ int]¯   (ÉYP¯    § r§ ptr¬0 ÉZP¯   § r§ ptr¬1 É[P¯   § r§ ptr¬2 É\P¯   § r§ ptr¬3 É]P¯   § r§ ptr¬4 É^P¯   § r§ ptr¬5 É_P¯   § r§ ptr¬6 É`P¯   § r§ ptr¬7 ÉaP¯   § r§ ptr¬8 ÉbP¯	   § r§ ptr¬9 ÉcP¯
   § r§ ptr¬A ÉdP¯   § r§ ptr¬B ÉeP¯   § r§ ptr¬C ÉfP¯   § r§ ptr¬D ÉgP¯   § r§ ptr¬E ÉhP¯   § r§ ptr¬F ÉiP0ÉjG§ falseH§ lf!­   "TO_HEX_STR, shouldn't happen"ÉkI§ failure ÉlV­   "$" Ém*N Én§ int§ int¯    Éo§ ptr§ ptr¯    Ép*Q ÉqV§ format§ r§ ptr¯   a¯   § hex§ rtn_len§ justify§ basespec Ér*§
 to_hex_str Ét{§
 to_oct_str§ x§ std_logic_vector Éu§ rtn_len§ natural¯     Év§ justify§ justify_side§ right Éw§ basespec§ b_spec§ yesV§ string(Éys§ nxt§ positive§
 nextmultof§ x§ length¯    Ézs§ int§ std_logic_vector¯   a§ nxt0¬0 É{s§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    É|s§ r§ string¯   a§ nxt¯   0¬$ É}o§ slv3(§ std_logic_vector¯   a¯    É~)É§ int§ nxt§ x§ length¯   a§ nxt§ x ÉB§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É*B É/§ iu§ int`QÉUP§ i]¯   ¯    ÉN§ slv3§ int§ ia§ i¯   (ÉP­   "000"§ r§ ptr¬0 ÉP­   "001"§ r§ ptr¬1 ÉP­   "010"§ r§ ptr¬2 ÉP­   "011"§ r§ ptr¬3 ÉP­   "100"§ r§ ptr¬4 ÉP­   "101"§ r§ ptr¬5 ÉP­   "110"§ r§ ptr¬6 ÉP­   "111"§ r§ ptr¬7 ÉP­   "ZZZ"§ r§ ptr¬Z ÉP­   "WWW"§ r§ ptr¬W ÉP­   "LLL"§ r§ ptr¬L ÉP­   "HHH"§ r§ ptr¬H ÉP­   "UUU"§ r§ ptr¬U ÉP­   "XXX"§ r§ ptr¬X ÉP­   "---"§ r§ ptr¬- ÉP0ÉG§ falseÉH§ lf!É­"   "TO_OCT_STR found illegal value: "!É§
 to_bin_str§ int§ ia§ i¯   !§ lf!É­   "converting input to '-'"ÉI§ warning É§ r§ ptr¬- É*N É§ ptr§ ptr¯    É*Q É V§ format§ r§ octal§ rtn_len§ justify§ basespec É¡*§
 to_oct_str É£{§
 to_oct_str§ x§ natural É¤§ rtn_len§ natural¯     É¥§ justify§ justify_side§ right É¦§ basespec§ b_spec§ yesV§ string(É§s§ int§ natural§ x É¨s§ ptr§ positive`¯   a¯   ¯    É©s§ r§ string¯   a¯   0¬$ Éª)É«B§ x¯    JV§ format­   "0"§ octal§ rtn_len§ justify§ basespec *B É¬S§ int¯    QÉ­N§ int]¯   (É®P¯    § r§ ptr¬0 É¯P¯   § r§ ptr¬1 É°P¯   § r§ ptr¬2 É±P¯   § r§ ptr¬3 É²P¯   § r§ ptr¬4 É³P¯   § r§ ptr¬5 É´P¯   § r§ ptr¬6 ÉµP¯   § r§ ptr¬7 É¶P0É·G§ falseH§ lf!­   "TO_OCT_STR, shouldn't happen"É¸I§ failure É¹V­   "$" Éº*N É»§ int§ int¯    É¼§ ptr§ ptr¯    É½*Q É¾V§ format§ r§ ptr¯   a¯   § octal§ rtn_len§ justify§ basespec É¿*§
 to_oct_str ÉÁ{§
 to_int_str§ x§ natural ÉÂ§ rtn_len§ natural¯     ÉÃ§ justify§ justify_side§ right ÉÄ§ basespec§ b_spec§ yesV§ string(ÉÅs§ int§ natural§ x ÉÆs§ ptr§ positive`¯   a¯    ¯     ÉÇs§ r§ string¯   a¯    0¬$ ÉÈ)ÉÉB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec ÉÊLÉËS§ int¯    QÉÌN§ int]¯
   (ÉÍP¯    § r§ ptr¬0 ÉÎP¯   § r§ ptr¬1 ÉÏP¯   § r§ ptr¬2 ÉÐP¯   § r§ ptr¬3 ÉÑP¯   § r§ ptr¬4 ÉÒP¯   § r§ ptr¬5 ÉÓP¯   § r§ ptr¬6 ÉÔP¯   § r§ ptr¬7 ÉÕP¯   § r§ ptr¬8 ÉÖP¯	   § r§ ptr¬9 É×P0ÉØG§ falseH§ lf!­   "TO_INT_STR, shouldn't happen"ÉÙI§ failure ÉÚV­   "$" ÉÛ*N ÉÜ§ int§ int¯
    ÉÝ§ ptr§ ptr¯    ÉÞ*Q ÉßV§ format§ r§ ptr¯   a¯    § decimal§ rtn_len§ justify§ basespec Éà*B Éá*§
 to_int_str Éã{§
 to_int_str§ x§ std_logic_vector Éä§ rtn_len§ natural¯     Éå§ justify§ justify_side§ right Éæ§ basespec§ b_spec§ yesÉçV§ string(Éè)ÉéV§
 to_int_str§ to_nat§ x§ rtn_len§ justify§ basespec Éê*§
 to_int_str Éí{§ to_time_str§ x§ timeÉîV§ string(Éï)ÉðV§
 to_int_str§ to_nat§ x§ basespec§ no!­   " ns" Éñ*§ to_time_str Éó{§ fill§	 fill_char§	 character¬* Éô§ rtn_len§ integer¯   ÉõV§ string(Éös§ r§ string¯   a§ max§ rtn_len¯   0§	 fill_char É÷s§ len§ integer Éø)ÉùB§ rtn_len¯   JÉú§ len¯    ÉûLÉü§ len§ rtn_len Éý*B ÉþV§ r¯   a§ len Êþ  *§ fill É{§ to_nat§ x§ std_logic_vectorV§ natural(És§ t§ std_logic_vector¯   a§ x§ length§ x És§ int§ std_logic_vector¯   a¯   0¬0 És§ r§ natural¯     És§ place§ positive¯    É	)É
B§ x§ length¯    JÉ§ int§ max¯    § x§ length¯   a¯   § t¯   a§ x§ length ÉLÉ§ int¯   a¯   § t§ x§ length¯   a§ x§ length É*B É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬1¬H§ r§ r§ place ÉP¬0¬L@ ÉP0ÉG§ falseÉH§ lf!É­   "TO_NAT found illegal value: "!§
 to_bin_str§ int§ i!§ lf!É­   "converting input to integer 0"ÉI§ warning ÉV¯     É*N ÉTP§ i¯    É§ place§ place¯    É*Q ÉV§ r É*§ to_nat É!{§ to_nat§ x§	 std_logicÉ"V§ natural(É#)É$N§ x(É%P¬0V¯     É&P¬1V¯    É'P0É(G§ falseÉ)H§ lf!É*­   "TO_NAT found illegal value: "!§
 to_bin_str§ x!§ lf!É+­   "converting input to integer 0"É,I§ warning É-V¯     É.*N É/*§ to_nat É1{§ to_nat§ x§ timeÉ2V§ natural(É3)É4V§ x¯   § ns É5*§ to_nat É7{§ h§ x§ string É8§ rtn_len§ positive`¯   a¯    ¯    É9V§ std_logic_vector(É>s§ int§ string¯   a§ x§ length§ x É?s§ size§ positive§ max§ x§ length¯   § rtn_len É@s§ ptr§ integer`¯   a§ size§ size ÉAs§ r§ std_logic_vector¯   a§ size0¬0 ÉB)ÉC/§ iu§ int§ reverse_rangeQÉDN§ int§ i(ÉEP¬0§ r§ ptr¯   a§ ptr­   "0000" ÉFP¬1§ r§ ptr¯   a§ ptr­   "0001" ÉGP¬2§ r§ ptr¯   a§ ptr­   "0010" ÉHP¬3§ r§ ptr¯   a§ ptr­   "0011" ÉIP¬4§ r§ ptr¯   a§ ptr­   "0100" ÉJP¬5§ r§ ptr¯   a§ ptr­   "0101" ÉKP¬6§ r§ ptr¯   a§ ptr­   "0110" ÉLP¬7§ r§ ptr¯   a§ ptr­   "0111" ÉMP¬8§ r§ ptr¯   a§ ptr­   "1000" ÉNP¬9§ r§ ptr¯   a§ ptr­   "1001" ÉOP¬a¬A§ r§ ptr¯   a§ ptr­   "1010" ÉPP¬b¬B§ r§ ptr¯   a§ ptr­   "1011" ÉQP¬c¬C§ r§ ptr¯   a§ ptr­   "1100" ÉRP¬d¬D§ r§ ptr¯   a§ ptr­   "1101" ÉSP¬e¬E§ r§ ptr¯   a§ ptr­   "1110" ÉTP¬f¬F§ r§ ptr¯   a§ ptr­   "1111" ÉUP¬U§ r§ ptr¯   a§ ptr­   "UUUU" ÉVP¬X§ r§ ptr¯   a§ ptr­   "XXXX" ÉWP¬Z§ r§ ptr¯   a§ ptr­   "ZZZZ" ÉXP¬W§ r§ ptr¯   a§ ptr­   "WWWW" ÉYP¬H§ r§ ptr¯   a§ ptr­   "HHHH" ÉZP¬L§ r§ ptr¯   a§ ptr­   "LLLL" É[P¬-§ r§ ptr¯   a§ ptr­   "----" É\P¬_§ ptr§ ptr¯    É]P0É^G§ falseÉ_H§ lf!É`­.   "O conversion found illegal input character: "!Éa§ int§ i!§ lf!­    "converting character to '----'"ÉbI§ warning Éc§ r§ ptr¯   a§ ptr­   "----" Éd*N Ée§ ptr§ ptr¯    Éf*Q ÉgV§ r§ size§ rtn_len¯   a§ size Éh*§ h Éj{§ d§ x§ string Ék§ rtn_len§ positive`¯   a¯    ¯    ÉlV§ std_logic_vector(Ép)ÉqV§ to_slv§	 cnvt_base§ x¯
   § rtn_len Ér*§ d Ét{§ o§ x§ string Éu§ rtn_len§ positive`¯   a¯    ¯    ÉvV§ std_logic_vector(Ézs§ int§ string¯   a§ x§ length§ x É{s§ size§ positive§ max§ x§ length¯   § rtn_len É|s§ ptr§ integer`¯   a§ size§ size É}s§ r§ std_logic_vector¯   a§ size0¬0 É~)É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬0§ r§ ptr¯   a§ ptr­   "000" ÉP¬1§ r§ ptr¯   a§ ptr­   "001" ÉP¬2§ r§ ptr¯   a§ ptr­   "010" ÉP¬3§ r§ ptr¯   a§ ptr­   "011" ÉP¬4§ r§ ptr¯   a§ ptr­   "100" ÉP¬5§ r§ ptr¯   a§ ptr­   "101" ÉP¬6§ r§ ptr¯   a§ ptr­   "110" ÉP¬7§ r§ ptr¯   a§ ptr­   "111" ÉP¬U§ r§ ptr¯   a§ ptr­   "UUU" ÉP¬X§ r§ ptr¯   a§ ptr­   "XXX" ÉP¬Z§ r§ ptr¯   a§ ptr­   "ZZZ" ÉP¬W§ r§ ptr¯   a§ ptr­   "WWW" ÉP¬H§ r§ ptr¯   a§ ptr­   "HHH" ÉP¬L§ r§ ptr¯   a§ ptr­   "LLL" ÉP¬-§ r§ ptr¯   a§ ptr­   "---" ÉP¬_§ ptr§ ptr¯    ÉP0ÉG§ falseÉH§ lf!É­.   "O conversion found illegal input character: "!É§ int§ i!§ lf!­   "converting character to '---'"ÉI§ warning É§ r§ ptr¯   a§ ptr­   "---" É*N É§ ptr§ ptr¯    É*Q ÉV§ r§ size§ rtn_len¯   a§ size É*§ o É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    É V§ std_logic_vector(É¤s§ int§ string¯   a§ x§ length§ x É¥s§ size§ positive§ max§ x§ length§ rtn_len É¦s§ ptr§ integer`¯    a§ size¯   § size É§s§ r§ std_logic_vector¯   a§ size0¬0 É¨)É©/§ iu§ int§ reverse_rangeQÉªN§ int§ i(É«P¬0§ r§ ptr¬0 É¬P¬1§ r§ ptr¬1 É­P¬U§ r§ ptr¬U É®P¬X§ r§ ptr¬X É¯P¬Z§ r§ ptr¬Z É°P¬W§ r§ ptr¬W É±P¬H§ r§ ptr¬H É²P¬L§ r§ ptr¬L É³P¬-§ r§ ptr¬- É´P¬_§ ptr§ ptr¯    ÉµP0É¶G§ falseÉ·H§ lf!É¸­.   "B conversion found illegal input character: "!É¹§ int§ i!§ lf!­   "converting character to '-'"ÉºI§ warning É»§ r§ ptr¬- É¼*N É½§ ptr§ ptr¯    É¾*Q É¿V§ r§ size§ rtn_len¯   a§ size ÉÀ*§ b ÉÂ{§ h§ x§ stringÉÃV§ natural(ÉÈ)ÉÉV§	 cnvt_base§ x¯    ÉÊ*§ h ÉÌ{§ d§ x§ stringÉÍV§ natural(ÉÑ)ÉÒV§	 cnvt_base§ x¯
    ÉÓ*§ d ÉÕ{§ o§ x§ stringÉÖV§ natural(ÉÚ)ÉÛV§	 cnvt_base§ x¯    ÉÜ*§ o ÉÞ{§ b§ x§ stringÉßV§ natural(Éã)ÉäV§	 cnvt_base§ x¯    Éå*§ b Éç{§ to_slv§ x§ natural Éè§ rtn_len§ positive`¯   a¯    ¯    ÉéV§ std_logic_vector(Éës§ int§ natural§ x Éìs§ ptr§ positive¯     Éís§ r§ std_logic_vector¯   a¯    0¬0 Éî)ÉïS§ int¯    QÉðN§ int]¯   (ÉñP¯    § r§ ptr¬0 ÉòP¯   § r§ ptr¬1 ÉóP0ÉôG§ falseH§ lf!­   "TO_SLV, shouldn't happen"ÉõI§ failure ÉöV­   "0" É÷*N Éø§ int§ int¯    Éù§ ptr§ ptr¯    Éú*Q ÉûV§ r¯!   § rtn_lena¯     Éü*§ to_slv Éþ{§ to_sl§ x§ naturalÊý  V§	 std_logic(És§ r§	 std_logic¬0 É)ÉN§ x(ÉP¯    @ ÉP¯   § r¬1 ÉP0ÉG§ falseÉH§ lf!É	­'   "TO_SL found illegal input character: "!É
§
 to_int_str§ x!§ lf!­   "converting character to '-'"ÉI§ warning ÉV¬- É*N ÉV§ r É*§ to_sl É{§ to_time§ x§ naturalV§ time(É)ÉV§ x¯   § ns É*§ to_time É{§ to_int§ x§ std_logic_vectorV§ integer(És§ t§ std_logic_vector§ x§ lengthb¯   § x És§ int§ std_logic_vector¯    b¯   0¬0 És§ sign§	 std_logic¬0 És§ size§ integer¯     És§ inv§ boolean§ false És§ r§ integer¯     És§ place§ positive¯    É )É!B§ x§ length¯!   JÉ"§ sign§ t§ x§ length É#/§ iu§ t§ reverse_rangeQÉ$B§ sign¬1JÉ%B§ inv§ trueJÉ&§ t§ i_§ t§ i É'K§ t§ i¬1JÉ(§ inv§ true É)*B É**B É+§ size§ size¯    É,*Q É-§ inv§ false É./§ iu¯   a§ size¯   QÉ/N§ t§ i(É0P¬1¬H§ r§ r§ place É1P¬0¬L@ É2P0É3G§ falseÉ4H§ lf!É5­   " TO_INT found illegal value "É6I§ warning É7V¯     É8*N É9§ place§ place¯    É:*Q É;B§ sign¬1JÉ<V§ r É=LÉ>V§ r É?*B É@LÉA§ int§ t¯    b¯    ÉB§ sign§ t¯     ÉC/§ iu¯   a¯   QÉDB§ sign¬1JÉEB§ inv§ trueJÉF§ int§ i_§ int§ i ÉGK§ int§ i¬1JÉH§ inv§ true ÉI*B ÉJ*B ÉK*Q ÉL§ inv§ false ÉM/§ iu¯   a¯   QÉNN§ int§ i(ÉOP¬1¬H§ r§ r§ place ÉPP¬0¬L@ ÉQP0ÉRG§ falseÉSH§ lf!ÉT­   " TO_INT found illegal value "ÉUI§ warning ÉVV¯     ÉW*N ÉX§ place§ place¯    ÉY*Q ÉZB§ sign¬1JÉ[V§ r É\LÉ]V§ r É^*B É_*B É`*§ to_int Éb*§ conversions ª
V 000086 60 7 1463086264656 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 1249          1463086368621 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086368618 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1463086368618 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2V 000068 60 562 1463086542421 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É,2§ addr_ctrl_out(É.+É/§ ASIZE§ integer¯    É0§ BWSIZE§ integer¯   É1 É3,É4§ clku§	 std_logic É7§ resetu§	 std_logic É9§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É:§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É;§ lb_rw_nu§	 std_logic É<§ ram_rw_nv§	 std_logic É=§ lb_adv_ld_nu§	 std_logic É>§ ram_adv_ld_nv§	 std_logic É?§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É@§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    ÉA ÉB*§ addr_ctrl_out ª
V 000071 60 7 1463086542421 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1463086542471 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086542468 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1463086542468 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1463086542422 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1463086542422 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1463086542422
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1463086542549 ./src/data_inout.vhd*data_inout
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É-2§
 data_inout(É/+É0§ DSIZE§ integer¯$    É1§ BWSIZE§ integer¯   É2 É4,É5§ clku§	 std_logic É8§ resetu§	 std_logic É:§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É;§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É<§ dqw§ std_logic_vector§ DSIZE¯   b¯     É=§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    É> É?*§
 data_inout ª
V 000065 60 7 1463086542549 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1463086542626 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1463086542608 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éd§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éf§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ég§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éh§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éi§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éj§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ék§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Él§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ém§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Én§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éo§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ép§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éq§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ér§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z És§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z Ét§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z Éu§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 É*B ÉB§ clk¬1JÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1463086542608 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1463086542562 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1463086542562 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1463086542562
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1463086542796 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É"2§
 idt71v3556(É#+É%§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É&§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É'§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É(§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É)§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É*§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É+§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É,§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É6§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 É7§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 É8§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 É9§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 É:§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 É;§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 É<§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 É=§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 É>§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 É?§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 É@§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉA§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉB§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉC§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉD§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉE§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉF§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Éf§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Éh§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éi§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ék§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay Él§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Én§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Ép§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éq§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ér§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay És§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Éx§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éy§ thold_A0_CLK§ VitalDelayType§	 UnitDelay Éz§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É{§ thold_R_CLK§ VitalDelayType§	 UnitDelay É|§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É}§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É~§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ InstancePath§ STRING§ DefaultInstancePath É§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É§ MsgOn§ BOOLEAN§ DefaultMsgOn É§ XOn§ BOOLEAN§
 DefaultXon É§ SeverityMode§ SEVERITY_LEVEL§ WARNING É§ TimingModel§ STRING§ DefaultTimingModelÉ É,É§ A0u§	 std_logic¬U É§ A1u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É§ DQA5w§	 std_logic¬U É § DQA6w§	 std_logic¬U É¡§ DQA7w§	 std_logic¬U É¢§ DQA8w§	 std_logic¬U É£§ DQB0w§	 std_logic¬U É¤§ DQB1w§	 std_logic¬U É¥§ DQB2w§	 std_logic¬U É¦§ DQB3w§	 std_logic¬U É§§ DQB4w§	 std_logic¬U É¨§ DQB5w§	 std_logic¬U É©§ DQB6w§	 std_logic¬U Éª§ DQB7w§	 std_logic¬U É«§ DQB8w§	 std_logic¬U É¬§ DQC0w§	 std_logic¬U É­§ DQC1w§	 std_logic¬U É®§ DQC2w§	 std_logic¬U É¯§ DQC3w§	 std_logic¬U É°§ DQC4w§	 std_logic¬U É±§ DQC5w§	 std_logic¬U É²§ DQC6w§	 std_logic¬U É³§ DQC7w§	 std_logic¬U É´§ DQC8w§	 std_logic¬U Éµ§ DQD0w§	 std_logic¬U É¶§ DQD1w§	 std_logic¬U É·§ DQD2w§	 std_logic¬U É¸§ DQD3w§	 std_logic¬U É¹§ DQD4w§	 std_logic¬U Éº§ DQD5w§	 std_logic¬U É»§ DQD6w§	 std_logic¬U É¼§ DQD7w§	 std_logic¬U É½§ DQD8w§	 std_logic¬U É¾§ ADVu§	 std_logic¬U É¿§ Ru§	 std_logic¬U ÉÀ§ CLKENNegu§	 std_logic¬U ÉÁ§ BWDNegu§	 std_logic¬U ÉÂ§ BWCNegu§	 std_logic¬U ÉÃ§ BWBNegu§	 std_logic¬U ÉÄ§ BWANegu§	 std_logic¬U ÉÅ§ CE1Negu§	 std_logic¬U ÉÆ§ CE2Negu§	 std_logic¬U ÉÇ§ CE2u§	 std_logic¬U ÉÈ§ CLKu§	 std_logic¬U ÉÉ§ LBONegu§	 std_logic¬1 ÉÊ§ OENegu§	 std_logic¬UÉË ÉÌd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÍ*§
 idt71v3556 ª
V 000065 60 7 1463086542796 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1463086542969 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1463086542937 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÒ8§ rtl.§
 idt71v3556(ÉÓd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÕk§ partID§ STRING­   "idt71v3156" É×p§ A0_ipd§
 std_ulogic¬U ÉØp§ A1_ipd§
 std_ulogic¬U ÉÙp§ A2_ipd§
 std_ulogic¬U ÉÚp§ A3_ipd§
 std_ulogic¬U ÉÛp§ A4_ipd§
 std_ulogic¬U ÉÜp§ A5_ipd§
 std_ulogic¬U ÉÝp§ A6_ipd§
 std_ulogic¬U ÉÞp§ A7_ipd§
 std_ulogic¬U Éßp§ A8_ipd§
 std_ulogic¬U Éàp§ A9_ipd§
 std_ulogic¬U Éáp§ A10_ipd§
 std_ulogic¬U Éâp§ A11_ipd§
 std_ulogic¬U Éãp§ A12_ipd§
 std_ulogic¬U Éäp§ A13_ipd§
 std_ulogic¬U Éåp§ A14_ipd§
 std_ulogic¬U Éæp§ A15_ipd§
 std_ulogic¬U Éçp§ A16_ipd§
 std_ulogic¬U Éèp§ DQA0_ipd§
 std_ulogic¬U Éép§ DQA1_ipd§
 std_ulogic¬U Éêp§ DQA2_ipd§
 std_ulogic¬U Éëp§ DQA3_ipd§
 std_ulogic¬U Éìp§ DQA4_ipd§
 std_ulogic¬U Éíp§ DQA5_ipd§
 std_ulogic¬U Éîp§ DQA6_ipd§
 std_ulogic¬U Éïp§ DQA7_ipd§
 std_ulogic¬U Éðp§ DQA8_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQB8_ipd§
 std_ulogic¬U Éúp§ DQC0_ipd§
 std_ulogic¬U Éûp§ DQC1_ipd§
 std_ulogic¬U Éüp§ DQC2_ipd§
 std_ulogic¬U Éýp§ DQC3_ipd§
 std_ulogic¬U Éþp§ DQC4_ipd§
 std_ulogic¬U Êÿ   p§ DQC5_ipd§
 std_ulogic¬U Ép§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U É	p§ DQD5_ipd§
 std_ulogic¬U É
p§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U Ép§
 BWBNeg_ipd§
 std_ulogic¬U Ép§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É!§	 WireDelay9É")É$§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É%§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É&§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É'§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É(§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É)§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É*§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É+§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É,§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É-§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É.§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É/§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É0§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É1§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É2§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É3§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É4§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É5§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É6§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É7§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 É8§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 É9§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 É:§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 É;§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 É<§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 É=§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 É>§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 É?§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 É@§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉA§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉB§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉC§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉD§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉE§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉF§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉG§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉH§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉI§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉJ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉK§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉL§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉM§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉN§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉO§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉP§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉQ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉR§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉS§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉT§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉU§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉV§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 ÉW§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 ÉX§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 ÉY§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV ÉZ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R É[§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg É\§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg É]§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg É^§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg É_§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg É`§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éa§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éb§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éc§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éd§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Ée§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Ég*9 Él§ Behavior9Én,Éo§ BWDNInu§
 std_ulogic¬U Ép§ BWCNInu§
 std_ulogic¬U Éq§ BWBNInu§
 std_ulogic¬U Ér§ BWANInu§
 std_ulogic¬U És§ DatDInu§ std_logic_vector¯   b¯     Ét§ DatCInu§ std_logic_vector¯   b¯     Éu§ DatBInu§ std_logic_vector¯   b¯     Év§ DatAInu§ std_logic_vector¯   b¯     Éw§ DataOutv§ std_logic_vector¯#   b¯    Éx0¬Z Éy§ CLKInu§
 std_ulogic¬U Éz§ CKENInu§
 std_ulogic¬U É{§	 AddressInu§ std_logic_vector¯   b¯     É|§ OENegInu§
 std_ulogic¬U É}§ RInu§
 std_ulogic¬U É~§ ADVInu§
 std_ulogic¬U É§ CE2Inu§
 std_ulogic¬U É§ LBONegInu§
 std_ulogic¬1 É§ CE1NegInu§
 std_ulogic¬U É§ CE2NegInu§
 std_ulogic¬UÉ É,6É§ BWDNIn§
 BWDNeg_ipdÉ§ BWCNIn§
 BWCNeg_ipdÉ§ BWBNIn§
 BWBNeg_ipdÉ§ BWANIn§
 BWANeg_ipdÉ§ CLKIn§ CLK_ipdÉ§ CKENIn§ CLKENNeg_ipdÉ§ OENegIn§	 OENeg_ipdÉ§ RIn§ R_ipdÉ§ ADVIn§ ADV_ipdÉ§ CE2In§ CE2_ipdÉ§ LBONegIn§
 LBONeg_ipdÉ§ CE1NegIn§
 CE1Neg_ipdÉ§ CE2NegIn§
 CE2Neg_ipdÉ§ DataOut¯    § DQA0É§ DataOut¯   § DQA1É§ DataOut¯   § DQA2É§ DataOut¯   § DQA3É§ DataOut¯   § DQA4É§ DataOut¯   § DQA5É§ DataOut¯   § DQA6É§ DataOut¯   § DQA7É§ DataOut¯   § DQA8É§ DataOut¯	   § DQB0É§ DataOut¯
   § DQB1É§ DataOut¯   § DQB2É§ DataOut¯   § DQB3É§ DataOut¯   § DQB4É § DataOut¯   § DQB5É¡§ DataOut¯   § DQB6É¢§ DataOut¯   § DQB7É£§ DataOut¯   § DQB8É¤§ DataOut¯   § DQC0É¥§ DataOut¯   § DQC1É¦§ DataOut¯   § DQC2É§§ DataOut¯   § DQC3É¨§ DataOut¯   § DQC4É©§ DataOut¯   § DQC5Éª§ DataOut¯   § DQC6É«§ DataOut¯   § DQC7É¬§ DataOut¯   § DQC8É­§ DataOut¯   § DQD0É®§ DataOut¯   § DQD1É¯§ DataOut¯   § DQD2É°§ DataOut¯   § DQD3É±§ DataOut¯   § DQD4É²§ DataOut¯    § DQD5É³§ DataOut¯!   § DQD6É´§ DataOut¯"   § DQD7Éµ§ DataOut¯#   § DQD8É¶§ DatAIn¯    § DQA0_ipdÉ·§ DatAIn¯   § DQA1_ipdÉ¸§ DatAIn¯   § DQA2_ipdÉ¹§ DatAIn¯   § DQA3_ipdÉº§ DatAIn¯   § DQA4_ipdÉ»§ DatAIn¯   § DQA5_ipdÉ¼§ DatAIn¯   § DQA6_ipdÉ½§ DatAIn¯   § DQA7_ipdÉ¾§ DatAIn¯   § DQA8_ipdÉ¿§ DatBIn¯    § DQB0_ipdÉÀ§ DatBIn¯   § DQB1_ipdÉÁ§ DatBIn¯   § DQB2_ipdÉÂ§ DatBIn¯   § DQB3_ipdÉÃ§ DatBIn¯   § DQB4_ipdÉÄ§ DatBIn¯   § DQB5_ipdÉÅ§ DatBIn¯   § DQB6_ipdÉÆ§ DatBIn¯   § DQB7_ipdÉÇ§ DatBIn¯   § DQB8_ipdÉÈ§ DatCIn¯    § DQC0_ipdÉÉ§ DatCIn¯   § DQC1_ipdÉÊ§ DatCIn¯   § DQC2_ipdÉË§ DatCIn¯   § DQC3_ipdÉÌ§ DatCIn¯   § DQC4_ipdÉÍ§ DatCIn¯   § DQC5_ipdÉÎ§ DatCIn¯   § DQC6_ipdÉÏ§ DatCIn¯   § DQC7_ipdÉÐ§ DatCIn¯   § DQC8_ipdÉÑ§ DatDIn¯    § DQD0_ipdÉÒ§ DatDIn¯   § DQD1_ipdÉÓ§ DatDIn¯   § DQD2_ipdÉÔ§ DatDIn¯   § DQD3_ipdÉÕ§ DatDIn¯   § DQD4_ipdÉÖ§ DatDIn¯   § DQD5_ipdÉ×§ DatDIn¯   § DQD6_ipdÉØ§ DatDIn¯   § DQD7_ipdÉÙ§ DatDIn¯   § DQD8_ipdÉÚ§	 AddressIn¯    § A0_ipdÉÛ§	 AddressIn¯   § A1_ipdÉÜ§	 AddressIn¯   § A2_ipdÉÝ§	 AddressIn¯   § A3_ipdÉÞ§	 AddressIn¯   § A4_ipdÉß§	 AddressIn¯   § A5_ipdÉà§	 AddressIn¯   § A6_ipdÉá§	 AddressIn¯   § A7_ipdÉâ§	 AddressIn¯   § A8_ipdÉã§	 AddressIn¯	   § A9_ipdÉä§	 AddressIn¯
   § A10_ipdÉå§	 AddressIn¯   § A11_ipdÉæ§	 AddressIn¯   § A12_ipdÉç§	 AddressIn¯   § A13_ipdÉè§	 AddressIn¯   § A14_ipdÉé§	 AddressIn¯   § A15_ipdÉê§	 AddressIn¯   § A16_ipdÉë Éîl§	 mem_state(§ deselÉï§ begin_rdÉð§ begin_wrÉñ§ burst_rdÉò§ burst_wrÉó Éõp§ state§	 mem_state É÷l§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Éøl§ seqtab(g¯    a¯   .§ sequence Éúk§ il0§ sequence¯    ¯   ¯   ¯    Éûk§ il1§ sequence¯    ¯   ¯   ¯    Éük§ il2§ sequence¯    ¯   ¯   ¯    Éýk§ il3§ sequence¯    ¯   ¯   ¯    Éþk§ il§ seqtab§ il0§ il1§ il2§ il3 Êÿ  k§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É
)É§ Burst_Setup;É)ÉB§ LBONegIn¬1JÉ§	 Burst_Seq§ il ÉLÉ§	 Burst_Seq§ ln É*B ÉD É*;§ Burst_Setup É§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCInÉ§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RInÉ§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ!l§ command_type(§ dsÉ"§ burstÉ#§ readÉ$§ writeÉ% É(s§ Tviol_BWDN_CLK§ X01¬0 É)s§ TD_BWDN_CLK§ VitalTimingDataType É+s§ Tviol_BWCN_CLK§ X01¬0 É,s§ TD_BWCN_CLK§ VitalTimingDataType É.s§ Tviol_BWBN_CLK§ X01¬0 É/s§ TD_BWBN_CLK§ VitalTimingDataType É1s§ Tviol_BWAN_CLK§ X01¬0 É2s§ TD_BWAN_CLK§ VitalTimingDataType É4s§ Tviol_CKENIn_CLK§ X01¬0 É5s§ TD_CKENIn_CLK§ VitalTimingDataType É7s§ Tviol_ADVIn_CLK§ X01¬0 É8s§ TD_ADVIn_CLK§ VitalTimingDataType É:s§ Tviol_CE1NegIn_CLK§ X01¬0 É;s§ TD_CE1NegIn_CLK§ VitalTimingDataType É=s§ Tviol_CE2NegIn_CLK§ X01¬0 É>s§ TD_CE2NegIn_CLK§ VitalTimingDataType É@s§ Tviol_CE2In_CLK§ X01¬0 ÉAs§ TD_CE2In_CLK§ VitalTimingDataType ÉCs§ Tviol_RIn_CLK§ X01¬0 ÉDs§
 TD_RIn_CLK§ VitalTimingDataType ÉFs§ Tviol_DatDIn_CLK§ X01¬0 ÉGs§ TD_DatDIn_CLK§ VitalTimingDataType ÉIs§ Tviol_DatCIn_CLK§ X01¬0 ÉJs§ TD_DatCIn_CLK§ VitalTimingDataType ÉLs§ Tviol_DatBIn_CLK§ X01¬0 ÉMs§ TD_DatBIn_CLK§ VitalTimingDataType ÉOs§ Tviol_DatAIn_CLK§ X01¬0 ÉPs§ TD_DatAIn_CLK§ VitalTimingDataType ÉRs§ Tviol_AddressIn_CLK§ X01¬0 ÉSs§ TD_AddressIn_CLK§ VitalTimingDataType ÉUs§	 Pviol_CLK§ X01¬0 ÉVs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉYl§ MemStore(g¯    a¯Öü  .§ INTEGERÉZ`¯   a¯ÿ   É\s§ MemDataA§ MemStore É]s§ MemDataB§ MemStore É^s§ MemDataC§ MemStore É_s§ MemDataD§ MemStore Éas§ MemAddr§ NATURAL`¯    a¯Öü   Ébs§ MemAddr1§ NATURAL`¯    a¯Öü   Écs§	 startaddr§ NATURAL`¯    a¯Öü   Ées§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     Éfs§ memstart§ NATURAL`¯    a¯   ¯     Égs§ offset§ INTEGER`¯   a¯   ¯     Éis§ command§ command_type Éks§ BWD1§ UX01 Éls§ BWC1§ UX01 Éms§ BWB1§ UX01 Éns§ BWA1§ UX01 Éps§ BWD2§ UX01 Éqs§ BWC2§ UX01 Érs§ BWB2§ UX01 Éss§ BWA2§ UX01 Éus§ wr1§ boolean§ false Évs§ wr2§ boolean§ false Éws§ wr3§ boolean§ false Ézs§	 Violation§ X01¬0 É|s§ OBuf1§ std_logic_vector¯#   b¯    É}0¬Z É~s§ OBuf2§ std_logic_vector¯#   b¯    É0¬Z É)ÉB§ TimingChecksOnJÉ§ VitalSetupHoldCheckÉ§
 TestSignal§ BWDNInÉ§ TestSignalName­   "BWD"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ§ HoldHigh§ thold_BWANeg_CLKÉ§ HoldLow§ thold_BWANeg_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_BWDN_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_BWDN_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ BWCNInÉ§ TestSignalName­   "BWC"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ § HoldHigh§ thold_BWANeg_CLKÉ¡§ HoldLow§ thold_BWANeg_CLKÉ¢§ CheckEnabled§ CKENIn¬0É£§ RefTransition¬/É¤§	 HeaderMsg§ InstancePath!§ partIDÉ¥§
 TimingData§ TD_BWCN_CLKÉ¦§ XOn§ XOnÉ§§ MsgOn§ MsgOnÉ¨§	 Violation§ Tviol_BWCN_CLK Éª§ VitalSetupHoldCheckÉ«§
 TestSignal§ BWBNInÉ¬§ TestSignalName­   "BWB"É­§	 RefSignal§ CLKInÉ®§ RefSignalName­   "CLK"É¯§	 SetupHigh§ tsetup_BWANeg_CLKÉ°§ SetupLow§ tsetup_BWANeg_CLKÉ±§ HoldHigh§ thold_BWANeg_CLKÉ²§ HoldLow§ thold_BWANeg_CLKÉ³§ CheckEnabled§ CKENIn¬0É´§ RefTransition¬/Éµ§	 HeaderMsg§ InstancePath!§ partIDÉ¶§
 TimingData§ TD_BWBN_CLKÉ·§ XOn§ XOnÉ¸§ MsgOn§ MsgOnÉ¹§	 Violation§ Tviol_BWBN_CLK É»§ VitalSetupHoldCheckÉ¼§
 TestSignal§ BWANInÉ½§ TestSignalName­   "BWA"É¾§	 RefSignal§ CLKInÉ¿§ RefSignalName­   "CLK"ÉÀ§	 SetupHigh§ tsetup_BWANeg_CLKÉÁ§ SetupLow§ tsetup_BWANeg_CLKÉÂ§ HoldHigh§ thold_BWANeg_CLKÉÃ§ HoldLow§ thold_BWANeg_CLKÉÄ§ CheckEnabled§ CKENIn¬0ÉÅ§ RefTransition¬/ÉÆ§	 HeaderMsg§ InstancePath!§ partIDÉÇ§
 TimingData§ TD_BWAN_CLKÉÈ§ XOn§ XOnÉÉ§ MsgOn§ MsgOnÉÊ§	 Violation§ Tviol_BWAN_CLK ÉÌ§ VitalSetupHoldCheckÉÍ§
 TestSignal§ CKENInÉÎ§ TestSignalName­
   "CLKENNeg"ÉÏ§	 RefSignal§ CLKInÉÐ§ RefSignalName­   "CLK"ÉÑ§	 SetupHigh§ tsetup_CLKENNeg_CLKÉÒ§ SetupLow§ tsetup_CLKENNeg_CLKÉÓ§ HoldHigh§ thold_CLKENNeg_CLKÉÔ§ HoldLow§ thold_CLKENNeg_CLKÉÕ§ CheckEnabled§ TRUEÉÖ§ RefTransition¬/É×§	 HeaderMsg§ InstancePath!§ partIDÉØ§
 TimingData§ TD_CKENIn_CLKÉÙ§ XOn§ XOnÉÚ§ MsgOn§ MsgOnÉÛ§	 Violation§ Tviol_CKENIn_CLK ÉÝ§ VitalSetupHoldCheckÉÞ§
 TestSignal§ ADVInÉß§ TestSignalName­   "ADV"Éà§	 RefSignal§ CLKInÉá§ RefSignalName­   "CLK"Éâ§	 SetupHigh§ tsetup_ADV_CLKÉã§ SetupLow§ tsetup_ADV_CLKÉä§ HoldHigh§ thold_ADV_CLKÉå§ HoldLow§ thold_ADV_CLKÉæ§ CheckEnabled§ CKENIn¬0Éç§ RefTransition¬/Éè§	 HeaderMsg§ InstancePath!§ partIDÉé§
 TimingData§ TD_ADVIn_CLKÉê§ XOn§ XOnÉë§ MsgOn§ MsgOnÉì§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheckÉï§
 TestSignal§ CE1NegInÉð§ TestSignalName­   "CE1Neg"Éñ§	 RefSignal§ CLKInÉò§ RefSignalName­   "CLK"Éó§	 SetupHigh§ tsetup_CE2_CLKÉô§ SetupLow§ tsetup_CE2_CLKÉõ§ HoldHigh§ thold_CE2_CLKÉö§ HoldLow§ thold_CE2_CLKÉ÷§ CheckEnabled§ CKENIn¬0Éø§ RefTransition¬/Éù§	 HeaderMsg§ InstancePath!§ partIDÉú§
 TimingData§ TD_CE1NegIn_CLKÉû§ XOn§ XOnÉü§ MsgOn§ MsgOnÉý§	 Violation§ Tviol_CE1NegIn_CLK Êþ  § VitalSetupHoldCheckÉ§
 TestSignal§ CE2NegInÉ§ TestSignalName­   "CE2Neg"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ	§ CheckEnabled§ CKENIn¬0É
§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2NegIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_CE2NegIn_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ CE2InÉ§ TestSignalName­   "CE2"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2In_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ §	 Violation§ Tviol_CE2In_CLK É"§ VitalSetupHoldCheckÉ#§
 TestSignal§ RInÉ$§ TestSignalName­   "R"É%§	 RefSignal§ CLKInÉ&§ RefSignalName­   "CLK"É'§	 SetupHigh§ tsetup_R_CLKÉ(§ SetupLow§ tsetup_R_CLKÉ)§ HoldHigh§ thold_R_CLKÉ*§ HoldLow§ thold_R_CLKÉ+§ CheckEnabled§ CKENIn¬0É,§ RefTransition¬/É-§	 HeaderMsg§ InstancePath!§ partIDÉ.§
 TimingData§
 TD_RIn_CLKÉ/§ XOn§ XOnÉ0§ MsgOn§ MsgOnÉ1§	 Violation§ Tviol_RIn_CLK É3§ VitalSetupHoldCheckÉ4§
 TestSignal§	 AddressInÉ5§ TestSignalName­	   "Address"É6§	 RefSignal§ CLKInÉ7§ RefSignalName­   "CLK"É8§	 SetupHigh§ tsetup_A0_CLKÉ9§ SetupLow§ tsetup_A0_CLKÉ:§ HoldHigh§ thold_A0_CLKÉ;§ HoldLow§ thold_A0_CLKÉ<§ CheckEnabled§ CKENIn¬0É=§ RefTransition¬/É>§	 HeaderMsg§ InstancePath!§ partIDÉ?§
 TimingData§ TD_AddressIn_CLKÉ@§ XOn§ XOnÉA§ MsgOn§ MsgOnÉB§	 Violation§ Tviol_AddressIn_CLK ÉD§ VitalSetupHoldCheckÉE§
 TestSignal§ DatDInÉF§ TestSignalName­   "DatD"ÉG§	 RefSignal§ CLKInÉH§ RefSignalName­   "CLK"ÉI§	 SetupHigh§ tsetup_DQA0_CLKÉJ§ SetupLow§ tsetup_DQA0_CLKÉK§ HoldHigh§ thold_DQA0_CLKÉL§ HoldLow§ thold_DQA0_CLKÉM§ CheckEnabled§ CKENIn¬0ÉN§ RefTransition¬/ÉO§	 HeaderMsg§ InstancePath!§ partIDÉP§
 TimingData§ TD_DatDIn_CLKÉQ§ XOn§ XOnÉR§ MsgOn§ MsgOnÉS§	 Violation§ Tviol_DatDIn_CLK ÉU§ VitalSetupHoldCheckÉV§
 TestSignal§ DatCInÉW§ TestSignalName­   "DatC"ÉX§	 RefSignal§ CLKInÉY§ RefSignalName­   "CLK"ÉZ§	 SetupHigh§ tsetup_DQA0_CLKÉ[§ SetupLow§ tsetup_DQA0_CLKÉ\§ HoldHigh§ thold_DQA0_CLKÉ]§ HoldLow§ thold_DQA0_CLKÉ^§ CheckEnabled§ CKENIn¬0É_§ RefTransition¬/É`§	 HeaderMsg§ InstancePath!§ partIDÉa§
 TimingData§ TD_DatCIn_CLKÉb§ XOn§ XOnÉc§ MsgOn§ MsgOnÉd§	 Violation§ Tviol_DatCIn_CLK Éf§ VitalSetupHoldCheckÉg§
 TestSignal§ DatBInÉh§ TestSignalName­   "DatB"Éi§	 RefSignal§ CLKInÉj§ RefSignalName­   "CLK"Ék§	 SetupHigh§ tsetup_DQA0_CLKÉl§ SetupLow§ tsetup_DQA0_CLKÉm§ HoldHigh§ thold_DQA0_CLKÉn§ HoldLow§ thold_DQA0_CLKÉo§ CheckEnabled§ CKENIn¬0Ép§ RefTransition¬/Éq§	 HeaderMsg§ InstancePath!§ partIDÉr§
 TimingData§ TD_DatBIn_CLKÉs§ XOn§ XOnÉt§ MsgOn§ MsgOnÉu§	 Violation§ Tviol_DatBIn_CLK Éw§ VitalSetupHoldCheckÉx§
 TestSignal§ DatAInÉy§ TestSignalName­   "DatA"Éz§	 RefSignal§ CLKInÉ{§ RefSignalName­   "CLK"É|§	 SetupHigh§ tsetup_DQA0_CLKÉ}§ SetupLow§ tsetup_DQA0_CLKÉ~§ HoldHigh§ thold_DQA0_CLKÉ§ HoldLow§ thold_DQA0_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_DatAIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_DatAIn_CLK É§ VitalPeriodPulseCheckÉ§
 TestSignal§ CLKInÉ§ TestSignalName­   "CLK"É§ Period§ tperiod_CLK_posedgeÉ§ PulseWidthLow§ tpw_CLK_negedgeÉ§ PulseWidthHigh§ tpw_CLK_posedgeÉ§
 PeriodData§ PD_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§	 Pviol_CLKÉ§	 HeaderMsg§ InstancePath!§ partIDÉ§ CheckEnabled§ CKENIn¬0 É§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKÉX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKXÉ§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKXÉ§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKXÉ§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKXÉ§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKXÉ§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKXÉ§ Tviol_BWDN_CLK ÉG§	 Violation¬0É H§ InstancePath!§ partID!­   ": simulation may be"!É¡­&   " inaccurate due to timing violations"É¢I§ SeverityMode É¤*B ÉªB§ rising_edge§ CLKInW§ CKENIn¬0JÉ«G_§ Is_X§ BWDNInÉ¬H§ InstancePath!§ partID!­   ": Unusable value for BWDN"É­I§ SeverityMode É®G_§ Is_X§ BWCNInÉ¯H§ InstancePath!§ partID!­   ": Unusable value for BWCN"É°I§ SeverityMode É±G_§ Is_X§ BWBNInÉ²H§ InstancePath!§ partID!­   ": Unusable value for BWBN"É³I§ SeverityMode É´G_§ Is_X§ BWANInÉµH§ InstancePath!§ partID!­   ": Unusable value for BWAN"É¶I§ SeverityMode É·G_§ Is_X§ RInÉ¸H§ InstancePath!§ partID!­   ": Unusable value for R"É¹I§ SeverityMode ÉºG_§ Is_X§ ADVInÉ»H§ InstancePath!§ partID!­   ": Unusable value for ADV"É¼I§ SeverityMode É½G_§ Is_X§ CE2InÉ¾H§ InstancePath!§ partID!­   ": Unusable value for CE2"É¿I§ SeverityMode ÉÀG_§ Is_X§ CE1NegInÉÁH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"ÉÂI§ SeverityMode ÉÃG_§ Is_X§ CE2NegInÉÄH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"ÉÅI§ SeverityMode ÉÈB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1XÉÉ§ CE2In¬0JÉÊ§ command§ ds ÉËK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1WÉÌ§ ADVIn¬0JÉÍB§ RIn¬1JÉÎ§ command§ read ÉÏLÉÐ§ command§ write ÉÑ*B ÉÒK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0WÉÓ§ CE2In¬1JÉÔ§ command§ burst ÉÕLÉÖG§ falseÉ×H§ InstancePath!§ partID!­   ": Could not decode "ÉØ!­
   "command."ÉÙI§ SeverityMode ÉÚ*B ÉÜ§ wr3§ wr2 ÉÝ§ wr2§ wr1 ÉÞ§ wr1§ false ÉàB§ wr3JÉáB§ BWA2¬0JÉâB§	 Violation¬XJÉã§ MemDataA§ MemAddr1¯    ÉäLÉå§ MemDataA§ MemAddr1§ to_nat§ DatAIn Éæ*B Éç*B ÉèB§ BWB2¬0JÉéB§	 Violation¬XJÉê§ MemDataB§ MemAddr1¯    ÉëLÉì§ MemDataB§ MemAddr1§ to_nat§ DatBIn Éí*B Éî*B ÉïB§ BWC2¬0JÉðB§	 Violation¬XJÉñ§ MemDataC§ MemAddr1¯    ÉòLÉó§ MemDataC§ MemAddr1§ to_nat§ DatCIn Éô*B Éõ*B ÉöB§ BWD2¬0JÉ÷B§	 Violation¬XJÉø§ MemDataD§ MemAddr1¯    ÉùLÉú§ MemDataD§ MemAddr1§ to_nat§ DatDIn Éû*B Éü*B Éý*B Êý  § MemAddr1§ MemAddr É§ OBuf2§ OBuf1 ÉN§ state(ÉP§ deselÉN§ command(ÉP§ dsÉ§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§ OBuf10¬Z É7*N É9P§ begin_rdÉ:§	 Burst_Cnt¯     É;N§ command(É<P§ dsÉ=§ state§ desel É>§ OBuf10¬Z É?P§ readÉ@§ state§ begin_rd ÉA§ MemAddr§ to_nat§	 AddressIn ÉB§	 startaddr§ MemAddr ÉC§ memstart§ to_nat§	 AddressIn¯   b¯     ÉDB§ MemDataA§ MemAddr¯   JÉE§ OBuf1¯   b¯    0¬U ÉFK§ MemDataA§ MemAddr¯   JÉG§ OBuf1¯   b¯    0¬X ÉHLÉI§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉJ*B ÉKB§ MemDataB§ MemAddr¯   JÉL§ OBuf1¯   b¯	   0¬U ÉMK§ MemDataB§ MemAddr¯   JÉN§ OBuf1¯   b¯	   0¬X ÉOLÉP§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉQ*B ÉRB§ MemDataC§ MemAddr¯   JÉS§ OBuf1¯   b¯   0¬U ÉTK§ MemDataC§ MemAddr¯   JÉU§ OBuf1¯   b¯   0¬X ÉVLÉW§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉX*B ÉYB§ MemDataD§ MemAddr¯   JÉZ§ OBuf1¯#   b¯   0¬U É[K§ MemDataD§ MemAddr¯   JÉ\§ OBuf1¯#   b¯   0¬X É]LÉ^§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É_*B É`P§ writeÉa§ state§ begin_wr Éb§ MemAddr§ to_nat§	 AddressIn Éc§	 startaddr§ MemAddr Éd§ memstart§ to_nat§	 AddressIn¯   b¯     Ée§ OBuf10¬Z Éf§ BWA1§ BWANIn Ég§ BWB1§ BWBNIn Éh§ BWC1§ BWCNIn Éi§ BWD1§ BWDNIn Éj§ wr1§ TRUE ÉkP§ burstÉl§ state§ burst_rd Ém§	 Burst_Cnt§	 Burst_Cnt¯    ÉnB§	 Burst_Cnt¯   JÉo§	 Burst_Cnt¯     Ép*B Éq§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Ér§ MemAddr§	 startaddr§ offset ÉsB§ MemDataA§ MemAddr¯   JÉt§ OBuf1¯   b¯    0¬U ÉuK§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬X ÉwLÉx§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éy*B ÉzB§ MemDataB§ MemAddr¯   JÉ{§ OBuf1¯   b¯	   0¬U É|K§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬X É~LÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B É*N ÉP§ begin_wrÉ§ BWA2§ BWA1 É§ BWB2§ BWB1 É§ BWC2§ BWC1 É§ BWD2§ BWD1 É§	 Burst_Cnt¯     ÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z ÉP§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É B§ MemDataA§ MemAddr¯   JÉ¡§ OBuf1¯   b¯    0¬U É¢K§ MemDataA§ MemAddr¯   JÉ£§ OBuf1¯   b¯    0¬X É¤LÉ¥§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É¦*B É§B§ MemDataB§ MemAddr¯   JÉ¨§ OBuf1¯   b¯	   0¬U É©K§ MemDataB§ MemAddr¯   JÉª§ OBuf1¯   b¯	   0¬X É«LÉ¬§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É­*B É®B§ MemDataC§ MemAddr¯   JÉ¯§ OBuf1¯   b¯   0¬U É°K§ MemDataC§ MemAddr¯   JÉ±§ OBuf1¯   b¯   0¬X É²LÉ³§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É´*B ÉµB§ MemDataD§ MemAddr¯   JÉ¶§ OBuf1¯#   b¯   0¬U É·K§ MemDataD§ MemAddr¯   JÉ¸§ OBuf1¯#   b¯   0¬X É¹LÉº§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É»*B É¼P§ writeÉ½§ state§ begin_wr É¾§ MemAddr§ to_nat§	 AddressIn É¿§	 startaddr§ MemAddr ÉÀ§ OBuf10¬Z ÉÁ§ BWA1§ BWANIn ÉÂ§ BWB1§ BWBNIn ÉÃ§ BWC1§ BWCNIn ÉÄ§ BWD1§ BWDNIn ÉÅ§ wr1§ TRUE ÉÆP§ burstÉÇ§ state§ burst_wr ÉÈ§	 Burst_Cnt§	 Burst_Cnt¯    ÉÉB§	 Burst_Cnt¯   JÉÊ§	 Burst_Cnt¯     ÉË*B ÉÌ§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt ÉÍ§ MemAddr§	 startaddr§ offset ÉÎ§ BWA1§ BWANIn ÉÏ§ BWB1§ BWBNIn ÉÐ§ BWC1§ BWCNIn ÉÑ§ BWD1§ BWDNIn ÉÒ§ wr1§ TRUE ÉÓ*N ÉÕP§ burst_rdÉÖN§ command(É×P§ dsÉØ§ state§ desel ÉÙ§ OBuf10¬Z ÉÚP§ readÉÛ§ state§ begin_rd ÉÜ§ MemAddr§ to_nat§	 AddressIn ÉÝ§	 startaddr§ MemAddr ÉÞ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉßB§ MemDataA§ MemAddr¯   JÉà§ OBuf1¯   b¯    0¬U ÉáK§ MemDataA§ MemAddr¯   JÉâ§ OBuf1¯   b¯    0¬X ÉãLÉä§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éå*B ÉæB§ MemDataB§ MemAddr¯   JÉç§ OBuf1¯   b¯	   0¬U ÉèK§ MemDataB§ MemAddr¯   JÉé§ OBuf1¯   b¯	   0¬X ÉêLÉë§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éì*B ÉíB§ MemDataC§ MemAddr¯   JÉî§ OBuf1¯   b¯   0¬U ÉïK§ MemDataC§ MemAddr¯   JÉð§ OBuf1¯   b¯   0¬X ÉñLÉò§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éó*B ÉôB§ MemDataD§ MemAddr¯   JÉõ§ OBuf1¯#   b¯   0¬U ÉöK§ MemDataD§ MemAddr¯   JÉ÷§ OBuf1¯#   b¯   0¬X ÉøLÉù§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éú*B ÉûP§ writeÉü§ state§ begin_wr Éý§ MemAddr§ to_nat§	 AddressIn Éþ§	 startaddr§ MemAddr Êü  § memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    É	B§	 Burst_Cnt¯   JÉ
§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É**N É,P§ burst_wrÉ-N§ command(É.P§ dsÉ/§ state§ desel É0§ OBuf10¬Z É1P§ readÉ2§ state§ begin_rd É3§ MemAddr§ to_nat§	 AddressIn É4§	 startaddr§ MemAddr É5§ memstart§ to_nat§	 AddressIn¯   b¯     É6B§ MemDataA§ MemAddr¯   JÉ7§ OBuf1¯   b¯    0¬U É8K§ MemDataA§ MemAddr¯   JÉ9§ OBuf1¯   b¯    0¬X É:LÉ;§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É<*B É=B§ MemDataB§ MemAddr¯   JÉ>§ OBuf1¯   b¯	   0¬U É?K§ MemDataB§ MemAddr¯   JÉ@§ OBuf1¯   b¯	   0¬X ÉALÉB§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉC*B ÉDB§ MemDataC§ MemAddr¯   JÉE§ OBuf1¯   b¯   0¬U ÉFK§ MemDataC§ MemAddr¯   JÉG§ OBuf1¯   b¯   0¬X ÉHLÉI§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉJ*B ÉKB§ MemDataD§ MemAddr¯   JÉL§ OBuf1¯#   b¯   0¬U ÉMK§ MemDataD§ MemAddr¯   JÉN§ OBuf1¯#   b¯   0¬X ÉOLÉP§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉQ*B ÉRP§ writeÉS§ state§ begin_wr ÉT§ MemAddr§ to_nat§	 AddressIn ÉU§	 startaddr§ MemAddr ÉV§ memstart§ to_nat§	 AddressIn¯   b¯     ÉW§ OBuf10¬Z ÉX§ BWA1§ BWANIn ÉY§ BWB1§ BWBNIn ÉZ§ BWC1§ BWCNIn É[§ BWD1§ BWDNIn É\§ wr1§ TRUE É]P§ burstÉ^§	 Burst_Cnt§	 Burst_Cnt¯    É_B§	 Burst_Cnt¯   JÉ`§	 Burst_Cnt¯     Éa*B Éb§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éc§ MemAddr§	 startaddr§ offset Éd§ BWA1§ BWANIn Ée§ BWB1§ BWBNIn Éf§ BWC1§ BWCNIn Ég§ BWD1§ BWDNIn Éh§ wr1§ TRUE Éi*N Ék*N ÉmB§ OENegIn¬0JÉn§ D_zd0¬Z§ OBuf2}¯   § ns Éo*B Éq*B ÉsB§ OENegIn¬1JÉt§ D_zd0¬Z ÉuLÉv§ D_zd§ OBuf2 Éw*B Éy*; É~§
 DataOutBlk/§ iu¯#   b¯    AÉ§ DataOut_Delay;§ D_zd§ iÉs§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É)É§ VitalPathDelay01ZÉ§	 OutSignal§ DataOut§ iÉ§ OutSignalName­   "Data"É§ OutTemp§ D_zd§ iÉ§ Mode§ VitalTransportÉ§
 GlitchData§ D_GlitchData§ iÉ§ PathsÉ¯   § InputChangeTime§ CLKIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_CLK_DQA0É§ PathCondition§ OENegIn¬0É¯   § InputChangeTime§ OENegIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_OENeg_DQA0É§ PathCondition§ TRUEÉÉ É*; É*A É*9 É*§ rtl ª
V 000072 60 7 1463086542937 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1463086542797 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1463086542797 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1463086542797
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
I 000044 52 6458          1463086543190 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1463086543187 ./src/main.vhd*main|21+RTL
Ver. 1.01
Ê    É*8§ RTL.§ main(É/i§ topÉ1+É2§ FLOWTHROUGH§ integer¯     É3§ ASIZE§ integer¯    É4§ DSIZE§ integer¯    É5§ BWSIZE§ integer¯   É6 É8,É:§ clku§	 std_logic É<§ RESET_Nu§	 std_logic É?§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É@§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉA§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ RD_WR_Nu§	 std_logic ÉC§ ADDR_ADV_LD_Nu§	 std_logic ÉD§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉH§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉI§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉJ§ RW_Nv§	 std_logic ÉK§ ADV_LD_Nv§	 std_logic ÉL§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉM ÉN*i ÉPp§ clkm§	 std_logic ÉR)ÉS§ clkm§ clk ÉT§ TOP_T§ topÉU+6ÉV§ FLOWTHROUGH§ FLOWTHROUGHÉW§ ASIZE§ ASIZEÉX§ DSIZE§ DSIZEÉY§ BWSIZE§ BWSIZEÉZÉ[,6É\§ clk§ clkmÉ]§ RESET_N§ RESET_NÉ`§ ADDR§ ADDRÉa§ DATA_IN§ DATA_INÉb§ DATA_OUT§ DATA_OUTÉc§ RD_WR_N§ RD_WR_NÉd§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉe§ DM§ DMÉi§ SA§ SAÉj§ DQ§ DQÉk§ RW_N§ RW_NÉl§ ADV_LD_N§ ADV_LD_NÉm§ BW_N§ BW_NÉn Éo* ª
V 000060 60 7 1463086543187 ./src/main.vhd*main|21+RTL__opt
2V 000062 60 574 1463086543252 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É.2§
 pipe_delay(É0+É1§ FLOWTHROUGH§ integer¯     É2§ DSIZE§ integer¯$    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ lb_rw_nu§	 std_logic É=§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É?§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É@§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     ÉC§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    ÉD ÉH*§
 pipe_delay ª
V 000065 60 7 1463086543252 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1463086543299 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1463086543296 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ém§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Én§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éo§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ép§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éq§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ér§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH És§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ét§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éu§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Év§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éw§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éx§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éy§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éz§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É{§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É|§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É}§
 delay_rw_n§ DSIZE¯    §	 rw_n_pipe¯   § FLOWTHROUGH É~§
 delay_rw_n§ DSIZE¯!   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯"   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯#   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯$   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉB§ clk¬1JÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1463086543296 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000041 11 447 1463086543253 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1463086543253 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1463086543253
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
I 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1463086543393 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§
 pipe_stage(É0+É1§ DSIZE§ integer¯    É2§ ASIZE§ integer¯$    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ addru§ std_logic_vector§ ASIZE¯   b¯     É=§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É>§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É?§ rd_wr_nu§	 std_logic É@§ addr_adv_ld_nu§	 std_logic ÉA§ dmu§ std_logic_vector§ BWSIZE¯   b¯     ÉC§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     ÉD§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     ÉE§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     ÉF§ rd_wr_n_regv§	 std_logic ÉG§ addr_adv_ld_n_regv§	 std_logic ÉH§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    ÉI ÉJ*§
 pipe_stage ª
V 000065 60 7 1463086543393 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1463086543455 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1463086543452 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]*B É^B§ clk¬1JÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Ée*B Ég*; Éj*§ RTL ª
V 000072 60 7 1463086543452 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1463086543394 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1463086543394 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1463086543394
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1463086543674 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086543671 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1463086543671 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1463086543752 ./src/top.vhd*top
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É&§ work É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É	2§ top(É+É§ FLOWTHROUGH§ integer¯     É§ ASIZE§ integer¯    É§ DSIZE§ integer¯$    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ RESET_Nu§	 std_logic É§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É§ RD_WR_Nu§	 std_logic É§ ADDR_ADV_LD_Nu§	 std_logic É§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É"§ SAv§ std_logic_vector§ ASIZE¯   b¯     É#§ DQw§ std_logic_vector§ DSIZE¯   b¯     É$§ RW_Nv§	 std_logic É%§ ADV_LD_Nv§	 std_logic É&§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    É' É(*§ top ª
V 000051 60 7 1463086543752 ./src/top.vhd*top__opt
2I 000044 52 23113         1463086543846 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1463086543843 ./src/top.vhd*top|21+RTL
Ver. 1.01
Ê    É.8§ RTL.§ top(É3i§ PLL1É5,É6§ inclk0u§	 std_logic É8§ c0v§	 std_logic É9§ lockedv§	 std_logicÉ: É;*i É=i§ zbt_ctrl_topÉ?+É@§ FLOWTHROUGH§ integer¯     ÉA§ ASIZE§ integer¯    ÉB§ DSIZE§ integer¯$    ÉC§ BWSIZE§ integer¯   ÉD ÉF,ÉH§ clku§	 std_logic ÉI§ RESET_Nu§	 std_logic ÉL§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     ÉM§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉN§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉO§ RD_WR_Nu§	 std_logic ÉP§ ADDR_ADV_LD_Nu§	 std_logic ÉQ§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉU§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉV§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉW§ RW_Nv§	 std_logic ÉX§ ADV_LD_Nv§	 std_logic ÉY§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉZ É[*i É]i§
 idt71v3556É^+É_§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 Éf§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 Ég§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 Éh§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 Éi§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 Éj§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 Él§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 Én§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 Éo§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01É É,É§§ A0u§	 std_logic¬U É¨§ A1u§	 std_logic¬U É©§ A2u§	 std_logic¬U Éª§ A3u§	 std_logic¬U É«§ A4u§	 std_logic¬U É¬§ A5u§	 std_logic¬U É­§ A6u§	 std_logic¬U É®§ A7u§	 std_logic¬U É¯§ A8u§	 std_logic¬U É°§ A9u§	 std_logic¬U É±§ A10u§	 std_logic¬U É²§ A11u§	 std_logic¬U É³§ A12u§	 std_logic¬U É´§ A13u§	 std_logic¬U Éµ§ A14u§	 std_logic¬U É¶§ A15u§	 std_logic¬U É·§ A16u§	 std_logic¬U É¸§ DQA0w§	 std_logic¬U É¹§ DQA1w§	 std_logic¬U Éº§ DQA2w§	 std_logic¬U É»§ DQA3w§	 std_logic¬U É¼§ DQA4w§	 std_logic¬U É½§ DQA5w§	 std_logic¬U É¾§ DQA6w§	 std_logic¬U É¿§ DQA7w§	 std_logic¬U ÉÀ§ DQA8w§	 std_logic¬U ÉÁ§ DQB0w§	 std_logic¬U ÉÂ§ DQB1w§	 std_logic¬U ÉÃ§ DQB2w§	 std_logic¬U ÉÄ§ DQB3w§	 std_logic¬U ÉÅ§ DQB4w§	 std_logic¬U ÉÆ§ DQB5w§	 std_logic¬U ÉÇ§ DQB6w§	 std_logic¬U ÉÈ§ DQB7w§	 std_logic¬U ÉÉ§ DQB8w§	 std_logic¬U ÉÊ§ DQC0w§	 std_logic¬U ÉË§ DQC1w§	 std_logic¬U ÉÌ§ DQC2w§	 std_logic¬U ÉÍ§ DQC3w§	 std_logic¬U ÉÎ§ DQC4w§	 std_logic¬U ÉÏ§ DQC5w§	 std_logic¬U ÉÐ§ DQC6w§	 std_logic¬U ÉÑ§ DQC7w§	 std_logic¬U ÉÒ§ DQC8w§	 std_logic¬U ÉÓ§ DQD0w§	 std_logic¬U ÉÔ§ DQD1w§	 std_logic¬U ÉÕ§ DQD2w§	 std_logic¬U ÉÖ§ DQD3w§	 std_logic¬U É×§ DQD4w§	 std_logic¬U ÉØ§ DQD5w§	 std_logic¬U ÉÙ§ DQD6w§	 std_logic¬U ÉÚ§ DQD7w§	 std_logic¬U ÉÛ§ DQD8w§	 std_logic¬U ÉÜ§ ADVu§	 std_logic¬U ÉÝ§ Ru§	 std_logic¬U ÉÞ§ CLKENNegu§	 std_logic¬U Éß§ BWDNegu§	 std_logic¬U Éà§ BWCNegu§	 std_logic¬U Éá§ BWBNegu§	 std_logic¬U Éâ§ BWANegu§	 std_logic¬U Éã§ CE1Negu§	 std_logic¬U Éä§ CE2Negu§	 std_logic¬U Éå§ CE2u§	 std_logic¬U Éæ§ clku§	 std_logic¬U Éç§ LBONegu§	 std_logic¬1 Éè§ OENegu§	 std_logic¬UÉê Éë*i Éíp§ PLL_clk§ locked§	 std_logic Éîp§ sat§ std_logic_vector§ ASIZE¯   b¯    § SA Éïp§ clkzbt§	 std_logic Éðp§
 adv_ld_n_m§	 std_logic Éñp§ rw_n_m§	 std_logic Éòp§ bw_n_m§ std_logic_vector§ BWSIZE¯   b¯     Éó)Éô§ BW_N§ bw_n_m Éõ§ RW_N§ rw_n_m Éö§ ADV_LD_N§
 adv_ld_n_m É÷§ sat§ ADDR Éø§	 PLL1_inst§ PLL1,6Éù§ inclk0§ clkÉú§ locked§ lockedÉû§ c0§ PLL_clkÉü Éþ§ zbt_ctrl_top_inst1§ zbt_ctrl_topÊÿ   +6É§ FLOWTHROUGH§ FLOWTHROUGHÉ§ ASIZE§ ASIZEÉ§ DSIZE§ DSIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ PLL_clkÉ§ RESET_N§ RESET_NÉ§ ADDR§ ADDRÉ§ DATA_IN§ DATA_INÉ§ DATA_OUT§ DATA_OUTÉ§ RD_WR_N§ RD_WR_NÉ§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉ§ DM§ DMÉ§ SA§ SAÉ§ DQ§ DQÉ§ RW_N§ RW_NÉ§ ADV_LD_N§ ADV_LD_NÉ§ BW_N§ BW_NÉ É§ idt71v3556p§
 idt71v3556É,6É'§ A0§ sat¯    É(§ A1§ sat¯   É)§ A2§ sat¯   É*§ A3§ sat¯   É+§ A4§ sat¯   É,§ A5§ sat¯   É-§ A6§ sat¯   É.§ A7§ sat¯   É/§ A8§ sat¯   É0§ A9§ sat¯	   É1§ A10§ sat¯
   É2§ A11§ sat¯   É3§ A12§ sat¯   É4§ A13§ sat¯   É5§ A14§ sat¯   É6§ A15§ sat¯   É7§ A16§ sat¯   É8§ DQA0§ DQ¯    É9§ DQA1§ DQ¯   É:§ DQA2§ DQ¯   É;§ DQA3§ DQ¯   É<§ DQA4§ DQ¯   É=§ DQA5§ DQ¯   É>§ DQA6§ DQ¯   É?§ DQA7§ DQ¯   É@§ DQA8§ DQ¯   ÉA§ DQB0§ DQ¯	   ÉB§ DQB1§ DQ¯
   ÉC§ DQB2§ DQ¯   ÉD§ DQB3§ DQ¯   ÉE§ DQB4§ DQ¯   ÉF§ DQB5§ DQ¯   ÉG§ DQB6§ DQ¯   ÉH§ DQB7§ DQ¯   ÉI§ DQB8§ DQ¯   ÉJ§ DQC0§ DQ¯   ÉK§ DQC1§ DQ¯   ÉL§ DQC2§ DQ¯   ÉM§ DQC3§ DQ¯   ÉN§ DQC4§ DQ¯   ÉO§ DQC5§ DQ¯   ÉP§ DQC6§ DQ¯   ÉQ§ DQC7§ DQ¯   ÉR§ DQC8§ DQ¯   ÉS§ DQD0§ DQ¯   ÉT§ DQD1§ DQ¯   ÉU§ DQD2§ DQ¯   ÉV§ DQD3§ DQ¯   ÉW§ DQD4§ DQ¯   ÉX§ DQD5§ DQ¯    ÉY§ DQD6§ DQ¯!   ÉZ§ DQD7§ DQ¯"   É[§ DQD8§ DQ¯#   É\§ ADV§
 adv_ld_n_mÉ]§ R§ rw_n_mÉ_§ BWDNeg§ bw_n_m¯   É`§ BWCNeg§ bw_n_m¯   Éa§ BWBNeg§ bw_n_m¯   Éb§ BWANeg§ bw_n_m¯    Éf§ clk§ clkÉm Éo* ª
V 000058 60 7 1463086543843 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1463086543753 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1463086543753 top
#VLB_VERSION 59
#INFO
top
E 1463086543753
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1463086543924 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§ zbt_ctrl_top(É0+É1§ FLOWTHROUGH§ integer¯     É2§ ASIZE§ integer¯    É3§ DSIZE§ integer¯$    É4§ BWSIZE§ integer¯   É5 É7,É9§ clku§	 std_logic É;§ RESET_Nu§	 std_logic É>§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É?§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É@§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉA§ RD_WR_Nu§	 std_logic ÉB§ ADDR_ADV_LD_Nu§	 std_logic ÉC§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉG§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉH§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉI§ RW_Nv§	 std_logic ÉJ§ ADV_LD_Nv§	 std_logic ÉK§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉL ÉM*§ zbt_ctrl_top ª
V 000069 60 7 1463086543924 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1463086543986 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086543983 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯$    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1463086543983 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1463086543925 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1463086543925 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1463086543925
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1463086544155 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
Ê    É`7C§	 gen_utils(Éb{§
 XOR_REDUCE§ ARG§ std_logic_vectorV§ UX01(Éds§ result§	 std_logic Ée)Éf§ result¬0 Ég/§ iu§ ARG`QÉh§ result§ resultY§ ARG§ i Éi*Q ÉjV§ result Ék* Éo{§	 GenParityÉp§ Datau§ std_logic_vector Éq§ ODDEVENu§	 std_logic Ér§ SIZEu§ POSITIVEÉsV§ std_logic_vectorÉt(Éus§ i§ NATURAL Évs§ result§ std_logic_vector§ Data§ Length¯   b¯     Éw)Éx§ i¯     ÉyS§ i§ SIZEQÉz§ result§ i¯   b§ i§ Data§ i¯   b§ i É{§ result§ i¯   §
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É|§ i§ i¯	    É}*Q É~V§ result É*§	 GenParity É{§ CheckParityÉ§ Datau§ std_logic_vector É§ ODDEVENu§	 std_logic É§ SIZEu§ POSITIVEÉV§	 std_logicÉ(És§ i§ NATURAL És§ result§	 std_logic É)É§ i¯     § result¬1 ÉS§ i§ SIZEQÉ§ result§ resultWÉ_§
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É§ i§ i¯	    É*Q ÉV§ result É*§ CheckParity Él§ logic_UXLHZ_table(g§
 std_ulogic§ LOWa§
 std_ulogic§ HIGH.É§
 std_ulogic É¦k§ cvt_to_UXLHZ§ logic_UXLHZ_tableÉ§¬UÉ¨¬XÉ©¬LÉª¬HÉ«¬ZÉ¬¬WÉ­¬LÉ®¬HÉ¯¬-É° Éµ{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic(É¶)É·V§ cvt_to_UXLHZ§ s É¸* Éº*§	 gen_utils ª
V 000080 60 7 1463086544155 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1463086544343 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
Ê   ÉD7C§ conversions(ÉGl§ basetype(§ binary§ octal§ decimal§ hex ÉI{§ max§ x§ y§ integerV§ integer(ÉJ)ÉKB§ x§ yJV§ x LV§ y *B ÉL*§ max ÉN{§ min§ x§ y§ integerV§ integer(ÉO)ÉPB§ x§ yJV§ x LV§ y *B ÉQ*§ min É]{§
 nextmultof§ x§ positive É^§ size§ positiveV§ positive(É_)É`N§ x\§ size(ÉaP¯    V§ size§ x§ size ÉbP0V§ size§ x§ size¯    Éc*N Éd*§
 nextmultof Éf{§ rtn_base§ base§ basetypeV§	 character(Ég)ÉhN§ base(ÉiP§ binaryV¬b ÉjP§ octalV¬o ÉkP§ decimalV¬d ÉlP§ hexV¬h Ém*N Én*§ rtn_base Ép{§ format§ r§ string Éq§ base§ basetype Ér§ rtn_len§ natural És§ justify§ justify_side Ét§ basespec§ b_specV§ string(Éus§ int_rtn_len§ integer Év)ÉwB§ basespec§ yesJÉx§ int_rtn_len§ rtn_len¯    ÉyLÉz§ int_rtn_len§ rtn_len É{*B É|B§ int_rtn_len§ r§ lengthJÉ}N§ basespec(É~P§ noV§ r ÉP§ yesV§ rtn_base§ base!¬"!§ r!¬" É*N ÉLÉN§ justify(ÉP§ leftÉN§ basespec(ÉP§ noÉV§ r!§ fill¬ § int_rtn_len§ r§ length ÉP§ yesÉV§ rtn_base§ base!¬"!§ r!¬"!É§ fill¬ § int_rtn_len§ r§ length É*N ÉP§ rightÉN§ basespec(ÉP§ noÉV§ fill¬ § int_rtn_len§ r§ length!§ r ÉP§ yesÉV§ fill¬ § int_rtn_len§ r§ length!É§ rtn_base§ base!¬"!§ r!¬" É*N É*N É*B É*§ format É{§	 cnvt_base§ x§ string É§ inbase§ natural`¯   a¯   V§ natural(És§ r§ t§ natural¯     És§ place§ positive¯    É)É/§ iu§ x§ reverse_rangeQÉ N§ x§ i(É¡P¬0§ t¯     É¢P¬1§ t¯    É£P¬2§ t¯    É¤P¬3§ t¯    É¥P¬4§ t¯    É¦P¬5§ t¯    É§P¬6§ t¯    É¨P¬7§ t¯    É©P¬8§ t¯    ÉªP¬9§ t¯	    É«P¬a¬A§ t¯
    É¬P¬b¬B§ t¯    É­P¬c¬C§ t¯    É®P¬d¬D§ t¯    É¯P¬e¬E§ t¯    É°P¬f¬F§ t¯    É±P¬_§ t¯     É²§ place§ place§ inbase É³P0É´G§ falseÉµH§ lf!É¶­0   "CNVT_BASE found input value larger than base: "!§ lf!É·­   "Input value: "!§ x§ i!É¸­	   " Base: "!§
 to_int_str§ inbase!§ lf!É¹­   "converting input to integer 0"ÉºI§ warning É»V¯     É¼*N É½B§ t§ inbase¯   JÉ¾G§ falseÉ¿H§ lf!ÉÀ­0   "CNVT_BASE found input value larger than base: "!§ lf!ÉÁ­   "Input value: "!§ x§ i!ÉÂ­	   " Base: "!§
 to_int_str§ inbase!§ lf!ÉÃ­   "converting input to integer 0"ÉÄI§ warning ÉÅV¯     ÉÆLÉÇ§ r§ r§ t§ place ÉÈ§ place§ place§ inbase ÉÉ*B ÉÊ*Q ÉËV§ r ÉÌ*§	 cnvt_base ÉÎ{§ extend§ x§	 std_logic ÉÏ§ len§ positiveV§ std_logic_vector(ÉÐs§ v§ std_logic_vector¯   a§ len0§ x ÉÑ)ÉÒV§ v ÉÓ*§ extend ÉØ{§
 to_bin_str§ x§ std_logic_vector ÉÙ§ rtn_len§ natural¯     ÉÚ§ justify§ justify_side§ right ÉÛ§ basespec§ b_spec§ yesV§ string(ÉÝs§ int§ std_logic_vector¯   a§ x§ length§ x ÉÞs§ r§ string¯   a§ x§ length0¬$ Éß)Éà/§ iu§ int`QÉá§ r§ ia§ i§
 to_bin_str§ int§ i§ basespec§ no Éâ*Q ÉãV§ format§ r§ binary§ rtn_len§ justify§ basespec Éä*§
 to_bin_str Éæ{§
 to_bin_str§ x§	 std_logic Éç§ rtn_len§ natural¯     Éè§ justify§ justify_side§ right Éé§ basespec§ b_spec§ yesV§ string(Éês§ r§ string¯   a¯    Éë)ÉìN§ x(ÉíP¬0§ r¯   ¬0 ÉîP¬1§ r¯   ¬1 ÉïP¬U§ r¯   ¬U ÉðP¬X§ r¯   ¬X ÉñP¬Z§ r¯   ¬Z ÉòP¬W§ r¯   ¬W ÉóP¬H§ r¯   ¬H ÉôP¬L§ r¯   ¬L ÉõP¬-§ r¯   ¬- Éö*N É÷V§ format§ r§ binary§ rtn_len§ justify§ basespec Éø*§
 to_bin_str Éú{§
 to_bin_str§ x§ natural Éû§ rtn_len§ natural¯     Éü§ justify§ justify_side§ right Éý§ basespec§ b_spec§ yesV§ string(Éþs§ int§ natural§ x Êÿ  s§ ptr§ positive`¯   a¯    ¯     És§ r§ string¯   a¯    0¬$ É)ÉB§ int¯    JÉV§ format­   "0"§ binary§ rtn_len§ justify§ basespec É*B ÉS§ int¯    QÉN§ int]¯   (É	P¯    § r§ ptr¬0 É
P¯   § r§ ptr¬1 ÉP0ÉG§ falseH§ lf!­   "TO_BIN_STR, shouldn't happen"ÉI§ failure ÉV­   "$" É@ É*N É§ int§ int¯    É§ ptr§ ptr¯    É*Q ÉV§ format§ r§ ptr¯   a¯    § binary§ rtn_len§ justify§ basespec É*§
 to_bin_str É{§
 to_hex_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesV§ string(És§ nxt§ positive§
 nextmultof§ x§ length¯    És§ int§ std_logic_vector¯   a§ nxt0¬0 És§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    És§ r§ string¯   a§ nxt¯   0¬$ É o§ slv4(§ std_logic_vector¯   a¯    É!)É"§ int§ nxt§ x§ length¯   a§ nxt§ x É#B§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ$§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É%*B É&/§ iu§ int`QÉ'UP§ i]¯   ¯    É(N§ slv4§ int§ ia§ i¯   (É)P­   "0000"§ r§ ptr¬0 É*P­   "0001"§ r§ ptr¬1 É+P­   "0010"§ r§ ptr¬2 É,P­   "0011"§ r§ ptr¬3 É-P­   "0100"§ r§ ptr¬4 É.P­   "0101"§ r§ ptr¬5 É/P­   "0110"§ r§ ptr¬6 É0P­   "0111"§ r§ ptr¬7 É1P­   "1000"§ r§ ptr¬8 É2P­   "1001"§ r§ ptr¬9 É3P­   "1010"§ r§ ptr¬A É4P­   "1011"§ r§ ptr¬B É5P­   "1100"§ r§ ptr¬C É6P­   "1101"§ r§ ptr¬D É7P­   "1110"§ r§ ptr¬E É8P­   "1111"§ r§ ptr¬F É9P­   "ZZZZ"§ r§ ptr¬Z É:P­   "WWWW"§ r§ ptr¬W É;P­   "LLLL"§ r§ ptr¬L É<P­   "HHHH"§ r§ ptr¬H É=P­   "UUUU"§ r§ ptr¬U É>P­   "XXXX"§ r§ ptr¬X É?P­   "----"§ r§ ptr¬- É@P0ÉAG§ falseÉBH§ lf!ÉC­"   "TO_HEX_STR found illegal value: "!ÉD§
 to_bin_str§ int§ ia§ i¯   !§ lf!ÉE­   "converting input to '-'"ÉFI§ warning ÉG§ r§ ptr¬- ÉH*N ÉI§ ptr§ ptr¯    ÉJ*Q ÉKV§ format§ r§ hex§ rtn_len§ justify§ basespec ÉL*§
 to_hex_str ÉN{§
 to_hex_str§ x§ natural ÉO§ rtn_len§ natural¯     ÉP§ justify§ justify_side§ right ÉQ§ basespec§ b_spec§ yesV§ string(ÉRs§ int§ natural§ x ÉSs§ ptr§ positive`¯   a¯   ¯    ÉTs§ r§ string¯   a¯   0¬$ ÉU)ÉVB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec *B ÉWS§ int¯    QÉXN§ int]¯   (ÉYP¯    § r§ ptr¬0 ÉZP¯   § r§ ptr¬1 É[P¯   § r§ ptr¬2 É\P¯   § r§ ptr¬3 É]P¯   § r§ ptr¬4 É^P¯   § r§ ptr¬5 É_P¯   § r§ ptr¬6 É`P¯   § r§ ptr¬7 ÉaP¯   § r§ ptr¬8 ÉbP¯	   § r§ ptr¬9 ÉcP¯
   § r§ ptr¬A ÉdP¯   § r§ ptr¬B ÉeP¯   § r§ ptr¬C ÉfP¯   § r§ ptr¬D ÉgP¯   § r§ ptr¬E ÉhP¯   § r§ ptr¬F ÉiP0ÉjG§ falseH§ lf!­   "TO_HEX_STR, shouldn't happen"ÉkI§ failure ÉlV­   "$" Ém*N Én§ int§ int¯    Éo§ ptr§ ptr¯    Ép*Q ÉqV§ format§ r§ ptr¯   a¯   § hex§ rtn_len§ justify§ basespec Ér*§
 to_hex_str Ét{§
 to_oct_str§ x§ std_logic_vector Éu§ rtn_len§ natural¯     Év§ justify§ justify_side§ right Éw§ basespec§ b_spec§ yesV§ string(Éys§ nxt§ positive§
 nextmultof§ x§ length¯    Ézs§ int§ std_logic_vector¯   a§ nxt0¬0 É{s§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    É|s§ r§ string¯   a§ nxt¯   0¬$ É}o§ slv3(§ std_logic_vector¯   a¯    É~)É§ int§ nxt§ x§ length¯   a§ nxt§ x ÉB§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É*B É/§ iu§ int`QÉUP§ i]¯   ¯    ÉN§ slv3§ int§ ia§ i¯   (ÉP­   "000"§ r§ ptr¬0 ÉP­   "001"§ r§ ptr¬1 ÉP­   "010"§ r§ ptr¬2 ÉP­   "011"§ r§ ptr¬3 ÉP­   "100"§ r§ ptr¬4 ÉP­   "101"§ r§ ptr¬5 ÉP­   "110"§ r§ ptr¬6 ÉP­   "111"§ r§ ptr¬7 ÉP­   "ZZZ"§ r§ ptr¬Z ÉP­   "WWW"§ r§ ptr¬W ÉP­   "LLL"§ r§ ptr¬L ÉP­   "HHH"§ r§ ptr¬H ÉP­   "UUU"§ r§ ptr¬U ÉP­   "XXX"§ r§ ptr¬X ÉP­   "---"§ r§ ptr¬- ÉP0ÉG§ falseÉH§ lf!É­"   "TO_OCT_STR found illegal value: "!É§
 to_bin_str§ int§ ia§ i¯   !§ lf!É­   "converting input to '-'"ÉI§ warning É§ r§ ptr¬- É*N É§ ptr§ ptr¯    É*Q É V§ format§ r§ octal§ rtn_len§ justify§ basespec É¡*§
 to_oct_str É£{§
 to_oct_str§ x§ natural É¤§ rtn_len§ natural¯     É¥§ justify§ justify_side§ right É¦§ basespec§ b_spec§ yesV§ string(É§s§ int§ natural§ x É¨s§ ptr§ positive`¯   a¯   ¯    É©s§ r§ string¯   a¯   0¬$ Éª)É«B§ x¯    JV§ format­   "0"§ octal§ rtn_len§ justify§ basespec *B É¬S§ int¯    QÉ­N§ int]¯   (É®P¯    § r§ ptr¬0 É¯P¯   § r§ ptr¬1 É°P¯   § r§ ptr¬2 É±P¯   § r§ ptr¬3 É²P¯   § r§ ptr¬4 É³P¯   § r§ ptr¬5 É´P¯   § r§ ptr¬6 ÉµP¯   § r§ ptr¬7 É¶P0É·G§ falseH§ lf!­   "TO_OCT_STR, shouldn't happen"É¸I§ failure É¹V­   "$" Éº*N É»§ int§ int¯    É¼§ ptr§ ptr¯    É½*Q É¾V§ format§ r§ ptr¯   a¯   § octal§ rtn_len§ justify§ basespec É¿*§
 to_oct_str ÉÁ{§
 to_int_str§ x§ natural ÉÂ§ rtn_len§ natural¯     ÉÃ§ justify§ justify_side§ right ÉÄ§ basespec§ b_spec§ yesV§ string(ÉÅs§ int§ natural§ x ÉÆs§ ptr§ positive`¯   a¯    ¯     ÉÇs§ r§ string¯   a¯    0¬$ ÉÈ)ÉÉB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec ÉÊLÉËS§ int¯    QÉÌN§ int]¯
   (ÉÍP¯    § r§ ptr¬0 ÉÎP¯   § r§ ptr¬1 ÉÏP¯   § r§ ptr¬2 ÉÐP¯   § r§ ptr¬3 ÉÑP¯   § r§ ptr¬4 ÉÒP¯   § r§ ptr¬5 ÉÓP¯   § r§ ptr¬6 ÉÔP¯   § r§ ptr¬7 ÉÕP¯   § r§ ptr¬8 ÉÖP¯	   § r§ ptr¬9 É×P0ÉØG§ falseH§ lf!­   "TO_INT_STR, shouldn't happen"ÉÙI§ failure ÉÚV­   "$" ÉÛ*N ÉÜ§ int§ int¯
    ÉÝ§ ptr§ ptr¯    ÉÞ*Q ÉßV§ format§ r§ ptr¯   a¯    § decimal§ rtn_len§ justify§ basespec Éà*B Éá*§
 to_int_str Éã{§
 to_int_str§ x§ std_logic_vector Éä§ rtn_len§ natural¯     Éå§ justify§ justify_side§ right Éæ§ basespec§ b_spec§ yesÉçV§ string(Éè)ÉéV§
 to_int_str§ to_nat§ x§ rtn_len§ justify§ basespec Éê*§
 to_int_str Éí{§ to_time_str§ x§ timeÉîV§ string(Éï)ÉðV§
 to_int_str§ to_nat§ x§ basespec§ no!­   " ns" Éñ*§ to_time_str Éó{§ fill§	 fill_char§	 character¬* Éô§ rtn_len§ integer¯   ÉõV§ string(Éös§ r§ string¯   a§ max§ rtn_len¯   0§	 fill_char É÷s§ len§ integer Éø)ÉùB§ rtn_len¯   JÉú§ len¯    ÉûLÉü§ len§ rtn_len Éý*B ÉþV§ r¯   a§ len Êþ  *§ fill É{§ to_nat§ x§ std_logic_vectorV§ natural(És§ t§ std_logic_vector¯   a§ x§ length§ x És§ int§ std_logic_vector¯   a¯   0¬0 És§ r§ natural¯     És§ place§ positive¯    É	)É
B§ x§ length¯    JÉ§ int§ max¯    § x§ length¯   a¯   § t¯   a§ x§ length ÉLÉ§ int¯   a¯   § t§ x§ length¯   a§ x§ length É*B É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬1¬H§ r§ r§ place ÉP¬0¬L@ ÉP0ÉG§ falseÉH§ lf!É­   "TO_NAT found illegal value: "!§
 to_bin_str§ int§ i!§ lf!É­   "converting input to integer 0"ÉI§ warning ÉV¯     É*N ÉTP§ i¯    É§ place§ place¯    É*Q ÉV§ r É*§ to_nat É!{§ to_nat§ x§	 std_logicÉ"V§ natural(É#)É$N§ x(É%P¬0V¯     É&P¬1V¯    É'P0É(G§ falseÉ)H§ lf!É*­   "TO_NAT found illegal value: "!§
 to_bin_str§ x!§ lf!É+­   "converting input to integer 0"É,I§ warning É-V¯     É.*N É/*§ to_nat É1{§ to_nat§ x§ timeÉ2V§ natural(É3)É4V§ x¯   § ns É5*§ to_nat É7{§ h§ x§ string É8§ rtn_len§ positive`¯   a¯    ¯    É9V§ std_logic_vector(É>s§ int§ string¯   a§ x§ length§ x É?s§ size§ positive§ max§ x§ length¯   § rtn_len É@s§ ptr§ integer`¯   a§ size§ size ÉAs§ r§ std_logic_vector¯   a§ size0¬0 ÉB)ÉC/§ iu§ int§ reverse_rangeQÉDN§ int§ i(ÉEP¬0§ r§ ptr¯   a§ ptr­   "0000" ÉFP¬1§ r§ ptr¯   a§ ptr­   "0001" ÉGP¬2§ r§ ptr¯   a§ ptr­   "0010" ÉHP¬3§ r§ ptr¯   a§ ptr­   "0011" ÉIP¬4§ r§ ptr¯   a§ ptr­   "0100" ÉJP¬5§ r§ ptr¯   a§ ptr­   "0101" ÉKP¬6§ r§ ptr¯   a§ ptr­   "0110" ÉLP¬7§ r§ ptr¯   a§ ptr­   "0111" ÉMP¬8§ r§ ptr¯   a§ ptr­   "1000" ÉNP¬9§ r§ ptr¯   a§ ptr­   "1001" ÉOP¬a¬A§ r§ ptr¯   a§ ptr­   "1010" ÉPP¬b¬B§ r§ ptr¯   a§ ptr­   "1011" ÉQP¬c¬C§ r§ ptr¯   a§ ptr­   "1100" ÉRP¬d¬D§ r§ ptr¯   a§ ptr­   "1101" ÉSP¬e¬E§ r§ ptr¯   a§ ptr­   "1110" ÉTP¬f¬F§ r§ ptr¯   a§ ptr­   "1111" ÉUP¬U§ r§ ptr¯   a§ ptr­   "UUUU" ÉVP¬X§ r§ ptr¯   a§ ptr­   "XXXX" ÉWP¬Z§ r§ ptr¯   a§ ptr­   "ZZZZ" ÉXP¬W§ r§ ptr¯   a§ ptr­   "WWWW" ÉYP¬H§ r§ ptr¯   a§ ptr­   "HHHH" ÉZP¬L§ r§ ptr¯   a§ ptr­   "LLLL" É[P¬-§ r§ ptr¯   a§ ptr­   "----" É\P¬_§ ptr§ ptr¯    É]P0É^G§ falseÉ_H§ lf!É`­.   "O conversion found illegal input character: "!Éa§ int§ i!§ lf!­    "converting character to '----'"ÉbI§ warning Éc§ r§ ptr¯   a§ ptr­   "----" Éd*N Ée§ ptr§ ptr¯    Éf*Q ÉgV§ r§ size§ rtn_len¯   a§ size Éh*§ h Éj{§ d§ x§ string Ék§ rtn_len§ positive`¯   a¯    ¯    ÉlV§ std_logic_vector(Ép)ÉqV§ to_slv§	 cnvt_base§ x¯
   § rtn_len Ér*§ d Ét{§ o§ x§ string Éu§ rtn_len§ positive`¯   a¯    ¯    ÉvV§ std_logic_vector(Ézs§ int§ string¯   a§ x§ length§ x É{s§ size§ positive§ max§ x§ length¯   § rtn_len É|s§ ptr§ integer`¯   a§ size§ size É}s§ r§ std_logic_vector¯   a§ size0¬0 É~)É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬0§ r§ ptr¯   a§ ptr­   "000" ÉP¬1§ r§ ptr¯   a§ ptr­   "001" ÉP¬2§ r§ ptr¯   a§ ptr­   "010" ÉP¬3§ r§ ptr¯   a§ ptr­   "011" ÉP¬4§ r§ ptr¯   a§ ptr­   "100" ÉP¬5§ r§ ptr¯   a§ ptr­   "101" ÉP¬6§ r§ ptr¯   a§ ptr­   "110" ÉP¬7§ r§ ptr¯   a§ ptr­   "111" ÉP¬U§ r§ ptr¯   a§ ptr­   "UUU" ÉP¬X§ r§ ptr¯   a§ ptr­   "XXX" ÉP¬Z§ r§ ptr¯   a§ ptr­   "ZZZ" ÉP¬W§ r§ ptr¯   a§ ptr­   "WWW" ÉP¬H§ r§ ptr¯   a§ ptr­   "HHH" ÉP¬L§ r§ ptr¯   a§ ptr­   "LLL" ÉP¬-§ r§ ptr¯   a§ ptr­   "---" ÉP¬_§ ptr§ ptr¯    ÉP0ÉG§ falseÉH§ lf!É­.   "O conversion found illegal input character: "!É§ int§ i!§ lf!­   "converting character to '---'"ÉI§ warning É§ r§ ptr¯   a§ ptr­   "---" É*N É§ ptr§ ptr¯    É*Q ÉV§ r§ size§ rtn_len¯   a§ size É*§ o É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    É V§ std_logic_vector(É¤s§ int§ string¯   a§ x§ length§ x É¥s§ size§ positive§ max§ x§ length§ rtn_len É¦s§ ptr§ integer`¯    a§ size¯   § size É§s§ r§ std_logic_vector¯   a§ size0¬0 É¨)É©/§ iu§ int§ reverse_rangeQÉªN§ int§ i(É«P¬0§ r§ ptr¬0 É¬P¬1§ r§ ptr¬1 É­P¬U§ r§ ptr¬U É®P¬X§ r§ ptr¬X É¯P¬Z§ r§ ptr¬Z É°P¬W§ r§ ptr¬W É±P¬H§ r§ ptr¬H É²P¬L§ r§ ptr¬L É³P¬-§ r§ ptr¬- É´P¬_§ ptr§ ptr¯    ÉµP0É¶G§ falseÉ·H§ lf!É¸­.   "B conversion found illegal input character: "!É¹§ int§ i!§ lf!­   "converting character to '-'"ÉºI§ warning É»§ r§ ptr¬- É¼*N É½§ ptr§ ptr¯    É¾*Q É¿V§ r§ size§ rtn_len¯   a§ size ÉÀ*§ b ÉÂ{§ h§ x§ stringÉÃV§ natural(ÉÈ)ÉÉV§	 cnvt_base§ x¯    ÉÊ*§ h ÉÌ{§ d§ x§ stringÉÍV§ natural(ÉÑ)ÉÒV§	 cnvt_base§ x¯
    ÉÓ*§ d ÉÕ{§ o§ x§ stringÉÖV§ natural(ÉÚ)ÉÛV§	 cnvt_base§ x¯    ÉÜ*§ o ÉÞ{§ b§ x§ stringÉßV§ natural(Éã)ÉäV§	 cnvt_base§ x¯    Éå*§ b Éç{§ to_slv§ x§ natural Éè§ rtn_len§ positive`¯   a¯    ¯    ÉéV§ std_logic_vector(Éës§ int§ natural§ x Éìs§ ptr§ positive¯     Éís§ r§ std_logic_vector¯   a¯    0¬0 Éî)ÉïS§ int¯    QÉðN§ int]¯   (ÉñP¯    § r§ ptr¬0 ÉòP¯   § r§ ptr¬1 ÉóP0ÉôG§ falseH§ lf!­   "TO_SLV, shouldn't happen"ÉõI§ failure ÉöV­   "0" É÷*N Éø§ int§ int¯    Éù§ ptr§ ptr¯    Éú*Q ÉûV§ r¯!   § rtn_lena¯     Éü*§ to_slv Éþ{§ to_sl§ x§ naturalÊý  V§	 std_logic(És§ r§	 std_logic¬0 É)ÉN§ x(ÉP¯    @ ÉP¯   § r¬1 ÉP0ÉG§ falseÉH§ lf!É	­'   "TO_SL found illegal input character: "!É
§
 to_int_str§ x!§ lf!­   "converting character to '-'"ÉI§ warning ÉV¬- É*N ÉV§ r É*§ to_sl É{§ to_time§ x§ naturalV§ time(É)ÉV§ x¯   § ns É*§ to_time É{§ to_int§ x§ std_logic_vectorV§ integer(És§ t§ std_logic_vector§ x§ lengthb¯   § x És§ int§ std_logic_vector¯    b¯   0¬0 És§ sign§	 std_logic¬0 És§ size§ integer¯     És§ inv§ boolean§ false És§ r§ integer¯     És§ place§ positive¯    É )É!B§ x§ length¯!   JÉ"§ sign§ t§ x§ length É#/§ iu§ t§ reverse_rangeQÉ$B§ sign¬1JÉ%B§ inv§ trueJÉ&§ t§ i_§ t§ i É'K§ t§ i¬1JÉ(§ inv§ true É)*B É**B É+§ size§ size¯    É,*Q É-§ inv§ false É./§ iu¯   a§ size¯   QÉ/N§ t§ i(É0P¬1¬H§ r§ r§ place É1P¬0¬L@ É2P0É3G§ falseÉ4H§ lf!É5­   " TO_INT found illegal value "É6I§ warning É7V¯     É8*N É9§ place§ place¯    É:*Q É;B§ sign¬1JÉ<V§ r É=LÉ>V§ r É?*B É@LÉA§ int§ t¯    b¯    ÉB§ sign§ t¯     ÉC/§ iu¯   a¯   QÉDB§ sign¬1JÉEB§ inv§ trueJÉF§ int§ i_§ int§ i ÉGK§ int§ i¬1JÉH§ inv§ true ÉI*B ÉJ*B ÉK*Q ÉL§ inv§ false ÉM/§ iu¯   a¯   QÉNN§ int§ i(ÉOP¬1¬H§ r§ r§ place ÉPP¬0¬L@ ÉQP0ÉRG§ falseÉSH§ lf!ÉT­   " TO_INT found illegal value "ÉUI§ warning ÉVV¯     ÉW*N ÉX§ place§ place¯    ÉY*Q ÉZB§ sign¬1JÉ[V§ r É\LÉ]V§ r É^*B É_*B É`*§ to_int Éb*§ conversions ª
V 000086 60 7 1463086544343 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 1249          1463086587839 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086587821 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1463086587821 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 52 1324          1463086587996 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1463086587993 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éd§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éf§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ég§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éh§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éi§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éj§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ék§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Él§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ém§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Én§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éo§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ép§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éq§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ér§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z És§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z Ét§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z Éu§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 É*B ÉB§ clk¬1JÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1463086587993 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000044 52 17605         1463086588308 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1463086588290 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÒ8§ rtl.§
 idt71v3556(ÉÓd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÕk§ partID§ STRING­   "idt71v3156" É×p§ A0_ipd§
 std_ulogic¬U ÉØp§ A1_ipd§
 std_ulogic¬U ÉÙp§ A2_ipd§
 std_ulogic¬U ÉÚp§ A3_ipd§
 std_ulogic¬U ÉÛp§ A4_ipd§
 std_ulogic¬U ÉÜp§ A5_ipd§
 std_ulogic¬U ÉÝp§ A6_ipd§
 std_ulogic¬U ÉÞp§ A7_ipd§
 std_ulogic¬U Éßp§ A8_ipd§
 std_ulogic¬U Éàp§ A9_ipd§
 std_ulogic¬U Éáp§ A10_ipd§
 std_ulogic¬U Éâp§ A11_ipd§
 std_ulogic¬U Éãp§ A12_ipd§
 std_ulogic¬U Éäp§ A13_ipd§
 std_ulogic¬U Éåp§ A14_ipd§
 std_ulogic¬U Éæp§ A15_ipd§
 std_ulogic¬U Éçp§ A16_ipd§
 std_ulogic¬U Éèp§ DQA0_ipd§
 std_ulogic¬U Éép§ DQA1_ipd§
 std_ulogic¬U Éêp§ DQA2_ipd§
 std_ulogic¬U Éëp§ DQA3_ipd§
 std_ulogic¬U Éìp§ DQA4_ipd§
 std_ulogic¬U Éíp§ DQA5_ipd§
 std_ulogic¬U Éîp§ DQA6_ipd§
 std_ulogic¬U Éïp§ DQA7_ipd§
 std_ulogic¬U Éðp§ DQA8_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQB8_ipd§
 std_ulogic¬U Éúp§ DQC0_ipd§
 std_ulogic¬U Éûp§ DQC1_ipd§
 std_ulogic¬U Éüp§ DQC2_ipd§
 std_ulogic¬U Éýp§ DQC3_ipd§
 std_ulogic¬U Éþp§ DQC4_ipd§
 std_ulogic¬U Êÿ   p§ DQC5_ipd§
 std_ulogic¬U Ép§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U É	p§ DQD5_ipd§
 std_ulogic¬U É
p§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U Ép§
 BWBNeg_ipd§
 std_ulogic¬U Ép§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É!§	 WireDelay9É")É$§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É%§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É&§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É'§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É(§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É)§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É*§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É+§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É,§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É-§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É.§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É/§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É0§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É1§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É2§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É3§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É4§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É5§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É6§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É7§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 É8§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 É9§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 É:§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 É;§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 É<§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 É=§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 É>§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 É?§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 É@§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉA§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉB§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉC§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉD§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉE§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉF§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉG§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉH§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉI§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉJ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉK§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉL§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉM§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉN§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉO§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉP§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉQ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉR§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉS§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉT§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉU§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉV§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 ÉW§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 ÉX§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 ÉY§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV ÉZ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R É[§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg É\§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg É]§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg É^§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg É_§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg É`§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éa§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éb§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éc§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éd§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Ée§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Ég*9 Él§ Behavior9Én,Éo§ BWDNInu§
 std_ulogic¬U Ép§ BWCNInu§
 std_ulogic¬U Éq§ BWBNInu§
 std_ulogic¬U Ér§ BWANInu§
 std_ulogic¬U És§ DatDInu§ std_logic_vector¯   b¯     Ét§ DatCInu§ std_logic_vector¯   b¯     Éu§ DatBInu§ std_logic_vector¯   b¯     Év§ DatAInu§ std_logic_vector¯   b¯     Éw§ DataOutv§ std_logic_vector¯#   b¯    Éx0¬Z Éy§ CLKInu§
 std_ulogic¬U Éz§ CKENInu§
 std_ulogic¬U É{§	 AddressInu§ std_logic_vector¯   b¯     É|§ OENegInu§
 std_ulogic¬U É}§ RInu§
 std_ulogic¬U É~§ ADVInu§
 std_ulogic¬U É§ CE2Inu§
 std_ulogic¬U É§ LBONegInu§
 std_ulogic¬1 É§ CE1NegInu§
 std_ulogic¬U É§ CE2NegInu§
 std_ulogic¬UÉ É,6É§ BWDNIn§
 BWDNeg_ipdÉ§ BWCNIn§
 BWCNeg_ipdÉ§ BWBNIn§
 BWBNeg_ipdÉ§ BWANIn§
 BWANeg_ipdÉ§ CLKIn§ CLK_ipdÉ§ CKENIn§ CLKENNeg_ipdÉ§ OENegIn§	 OENeg_ipdÉ§ RIn§ R_ipdÉ§ ADVIn§ ADV_ipdÉ§ CE2In§ CE2_ipdÉ§ LBONegIn§
 LBONeg_ipdÉ§ CE1NegIn§
 CE1Neg_ipdÉ§ CE2NegIn§
 CE2Neg_ipdÉ§ DataOut¯    § DQA0É§ DataOut¯   § DQA1É§ DataOut¯   § DQA2É§ DataOut¯   § DQA3É§ DataOut¯   § DQA4É§ DataOut¯   § DQA5É§ DataOut¯   § DQA6É§ DataOut¯   § DQA7É§ DataOut¯   § DQA8É§ DataOut¯	   § DQB0É§ DataOut¯
   § DQB1É§ DataOut¯   § DQB2É§ DataOut¯   § DQB3É§ DataOut¯   § DQB4É § DataOut¯   § DQB5É¡§ DataOut¯   § DQB6É¢§ DataOut¯   § DQB7É£§ DataOut¯   § DQB8É¤§ DataOut¯   § DQC0É¥§ DataOut¯   § DQC1É¦§ DataOut¯   § DQC2É§§ DataOut¯   § DQC3É¨§ DataOut¯   § DQC4É©§ DataOut¯   § DQC5Éª§ DataOut¯   § DQC6É«§ DataOut¯   § DQC7É¬§ DataOut¯   § DQC8É­§ DataOut¯   § DQD0É®§ DataOut¯   § DQD1É¯§ DataOut¯   § DQD2É°§ DataOut¯   § DQD3É±§ DataOut¯   § DQD4É²§ DataOut¯    § DQD5É³§ DataOut¯!   § DQD6É´§ DataOut¯"   § DQD7Éµ§ DataOut¯#   § DQD8É¶§ DatAIn¯    § DQA0_ipdÉ·§ DatAIn¯   § DQA1_ipdÉ¸§ DatAIn¯   § DQA2_ipdÉ¹§ DatAIn¯   § DQA3_ipdÉº§ DatAIn¯   § DQA4_ipdÉ»§ DatAIn¯   § DQA5_ipdÉ¼§ DatAIn¯   § DQA6_ipdÉ½§ DatAIn¯   § DQA7_ipdÉ¾§ DatAIn¯   § DQA8_ipdÉ¿§ DatBIn¯    § DQB0_ipdÉÀ§ DatBIn¯   § DQB1_ipdÉÁ§ DatBIn¯   § DQB2_ipdÉÂ§ DatBIn¯   § DQB3_ipdÉÃ§ DatBIn¯   § DQB4_ipdÉÄ§ DatBIn¯   § DQB5_ipdÉÅ§ DatBIn¯   § DQB6_ipdÉÆ§ DatBIn¯   § DQB7_ipdÉÇ§ DatBIn¯   § DQB8_ipdÉÈ§ DatCIn¯    § DQC0_ipdÉÉ§ DatCIn¯   § DQC1_ipdÉÊ§ DatCIn¯   § DQC2_ipdÉË§ DatCIn¯   § DQC3_ipdÉÌ§ DatCIn¯   § DQC4_ipdÉÍ§ DatCIn¯   § DQC5_ipdÉÎ§ DatCIn¯   § DQC6_ipdÉÏ§ DatCIn¯   § DQC7_ipdÉÐ§ DatCIn¯   § DQC8_ipdÉÑ§ DatDIn¯    § DQD0_ipdÉÒ§ DatDIn¯   § DQD1_ipdÉÓ§ DatDIn¯   § DQD2_ipdÉÔ§ DatDIn¯   § DQD3_ipdÉÕ§ DatDIn¯   § DQD4_ipdÉÖ§ DatDIn¯   § DQD5_ipdÉ×§ DatDIn¯   § DQD6_ipdÉØ§ DatDIn¯   § DQD7_ipdÉÙ§ DatDIn¯   § DQD8_ipdÉÚ§	 AddressIn¯    § A0_ipdÉÛ§	 AddressIn¯   § A1_ipdÉÜ§	 AddressIn¯   § A2_ipdÉÝ§	 AddressIn¯   § A3_ipdÉÞ§	 AddressIn¯   § A4_ipdÉß§	 AddressIn¯   § A5_ipdÉà§	 AddressIn¯   § A6_ipdÉá§	 AddressIn¯   § A7_ipdÉâ§	 AddressIn¯   § A8_ipdÉã§	 AddressIn¯	   § A9_ipdÉä§	 AddressIn¯
   § A10_ipdÉå§	 AddressIn¯   § A11_ipdÉæ§	 AddressIn¯   § A12_ipdÉç§	 AddressIn¯   § A13_ipdÉè§	 AddressIn¯   § A14_ipdÉé§	 AddressIn¯   § A15_ipdÉê§	 AddressIn¯   § A16_ipdÉë Éîl§	 mem_state(§ deselÉï§ begin_rdÉð§ begin_wrÉñ§ burst_rdÉò§ burst_wrÉó Éõp§ state§	 mem_state É÷l§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Éøl§ seqtab(g¯    a¯   .§ sequence Éúk§ il0§ sequence¯    ¯   ¯   ¯    Éûk§ il1§ sequence¯    ¯   ¯   ¯    Éük§ il2§ sequence¯    ¯   ¯   ¯    Éýk§ il3§ sequence¯    ¯   ¯   ¯    Éþk§ il§ seqtab§ il0§ il1§ il2§ il3 Êÿ  k§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É
)É§ Burst_Setup;É)ÉB§ LBONegIn¬1JÉ§	 Burst_Seq§ il ÉLÉ§	 Burst_Seq§ ln É*B ÉD É*;§ Burst_Setup É§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCInÉ§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RInÉ§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ!l§ command_type(§ dsÉ"§ burstÉ#§ readÉ$§ writeÉ% É(s§ Tviol_BWDN_CLK§ X01¬0 É)s§ TD_BWDN_CLK§ VitalTimingDataType É+s§ Tviol_BWCN_CLK§ X01¬0 É,s§ TD_BWCN_CLK§ VitalTimingDataType É.s§ Tviol_BWBN_CLK§ X01¬0 É/s§ TD_BWBN_CLK§ VitalTimingDataType É1s§ Tviol_BWAN_CLK§ X01¬0 É2s§ TD_BWAN_CLK§ VitalTimingDataType É4s§ Tviol_CKENIn_CLK§ X01¬0 É5s§ TD_CKENIn_CLK§ VitalTimingDataType É7s§ Tviol_ADVIn_CLK§ X01¬0 É8s§ TD_ADVIn_CLK§ VitalTimingDataType É:s§ Tviol_CE1NegIn_CLK§ X01¬0 É;s§ TD_CE1NegIn_CLK§ VitalTimingDataType É=s§ Tviol_CE2NegIn_CLK§ X01¬0 É>s§ TD_CE2NegIn_CLK§ VitalTimingDataType É@s§ Tviol_CE2In_CLK§ X01¬0 ÉAs§ TD_CE2In_CLK§ VitalTimingDataType ÉCs§ Tviol_RIn_CLK§ X01¬0 ÉDs§
 TD_RIn_CLK§ VitalTimingDataType ÉFs§ Tviol_DatDIn_CLK§ X01¬0 ÉGs§ TD_DatDIn_CLK§ VitalTimingDataType ÉIs§ Tviol_DatCIn_CLK§ X01¬0 ÉJs§ TD_DatCIn_CLK§ VitalTimingDataType ÉLs§ Tviol_DatBIn_CLK§ X01¬0 ÉMs§ TD_DatBIn_CLK§ VitalTimingDataType ÉOs§ Tviol_DatAIn_CLK§ X01¬0 ÉPs§ TD_DatAIn_CLK§ VitalTimingDataType ÉRs§ Tviol_AddressIn_CLK§ X01¬0 ÉSs§ TD_AddressIn_CLK§ VitalTimingDataType ÉUs§	 Pviol_CLK§ X01¬0 ÉVs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉYl§ MemStore(g¯    a¯Öü  .§ INTEGERÉZ`¯   a¯ÿ   É\s§ MemDataA§ MemStore É]s§ MemDataB§ MemStore É^s§ MemDataC§ MemStore É_s§ MemDataD§ MemStore Éas§ MemAddr§ NATURAL`¯    a¯Öü   Ébs§ MemAddr1§ NATURAL`¯    a¯Öü   Écs§	 startaddr§ NATURAL`¯    a¯Öü   Ées§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     Éfs§ memstart§ NATURAL`¯    a¯   ¯     Égs§ offset§ INTEGER`¯   a¯   ¯     Éis§ command§ command_type Éks§ BWD1§ UX01 Éls§ BWC1§ UX01 Éms§ BWB1§ UX01 Éns§ BWA1§ UX01 Éps§ BWD2§ UX01 Éqs§ BWC2§ UX01 Érs§ BWB2§ UX01 Éss§ BWA2§ UX01 Éus§ wr1§ boolean§ false Évs§ wr2§ boolean§ false Éws§ wr3§ boolean§ false Ézs§	 Violation§ X01¬0 É|s§ OBuf1§ std_logic_vector¯#   b¯    É}0¬Z É~s§ OBuf2§ std_logic_vector¯#   b¯    É0¬Z É)ÉB§ TimingChecksOnJÉ§ VitalSetupHoldCheckÉ§
 TestSignal§ BWDNInÉ§ TestSignalName­   "BWD"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ§ HoldHigh§ thold_BWANeg_CLKÉ§ HoldLow§ thold_BWANeg_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_BWDN_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_BWDN_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ BWCNInÉ§ TestSignalName­   "BWC"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ § HoldHigh§ thold_BWANeg_CLKÉ¡§ HoldLow§ thold_BWANeg_CLKÉ¢§ CheckEnabled§ CKENIn¬0É£§ RefTransition¬/É¤§	 HeaderMsg§ InstancePath!§ partIDÉ¥§
 TimingData§ TD_BWCN_CLKÉ¦§ XOn§ XOnÉ§§ MsgOn§ MsgOnÉ¨§	 Violation§ Tviol_BWCN_CLK Éª§ VitalSetupHoldCheckÉ«§
 TestSignal§ BWBNInÉ¬§ TestSignalName­   "BWB"É­§	 RefSignal§ CLKInÉ®§ RefSignalName­   "CLK"É¯§	 SetupHigh§ tsetup_BWANeg_CLKÉ°§ SetupLow§ tsetup_BWANeg_CLKÉ±§ HoldHigh§ thold_BWANeg_CLKÉ²§ HoldLow§ thold_BWANeg_CLKÉ³§ CheckEnabled§ CKENIn¬0É´§ RefTransition¬/Éµ§	 HeaderMsg§ InstancePath!§ partIDÉ¶§
 TimingData§ TD_BWBN_CLKÉ·§ XOn§ XOnÉ¸§ MsgOn§ MsgOnÉ¹§	 Violation§ Tviol_BWBN_CLK É»§ VitalSetupHoldCheckÉ¼§
 TestSignal§ BWANInÉ½§ TestSignalName­   "BWA"É¾§	 RefSignal§ CLKInÉ¿§ RefSignalName­   "CLK"ÉÀ§	 SetupHigh§ tsetup_BWANeg_CLKÉÁ§ SetupLow§ tsetup_BWANeg_CLKÉÂ§ HoldHigh§ thold_BWANeg_CLKÉÃ§ HoldLow§ thold_BWANeg_CLKÉÄ§ CheckEnabled§ CKENIn¬0ÉÅ§ RefTransition¬/ÉÆ§	 HeaderMsg§ InstancePath!§ partIDÉÇ§
 TimingData§ TD_BWAN_CLKÉÈ§ XOn§ XOnÉÉ§ MsgOn§ MsgOnÉÊ§	 Violation§ Tviol_BWAN_CLK ÉÌ§ VitalSetupHoldCheckÉÍ§
 TestSignal§ CKENInÉÎ§ TestSignalName­
   "CLKENNeg"ÉÏ§	 RefSignal§ CLKInÉÐ§ RefSignalName­   "CLK"ÉÑ§	 SetupHigh§ tsetup_CLKENNeg_CLKÉÒ§ SetupLow§ tsetup_CLKENNeg_CLKÉÓ§ HoldHigh§ thold_CLKENNeg_CLKÉÔ§ HoldLow§ thold_CLKENNeg_CLKÉÕ§ CheckEnabled§ TRUEÉÖ§ RefTransition¬/É×§	 HeaderMsg§ InstancePath!§ partIDÉØ§
 TimingData§ TD_CKENIn_CLKÉÙ§ XOn§ XOnÉÚ§ MsgOn§ MsgOnÉÛ§	 Violation§ Tviol_CKENIn_CLK ÉÝ§ VitalSetupHoldCheckÉÞ§
 TestSignal§ ADVInÉß§ TestSignalName­   "ADV"Éà§	 RefSignal§ CLKInÉá§ RefSignalName­   "CLK"Éâ§	 SetupHigh§ tsetup_ADV_CLKÉã§ SetupLow§ tsetup_ADV_CLKÉä§ HoldHigh§ thold_ADV_CLKÉå§ HoldLow§ thold_ADV_CLKÉæ§ CheckEnabled§ CKENIn¬0Éç§ RefTransition¬/Éè§	 HeaderMsg§ InstancePath!§ partIDÉé§
 TimingData§ TD_ADVIn_CLKÉê§ XOn§ XOnÉë§ MsgOn§ MsgOnÉì§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheckÉï§
 TestSignal§ CE1NegInÉð§ TestSignalName­   "CE1Neg"Éñ§	 RefSignal§ CLKInÉò§ RefSignalName­   "CLK"Éó§	 SetupHigh§ tsetup_CE2_CLKÉô§ SetupLow§ tsetup_CE2_CLKÉõ§ HoldHigh§ thold_CE2_CLKÉö§ HoldLow§ thold_CE2_CLKÉ÷§ CheckEnabled§ CKENIn¬0Éø§ RefTransition¬/Éù§	 HeaderMsg§ InstancePath!§ partIDÉú§
 TimingData§ TD_CE1NegIn_CLKÉû§ XOn§ XOnÉü§ MsgOn§ MsgOnÉý§	 Violation§ Tviol_CE1NegIn_CLK Êþ  § VitalSetupHoldCheckÉ§
 TestSignal§ CE2NegInÉ§ TestSignalName­   "CE2Neg"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ	§ CheckEnabled§ CKENIn¬0É
§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2NegIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_CE2NegIn_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ CE2InÉ§ TestSignalName­   "CE2"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2In_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ §	 Violation§ Tviol_CE2In_CLK É"§ VitalSetupHoldCheckÉ#§
 TestSignal§ RInÉ$§ TestSignalName­   "R"É%§	 RefSignal§ CLKInÉ&§ RefSignalName­   "CLK"É'§	 SetupHigh§ tsetup_R_CLKÉ(§ SetupLow§ tsetup_R_CLKÉ)§ HoldHigh§ thold_R_CLKÉ*§ HoldLow§ thold_R_CLKÉ+§ CheckEnabled§ CKENIn¬0É,§ RefTransition¬/É-§	 HeaderMsg§ InstancePath!§ partIDÉ.§
 TimingData§
 TD_RIn_CLKÉ/§ XOn§ XOnÉ0§ MsgOn§ MsgOnÉ1§	 Violation§ Tviol_RIn_CLK É3§ VitalSetupHoldCheckÉ4§
 TestSignal§	 AddressInÉ5§ TestSignalName­	   "Address"É6§	 RefSignal§ CLKInÉ7§ RefSignalName­   "CLK"É8§	 SetupHigh§ tsetup_A0_CLKÉ9§ SetupLow§ tsetup_A0_CLKÉ:§ HoldHigh§ thold_A0_CLKÉ;§ HoldLow§ thold_A0_CLKÉ<§ CheckEnabled§ CKENIn¬0É=§ RefTransition¬/É>§	 HeaderMsg§ InstancePath!§ partIDÉ?§
 TimingData§ TD_AddressIn_CLKÉ@§ XOn§ XOnÉA§ MsgOn§ MsgOnÉB§	 Violation§ Tviol_AddressIn_CLK ÉD§ VitalSetupHoldCheckÉE§
 TestSignal§ DatDInÉF§ TestSignalName­   "DatD"ÉG§	 RefSignal§ CLKInÉH§ RefSignalName­   "CLK"ÉI§	 SetupHigh§ tsetup_DQA0_CLKÉJ§ SetupLow§ tsetup_DQA0_CLKÉK§ HoldHigh§ thold_DQA0_CLKÉL§ HoldLow§ thold_DQA0_CLKÉM§ CheckEnabled§ CKENIn¬0ÉN§ RefTransition¬/ÉO§	 HeaderMsg§ InstancePath!§ partIDÉP§
 TimingData§ TD_DatDIn_CLKÉQ§ XOn§ XOnÉR§ MsgOn§ MsgOnÉS§	 Violation§ Tviol_DatDIn_CLK ÉU§ VitalSetupHoldCheckÉV§
 TestSignal§ DatCInÉW§ TestSignalName­   "DatC"ÉX§	 RefSignal§ CLKInÉY§ RefSignalName­   "CLK"ÉZ§	 SetupHigh§ tsetup_DQA0_CLKÉ[§ SetupLow§ tsetup_DQA0_CLKÉ\§ HoldHigh§ thold_DQA0_CLKÉ]§ HoldLow§ thold_DQA0_CLKÉ^§ CheckEnabled§ CKENIn¬0É_§ RefTransition¬/É`§	 HeaderMsg§ InstancePath!§ partIDÉa§
 TimingData§ TD_DatCIn_CLKÉb§ XOn§ XOnÉc§ MsgOn§ MsgOnÉd§	 Violation§ Tviol_DatCIn_CLK Éf§ VitalSetupHoldCheckÉg§
 TestSignal§ DatBInÉh§ TestSignalName­   "DatB"Éi§	 RefSignal§ CLKInÉj§ RefSignalName­   "CLK"Ék§	 SetupHigh§ tsetup_DQA0_CLKÉl§ SetupLow§ tsetup_DQA0_CLKÉm§ HoldHigh§ thold_DQA0_CLKÉn§ HoldLow§ thold_DQA0_CLKÉo§ CheckEnabled§ CKENIn¬0Ép§ RefTransition¬/Éq§	 HeaderMsg§ InstancePath!§ partIDÉr§
 TimingData§ TD_DatBIn_CLKÉs§ XOn§ XOnÉt§ MsgOn§ MsgOnÉu§	 Violation§ Tviol_DatBIn_CLK Éw§ VitalSetupHoldCheckÉx§
 TestSignal§ DatAInÉy§ TestSignalName­   "DatA"Éz§	 RefSignal§ CLKInÉ{§ RefSignalName­   "CLK"É|§	 SetupHigh§ tsetup_DQA0_CLKÉ}§ SetupLow§ tsetup_DQA0_CLKÉ~§ HoldHigh§ thold_DQA0_CLKÉ§ HoldLow§ thold_DQA0_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_DatAIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_DatAIn_CLK É§ VitalPeriodPulseCheckÉ§
 TestSignal§ CLKInÉ§ TestSignalName­   "CLK"É§ Period§ tperiod_CLK_posedgeÉ§ PulseWidthLow§ tpw_CLK_negedgeÉ§ PulseWidthHigh§ tpw_CLK_posedgeÉ§
 PeriodData§ PD_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§	 Pviol_CLKÉ§	 HeaderMsg§ InstancePath!§ partIDÉ§ CheckEnabled§ CKENIn¬0 É§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKÉX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKXÉ§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKXÉ§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKXÉ§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKXÉ§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKXÉ§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKXÉ§ Tviol_BWDN_CLK ÉG§	 Violation¬0É H§ InstancePath!§ partID!­   ": simulation may be"!É¡­&   " inaccurate due to timing violations"É¢I§ SeverityMode É¤*B ÉªB§ rising_edge§ CLKInW§ CKENIn¬0JÉ«G_§ Is_X§ BWDNInÉ¬H§ InstancePath!§ partID!­   ": Unusable value for BWDN"É­I§ SeverityMode É®G_§ Is_X§ BWCNInÉ¯H§ InstancePath!§ partID!­   ": Unusable value for BWCN"É°I§ SeverityMode É±G_§ Is_X§ BWBNInÉ²H§ InstancePath!§ partID!­   ": Unusable value for BWBN"É³I§ SeverityMode É´G_§ Is_X§ BWANInÉµH§ InstancePath!§ partID!­   ": Unusable value for BWAN"É¶I§ SeverityMode É·G_§ Is_X§ RInÉ¸H§ InstancePath!§ partID!­   ": Unusable value for R"É¹I§ SeverityMode ÉºG_§ Is_X§ ADVInÉ»H§ InstancePath!§ partID!­   ": Unusable value for ADV"É¼I§ SeverityMode É½G_§ Is_X§ CE2InÉ¾H§ InstancePath!§ partID!­   ": Unusable value for CE2"É¿I§ SeverityMode ÉÀG_§ Is_X§ CE1NegInÉÁH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"ÉÂI§ SeverityMode ÉÃG_§ Is_X§ CE2NegInÉÄH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"ÉÅI§ SeverityMode ÉÈB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1XÉÉ§ CE2In¬0JÉÊ§ command§ ds ÉËK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1WÉÌ§ ADVIn¬0JÉÍB§ RIn¬1JÉÎ§ command§ read ÉÏLÉÐ§ command§ write ÉÑ*B ÉÒK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0WÉÓ§ CE2In¬1JÉÔ§ command§ burst ÉÕLÉÖG§ falseÉ×H§ InstancePath!§ partID!­   ": Could not decode "ÉØ!­
   "command."ÉÙI§ SeverityMode ÉÚ*B ÉÜ§ wr3§ wr2 ÉÝ§ wr2§ wr1 ÉÞ§ wr1§ false ÉàB§ wr3JÉáB§ BWA2¬0JÉâB§	 Violation¬XJÉã§ MemDataA§ MemAddr1¯    ÉäLÉå§ MemDataA§ MemAddr1§ to_nat§ DatAIn Éæ*B Éç*B ÉèB§ BWB2¬0JÉéB§	 Violation¬XJÉê§ MemDataB§ MemAddr1¯    ÉëLÉì§ MemDataB§ MemAddr1§ to_nat§ DatBIn Éí*B Éî*B ÉïB§ BWC2¬0JÉðB§	 Violation¬XJÉñ§ MemDataC§ MemAddr1¯    ÉòLÉó§ MemDataC§ MemAddr1§ to_nat§ DatCIn Éô*B Éõ*B ÉöB§ BWD2¬0JÉ÷B§	 Violation¬XJÉø§ MemDataD§ MemAddr1¯    ÉùLÉú§ MemDataD§ MemAddr1§ to_nat§ DatDIn Éû*B Éü*B Éý*B Êý  § MemAddr1§ MemAddr É§ OBuf2§ OBuf1 ÉN§ state(ÉP§ deselÉN§ command(ÉP§ dsÉ§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§ OBuf10¬Z É7*N É9P§ begin_rdÉ:§	 Burst_Cnt¯     É;N§ command(É<P§ dsÉ=§ state§ desel É>§ OBuf10¬Z É?P§ readÉ@§ state§ begin_rd ÉA§ MemAddr§ to_nat§	 AddressIn ÉB§	 startaddr§ MemAddr ÉC§ memstart§ to_nat§	 AddressIn¯   b¯     ÉDB§ MemDataA§ MemAddr¯   JÉE§ OBuf1¯   b¯    0¬U ÉFK§ MemDataA§ MemAddr¯   JÉG§ OBuf1¯   b¯    0¬X ÉHLÉI§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉJ*B ÉKB§ MemDataB§ MemAddr¯   JÉL§ OBuf1¯   b¯	   0¬U ÉMK§ MemDataB§ MemAddr¯   JÉN§ OBuf1¯   b¯	   0¬X ÉOLÉP§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉQ*B ÉRB§ MemDataC§ MemAddr¯   JÉS§ OBuf1¯   b¯   0¬U ÉTK§ MemDataC§ MemAddr¯   JÉU§ OBuf1¯   b¯   0¬X ÉVLÉW§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉX*B ÉYB§ MemDataD§ MemAddr¯   JÉZ§ OBuf1¯#   b¯   0¬U É[K§ MemDataD§ MemAddr¯   JÉ\§ OBuf1¯#   b¯   0¬X É]LÉ^§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É_*B É`P§ writeÉa§ state§ begin_wr Éb§ MemAddr§ to_nat§	 AddressIn Éc§	 startaddr§ MemAddr Éd§ memstart§ to_nat§	 AddressIn¯   b¯     Ée§ OBuf10¬Z Éf§ BWA1§ BWANIn Ég§ BWB1§ BWBNIn Éh§ BWC1§ BWCNIn Éi§ BWD1§ BWDNIn Éj§ wr1§ TRUE ÉkP§ burstÉl§ state§ burst_rd Ém§	 Burst_Cnt§	 Burst_Cnt¯    ÉnB§	 Burst_Cnt¯   JÉo§	 Burst_Cnt¯     Ép*B Éq§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Ér§ MemAddr§	 startaddr§ offset ÉsB§ MemDataA§ MemAddr¯   JÉt§ OBuf1¯   b¯    0¬U ÉuK§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬X ÉwLÉx§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éy*B ÉzB§ MemDataB§ MemAddr¯   JÉ{§ OBuf1¯   b¯	   0¬U É|K§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬X É~LÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B É*N ÉP§ begin_wrÉ§ BWA2§ BWA1 É§ BWB2§ BWB1 É§ BWC2§ BWC1 É§ BWD2§ BWD1 É§	 Burst_Cnt¯     ÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z ÉP§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É B§ MemDataA§ MemAddr¯   JÉ¡§ OBuf1¯   b¯    0¬U É¢K§ MemDataA§ MemAddr¯   JÉ£§ OBuf1¯   b¯    0¬X É¤LÉ¥§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É¦*B É§B§ MemDataB§ MemAddr¯   JÉ¨§ OBuf1¯   b¯	   0¬U É©K§ MemDataB§ MemAddr¯   JÉª§ OBuf1¯   b¯	   0¬X É«LÉ¬§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É­*B É®B§ MemDataC§ MemAddr¯   JÉ¯§ OBuf1¯   b¯   0¬U É°K§ MemDataC§ MemAddr¯   JÉ±§ OBuf1¯   b¯   0¬X É²LÉ³§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É´*B ÉµB§ MemDataD§ MemAddr¯   JÉ¶§ OBuf1¯#   b¯   0¬U É·K§ MemDataD§ MemAddr¯   JÉ¸§ OBuf1¯#   b¯   0¬X É¹LÉº§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É»*B É¼P§ writeÉ½§ state§ begin_wr É¾§ MemAddr§ to_nat§	 AddressIn É¿§	 startaddr§ MemAddr ÉÀ§ OBuf10¬Z ÉÁ§ BWA1§ BWANIn ÉÂ§ BWB1§ BWBNIn ÉÃ§ BWC1§ BWCNIn ÉÄ§ BWD1§ BWDNIn ÉÅ§ wr1§ TRUE ÉÆP§ burstÉÇ§ state§ burst_wr ÉÈ§	 Burst_Cnt§	 Burst_Cnt¯    ÉÉB§	 Burst_Cnt¯   JÉÊ§	 Burst_Cnt¯     ÉË*B ÉÌ§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt ÉÍ§ MemAddr§	 startaddr§ offset ÉÎ§ BWA1§ BWANIn ÉÏ§ BWB1§ BWBNIn ÉÐ§ BWC1§ BWCNIn ÉÑ§ BWD1§ BWDNIn ÉÒ§ wr1§ TRUE ÉÓ*N ÉÕP§ burst_rdÉÖN§ command(É×P§ dsÉØ§ state§ desel ÉÙ§ OBuf10¬Z ÉÚP§ readÉÛ§ state§ begin_rd ÉÜ§ MemAddr§ to_nat§	 AddressIn ÉÝ§	 startaddr§ MemAddr ÉÞ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉßB§ MemDataA§ MemAddr¯   JÉà§ OBuf1¯   b¯    0¬U ÉáK§ MemDataA§ MemAddr¯   JÉâ§ OBuf1¯   b¯    0¬X ÉãLÉä§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éå*B ÉæB§ MemDataB§ MemAddr¯   JÉç§ OBuf1¯   b¯	   0¬U ÉèK§ MemDataB§ MemAddr¯   JÉé§ OBuf1¯   b¯	   0¬X ÉêLÉë§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éì*B ÉíB§ MemDataC§ MemAddr¯   JÉî§ OBuf1¯   b¯   0¬U ÉïK§ MemDataC§ MemAddr¯   JÉð§ OBuf1¯   b¯   0¬X ÉñLÉò§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éó*B ÉôB§ MemDataD§ MemAddr¯   JÉõ§ OBuf1¯#   b¯   0¬U ÉöK§ MemDataD§ MemAddr¯   JÉ÷§ OBuf1¯#   b¯   0¬X ÉøLÉù§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éú*B ÉûP§ writeÉü§ state§ begin_wr Éý§ MemAddr§ to_nat§	 AddressIn Éþ§	 startaddr§ MemAddr Êü  § memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    É	B§	 Burst_Cnt¯   JÉ
§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É**N É,P§ burst_wrÉ-N§ command(É.P§ dsÉ/§ state§ desel É0§ OBuf10¬Z É1P§ readÉ2§ state§ begin_rd É3§ MemAddr§ to_nat§	 AddressIn É4§	 startaddr§ MemAddr É5§ memstart§ to_nat§	 AddressIn¯   b¯     É6B§ MemDataA§ MemAddr¯   JÉ7§ OBuf1¯   b¯    0¬U É8K§ MemDataA§ MemAddr¯   JÉ9§ OBuf1¯   b¯    0¬X É:LÉ;§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É<*B É=B§ MemDataB§ MemAddr¯   JÉ>§ OBuf1¯   b¯	   0¬U É?K§ MemDataB§ MemAddr¯   JÉ@§ OBuf1¯   b¯	   0¬X ÉALÉB§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉC*B ÉDB§ MemDataC§ MemAddr¯   JÉE§ OBuf1¯   b¯   0¬U ÉFK§ MemDataC§ MemAddr¯   JÉG§ OBuf1¯   b¯   0¬X ÉHLÉI§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉJ*B ÉKB§ MemDataD§ MemAddr¯   JÉL§ OBuf1¯#   b¯   0¬U ÉMK§ MemDataD§ MemAddr¯   JÉN§ OBuf1¯#   b¯   0¬X ÉOLÉP§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉQ*B ÉRP§ writeÉS§ state§ begin_wr ÉT§ MemAddr§ to_nat§	 AddressIn ÉU§	 startaddr§ MemAddr ÉV§ memstart§ to_nat§	 AddressIn¯   b¯     ÉW§ OBuf10¬Z ÉX§ BWA1§ BWANIn ÉY§ BWB1§ BWBNIn ÉZ§ BWC1§ BWCNIn É[§ BWD1§ BWDNIn É\§ wr1§ TRUE É]P§ burstÉ^§	 Burst_Cnt§	 Burst_Cnt¯    É_B§	 Burst_Cnt¯   JÉ`§	 Burst_Cnt¯     Éa*B Éb§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éc§ MemAddr§	 startaddr§ offset Éd§ BWA1§ BWANIn Ée§ BWB1§ BWBNIn Éf§ BWC1§ BWCNIn Ég§ BWD1§ BWDNIn Éh§ wr1§ TRUE Éi*N Ék*N ÉmB§ OENegIn¬0JÉn§ D_zd0¬Z§ OBuf2}¯   § ns Éo*B Éq*B ÉsB§ OENegIn¬1JÉt§ D_zd0¬Z ÉuLÉv§ D_zd§ OBuf2 Éw*B Éy*; É~§
 DataOutBlk/§ iu¯#   b¯    AÉ§ DataOut_Delay;§ D_zd§ iÉs§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É)É§ VitalPathDelay01ZÉ§	 OutSignal§ DataOut§ iÉ§ OutSignalName­   "Data"É§ OutTemp§ D_zd§ iÉ§ Mode§ VitalTransportÉ§
 GlitchData§ D_GlitchData§ iÉ§ PathsÉ¯   § InputChangeTime§ CLKIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_CLK_DQA0É§ PathCondition§ OENegIn¬0É¯   § InputChangeTime§ OENegIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_OENeg_DQA0É§ PathCondition§ TRUEÉÉ É*; É*A É*9 É*§ rtl ª
V 000072 60 7 1463086588290 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 6458          1463086588652 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1463086588649 ./src/main.vhd*main|21+RTL
Ver. 1.01
Ê    É*8§ RTL.§ main(É/i§ topÉ1+É2§ FLOWTHROUGH§ integer¯     É3§ ASIZE§ integer¯    É4§ DSIZE§ integer¯    É5§ BWSIZE§ integer¯   É6 É8,É:§ clku§	 std_logic É<§ RESET_Nu§	 std_logic É?§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É@§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉA§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ RD_WR_Nu§	 std_logic ÉC§ ADDR_ADV_LD_Nu§	 std_logic ÉD§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉH§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉI§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉJ§ RW_Nv§	 std_logic ÉK§ ADV_LD_Nv§	 std_logic ÉL§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉM ÉN*i ÉPp§ clkm§	 std_logic ÉR)ÉS§ clkm§ clk ÉT§ TOP_T§ topÉU+6ÉV§ FLOWTHROUGH§ FLOWTHROUGHÉW§ ASIZE§ ASIZEÉX§ DSIZE§ DSIZEÉY§ BWSIZE§ BWSIZEÉZÉ[,6É\§ clk§ clkmÉ]§ RESET_N§ RESET_NÉ`§ ADDR§ ADDRÉa§ DATA_IN§ DATA_INÉb§ DATA_OUT§ DATA_OUTÉc§ RD_WR_N§ RD_WR_NÉd§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉe§ DM§ DMÉi§ SA§ SAÉj§ DQ§ DQÉk§ RW_N§ RW_NÉl§ ADV_LD_N§ ADV_LD_NÉm§ BW_N§ BW_NÉn Éo* ª
V 000060 60 7 1463086588649 ./src/main.vhd*main|21+RTL__opt
2I 000044 52 2168          1463086588840 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1463086588837 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ém§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Én§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éo§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ép§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éq§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ér§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH És§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ét§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éu§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Év§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éw§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éx§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éy§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éz§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É{§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É|§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É}§
 delay_rw_n§ DSIZE¯    §	 rw_n_pipe¯   § FLOWTHROUGH É~§
 delay_rw_n§ DSIZE¯!   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯"   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯#   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯$   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉB§ clk¬1JÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1463086588837 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 38            1463086589042 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1463086589024 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]*B É^B§ clk¬1JÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Ée*B Ég*; Éj*§ RTL ª
V 000072 60 7 1463086589024 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000044 52 8625          1463086589260 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086589257 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1463086589257 ./src/PLL1.vhd*pll1|21+SYN__opt
2I 000044 52 23113         1463086589416 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1463086589413 ./src/top.vhd*top|21+RTL
Ver. 1.01
Ê    É.8§ RTL.§ top(É3i§ PLL1É5,É6§ inclk0u§	 std_logic É8§ c0v§	 std_logic É9§ lockedv§	 std_logicÉ: É;*i É=i§ zbt_ctrl_topÉ?+É@§ FLOWTHROUGH§ integer¯     ÉA§ ASIZE§ integer¯    ÉB§ DSIZE§ integer¯$    ÉC§ BWSIZE§ integer¯   ÉD ÉF,ÉH§ clku§	 std_logic ÉI§ RESET_Nu§	 std_logic ÉL§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     ÉM§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉN§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉO§ RD_WR_Nu§	 std_logic ÉP§ ADDR_ADV_LD_Nu§	 std_logic ÉQ§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉU§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉV§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉW§ RW_Nv§	 std_logic ÉX§ ADV_LD_Nv§	 std_logic ÉY§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉZ É[*i É]i§
 idt71v3556É^+É_§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 Éf§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 Ég§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 Éh§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 Éi§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 Éj§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 Él§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 Én§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 Éo§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01É É,É§§ A0u§	 std_logic¬U É¨§ A1u§	 std_logic¬U É©§ A2u§	 std_logic¬U Éª§ A3u§	 std_logic¬U É«§ A4u§	 std_logic¬U É¬§ A5u§	 std_logic¬U É­§ A6u§	 std_logic¬U É®§ A7u§	 std_logic¬U É¯§ A8u§	 std_logic¬U É°§ A9u§	 std_logic¬U É±§ A10u§	 std_logic¬U É²§ A11u§	 std_logic¬U É³§ A12u§	 std_logic¬U É´§ A13u§	 std_logic¬U Éµ§ A14u§	 std_logic¬U É¶§ A15u§	 std_logic¬U É·§ A16u§	 std_logic¬U É¸§ DQA0w§	 std_logic¬U É¹§ DQA1w§	 std_logic¬U Éº§ DQA2w§	 std_logic¬U É»§ DQA3w§	 std_logic¬U É¼§ DQA4w§	 std_logic¬U É½§ DQA5w§	 std_logic¬U É¾§ DQA6w§	 std_logic¬U É¿§ DQA7w§	 std_logic¬U ÉÀ§ DQA8w§	 std_logic¬U ÉÁ§ DQB0w§	 std_logic¬U ÉÂ§ DQB1w§	 std_logic¬U ÉÃ§ DQB2w§	 std_logic¬U ÉÄ§ DQB3w§	 std_logic¬U ÉÅ§ DQB4w§	 std_logic¬U ÉÆ§ DQB5w§	 std_logic¬U ÉÇ§ DQB6w§	 std_logic¬U ÉÈ§ DQB7w§	 std_logic¬U ÉÉ§ DQB8w§	 std_logic¬U ÉÊ§ DQC0w§	 std_logic¬U ÉË§ DQC1w§	 std_logic¬U ÉÌ§ DQC2w§	 std_logic¬U ÉÍ§ DQC3w§	 std_logic¬U ÉÎ§ DQC4w§	 std_logic¬U ÉÏ§ DQC5w§	 std_logic¬U ÉÐ§ DQC6w§	 std_logic¬U ÉÑ§ DQC7w§	 std_logic¬U ÉÒ§ DQC8w§	 std_logic¬U ÉÓ§ DQD0w§	 std_logic¬U ÉÔ§ DQD1w§	 std_logic¬U ÉÕ§ DQD2w§	 std_logic¬U ÉÖ§ DQD3w§	 std_logic¬U É×§ DQD4w§	 std_logic¬U ÉØ§ DQD5w§	 std_logic¬U ÉÙ§ DQD6w§	 std_logic¬U ÉÚ§ DQD7w§	 std_logic¬U ÉÛ§ DQD8w§	 std_logic¬U ÉÜ§ ADVu§	 std_logic¬U ÉÝ§ Ru§	 std_logic¬U ÉÞ§ CLKENNegu§	 std_logic¬U Éß§ BWDNegu§	 std_logic¬U Éà§ BWCNegu§	 std_logic¬U Éá§ BWBNegu§	 std_logic¬U Éâ§ BWANegu§	 std_logic¬U Éã§ CE1Negu§	 std_logic¬U Éä§ CE2Negu§	 std_logic¬U Éå§ CE2u§	 std_logic¬U Éæ§ clku§	 std_logic¬U Éç§ LBONegu§	 std_logic¬1 Éè§ OENegu§	 std_logic¬UÉê Éë*i Éíp§ PLL_clk§ locked§	 std_logic Éîp§ sat§ std_logic_vector§ ASIZE¯   b¯    § SA Éïp§ clkzbt§	 std_logic Éðp§
 adv_ld_n_m§	 std_logic Éñp§ rw_n_m§	 std_logic Éòp§ bw_n_m§ std_logic_vector§ BWSIZE¯   b¯     Éó)Éô§ BW_N§ bw_n_m Éõ§ RW_N§ rw_n_m Éö§ ADV_LD_N§
 adv_ld_n_m É÷§ sat§ ADDR Éø§	 PLL1_inst§ PLL1,6Éù§ inclk0§ clkÉú§ locked§ lockedÉû§ c0§ PLL_clkÉü Éþ§ zbt_ctrl_top_inst1§ zbt_ctrl_topÊÿ   +6É§ FLOWTHROUGH§ FLOWTHROUGHÉ§ ASIZE§ ASIZEÉ§ DSIZE§ DSIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ PLL_clkÉ§ RESET_N§ RESET_NÉ§ ADDR§ ADDRÉ§ DATA_IN§ DATA_INÉ§ DATA_OUT§ DATA_OUTÉ§ RD_WR_N§ RD_WR_NÉ§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉ§ DM§ DMÉ§ SA§ SAÉ§ DQ§ DQÉ§ RW_N§ RW_NÉ§ ADV_LD_N§ ADV_LD_NÉ§ BW_N§ BW_NÉ É§ idt71v3556p§
 idt71v3556É,6É'§ A0§ sat¯    É(§ A1§ sat¯   É)§ A2§ sat¯   É*§ A3§ sat¯   É+§ A4§ sat¯   É,§ A5§ sat¯   É-§ A6§ sat¯   É.§ A7§ sat¯   É/§ A8§ sat¯   É0§ A9§ sat¯	   É1§ A10§ sat¯
   É2§ A11§ sat¯   É3§ A12§ sat¯   É4§ A13§ sat¯   É5§ A14§ sat¯   É6§ A15§ sat¯   É7§ A16§ sat¯   É8§ DQA0§ DQ¯    É9§ DQA1§ DQ¯   É:§ DQA2§ DQ¯   É;§ DQA3§ DQ¯   É<§ DQA4§ DQ¯   É=§ DQA5§ DQ¯   É>§ DQA6§ DQ¯   É?§ DQA7§ DQ¯   É@§ DQA8§ DQ¯   ÉA§ DQB0§ DQ¯	   ÉB§ DQB1§ DQ¯
   ÉC§ DQB2§ DQ¯   ÉD§ DQB3§ DQ¯   ÉE§ DQB4§ DQ¯   ÉF§ DQB5§ DQ¯   ÉG§ DQB6§ DQ¯   ÉH§ DQB7§ DQ¯   ÉI§ DQB8§ DQ¯   ÉJ§ DQC0§ DQ¯   ÉK§ DQC1§ DQ¯   ÉL§ DQC2§ DQ¯   ÉM§ DQC3§ DQ¯   ÉN§ DQC4§ DQ¯   ÉO§ DQC5§ DQ¯   ÉP§ DQC6§ DQ¯   ÉQ§ DQC7§ DQ¯   ÉR§ DQC8§ DQ¯   ÉS§ DQD0§ DQ¯   ÉT§ DQD1§ DQ¯   ÉU§ DQD2§ DQ¯   ÉV§ DQD3§ DQ¯   ÉW§ DQD4§ DQ¯   ÉX§ DQD5§ DQ¯    ÉY§ DQD6§ DQ¯!   ÉZ§ DQD7§ DQ¯"   É[§ DQD8§ DQ¯#   É\§ ADV§
 adv_ld_n_mÉ]§ R§ rw_n_mÉ_§ BWDNeg§ bw_n_m¯   É`§ BWCNeg§ bw_n_m¯   Éa§ BWBNeg§ bw_n_m¯   Éb§ BWANeg§ bw_n_m¯    Éf§ clk§ clkÉm Éo* ª
V 000058 60 7 1463086589413 ./src/top.vhd*top|21+RTL__opt
2I 000044 52 21585         1463086589614 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086589611 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯$    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1463086589611 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2V 000072 60 562 1463086589692 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ addr_ctrl_out(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯   É É,É§ clku§	 std_logic É§ lb_adv_ld_nu§	 std_logic É § lb_rw_nu§	 std_logic É!§ resetu§	 std_logic É"§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É#§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É$§ ram_adv_ld_nv§	 std_logic É%§ ram_rw_nv§	 std_logic É&§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É'§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É( É)*§ addr_ctrl_out ª
V 000075 60 7 1463086589692 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1463086589754 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1463086589736 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    É+8§ RTL.§ addr_ctrl_out(É/p§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     É1)É5;§ clk§ resetÉ6)É7B§ reset¬1JÉ8§ ram_addr0¬0 É9§ ram_rw_n¬0 É:§ ram_adv_ld_n¬0 É;§ ram_bw_n0¬0 É<K§ rising_edge§ clkJÉ=§ ram_addr§ lb_addr É>§ ram_rw_n§ lb_rw_n É?§ ram_adv_ld_n§ lb_adv_ld_n É@§ ram_bw_n§ lb_bw_n ÉA*B ÉB*; ÉE§ lb_bw_n_§ lb_bw ÉG*§ RTL ª
V 000082 60 7 1463086589736 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1463086589693 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 993 1463086589693 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1463086589693
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
I 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1463086589825 ./compile/data_inout.vhd*data_inout
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 data_inout(É+É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É § ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É!§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É"§	 read_datav§ std_logic_vector§ DSIZE¯   b¯     É#§ dqw§ std_logic_vector§ DSIZE¯   b¯    É$ É%*§
 data_inout ª
V 000069 60 7 1463086589825 ./compile/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1463086589859 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1463086589856 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    É'8§ RTL.§
 data_inout(É+p§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     É,p§
 write_data§ std_logic_vector§ DSIZE¯   b¯     É.)É2;§ clk§ resetÉ3)É4B§ reset¬1JÉ5§	 tri_r_n_w0¬0 É6§
 write_data0¬0 É7*B É8B§ clk¬1JÉ9§	 tri_r_n_w_§ ctrl_in_rw_n É:§
 write_data§ data_in É;*B É<*; É?§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É@§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉA§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉB§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉC§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉD§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉE§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉF§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉG§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉH§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉI§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉJ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉK§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉL§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉM§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉN§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z ÉO§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z ÉP§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z ÉQ§	 read_data§ dq ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée*§ RTL ª
V 000076 60 7 1463086589856 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1463086589826 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1463086589826 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1463086589826
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
I 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1463086589969 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§
 idt71v3556(É+É § InstancePath§ STRING§ DefaultInstancePath É!§ MsgOn§ BOOLEAN§ DefaultMsgOn É"§ SeverityMode§ SEVERITY_LEVEL§ WARNING É#§ thold_A0_CLK§ VitalDelayType§	 UnitDelay É$§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É%§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É&§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É'§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É(§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É)§ thold_R_CLK§ VitalDelayType§	 UnitDelay É*§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É+§ TimingModel§ STRING§ DefaultTimingModel É,§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É6§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É7§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É8§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É9§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É:§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É;§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É<§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É=§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É>§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É?§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É@§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 ÉA§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 ÉB§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 ÉC§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 ÉD§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 ÉE§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 ÉF§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉZ§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É[§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É\§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É]§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É^§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É_§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É`§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 Éa§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 Éb§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Él§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 Én§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éo§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ép§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Éq§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Ér§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay És§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Éw§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éx§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay Éy§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Éz§ XOn§ BOOLEAN§
 DefaultXonÉ{ É|,É}§ A0u§	 std_logic¬U É~§ A1u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ ADVu§	 std_logic¬U É§ BWANegu§	 std_logic¬U É§ BWBNegu§	 std_logic¬U É§ BWCNegu§	 std_logic¬U É§ BWDNegu§	 std_logic¬U É§ CE1Negu§	 std_logic¬U É§ CE2u§	 std_logic¬U É§ CE2Negu§	 std_logic¬U É§ CLKu§	 std_logic¬U É§ CLKENNegu§	 std_logic¬U É§ LBONegu§	 std_logic¬1 É§ OENegu§	 std_logic¬U É§ Ru§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É § DQA5w§	 std_logic¬U É¡§ DQA6w§	 std_logic¬U É¢§ DQA7w§	 std_logic¬U É£§ DQA8w§	 std_logic¬U É¤§ DQB0w§	 std_logic¬U É¥§ DQB1w§	 std_logic¬U É¦§ DQB2w§	 std_logic¬U É§§ DQB3w§	 std_logic¬U É¨§ DQB4w§	 std_logic¬U É©§ DQB5w§	 std_logic¬U Éª§ DQB6w§	 std_logic¬U É«§ DQB7w§	 std_logic¬U É¬§ DQB8w§	 std_logic¬U É­§ DQC0w§	 std_logic¬U É®§ DQC1w§	 std_logic¬U É¯§ DQC2w§	 std_logic¬U É°§ DQC3w§	 std_logic¬U É±§ DQC4w§	 std_logic¬U É²§ DQC5w§	 std_logic¬U É³§ DQC6w§	 std_logic¬U É´§ DQC7w§	 std_logic¬U Éµ§ DQC8w§	 std_logic¬U É¶§ DQD0w§	 std_logic¬U É·§ DQD1w§	 std_logic¬U É¸§ DQD2w§	 std_logic¬U É¹§ DQD3w§	 std_logic¬U Éº§ DQD4w§	 std_logic¬U É»§ DQD5w§	 std_logic¬U É¼§ DQD6w§	 std_logic¬U É½§ DQD7w§	 std_logic¬U É¾§ DQD8w§	 std_logic¬UÉ¿ ÉÁd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÃ*§
 idt71v3556 ª
V 000069 60 7 1463086589969 ./compile/idt71v3556.vhd*idt71v3556__opt
2I 000042 11 6216 1463086589970 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
I 000042 11 4822 1463086589970 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1463086589970
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
I 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 574 1463086590045 ./compile/pipe_delay.vhd*pipe_delay
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 pipe_delay(É+É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$    É§ FLOWTHROUGH§ INTEGER¯    É É,É§ clku§	 std_logic É § lb_rw_nu§	 std_logic É!§ resetu§	 std_logic É"§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É#§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯     É$§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É%§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É&§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯    É' É(*§
 pipe_delay ª
V 000069 60 7 1463086590045 ./compile/pipe_delay.vhd*pipe_delay__opt
2I 000041 11 447 1463086590046 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P clk _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1463086590046 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1463086590046
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
FLOWTHROUGH 2 30 218 1 . 28
clk 3 29 294 1 . 31
lb_rw_n 4 29 384 1 . 32
reset 5 29 474 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 563 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 843 1 . 34
"-" 11 10 1097 0 . 0
~ANONYMOUS 12 24 1166 0 . 0
~ANONYMOUS 13 24 1219 0 . 0
lb_data_in 23 29 1274 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1348 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1630 1 . 35
ram_data_out 26 29 1885 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1960 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2242 1 . 36
delay_data_in 29 29 2497 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2572 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2854 1 . 37
delay_rw_n 32 29 3109 1 . 37
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3184 1 . 38
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3466 1 . 38
lb_data_out 35 29 3721 1 . 38
#SPECIFICATION 
#END
I 000030 54 3794 0 pipe_delay
12
1
12
00000024
1
./compile/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
68
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 820 1463086590091 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 pipe_stage(É+É§ ASIZE§ INTEGER¯$    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯   É É,É§ addr_adv_ld_nu§	 std_logic É § clku§	 std_logic É!§ rd_wr_nu§	 std_logic É"§ resetu§	 std_logic É#§ addru§ std_logic_vector§ ASIZE¯   b¯     É$§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É%§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É&§ dmu§ std_logic_vector§ BWSIZE¯   b¯     É'§ addr_adv_ld_n_regv§	 std_logic É(§ rd_wr_n_regv§	 std_logic É)§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     É*§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     É+§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     É,§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É- É.*§
 pipe_stage ª
V 000069 60 7 1463086590091 ./compile/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1463086590124 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1463086590121 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    É08§ RTL.§
 pipe_stage(É2)É6;§ clk§ resetÉ7)É8B§ reset¬1JÉ9§ addr_reg0¬0 É:§ data_in_reg0¬0 É;§ data_out_reg0¬0 É<§ rd_wr_n_reg¬0 É=§ addr_adv_ld_n_reg¬0 É>§ dm_reg0¬0 É?*B É@B§ clk¬1JÉA§ addr_reg§ addr ÉB§ data_in_reg§ data_in ÉC§ data_out_reg§ data_out ÉD§ rd_wr_n_reg§ rd_wr_n ÉE§ addr_adv_ld_n_reg§ addr_adv_ld_n ÉF§ dm_reg§ dm ÉG*B ÉH*; ÉJ*§ RTL ª
V 000076 60 7 1463086590121 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1463086590092 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1596 1463086590092 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1463086590092
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
I 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 56191         1463086590305 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1463086590302 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É%8§ SYN.§ pll1(É)i§ altpllÉ*+É+§	 bandwidth§ NATURAL¯     É,§ bandwidth_type§ STRING­   "UNUSED" É-§ c0_high§ NATURAL¯    É.§
 c0_initial§ NATURAL¯    É/§ c0_low§ NATURAL¯    É0§ c0_mode§ STRING­   "bypass" É1§ c0_ph§ NATURAL¯     É2§ c0_test_source§ INTEGER¯    É3§ c1_high§ NATURAL¯    É4§
 c1_initial§ NATURAL¯    É5§ c1_low§ NATURAL¯    É6§ c1_mode§ STRING­   "bypass" É7§ c1_ph§ NATURAL¯     É8§ c1_test_source§ INTEGER¯    É9§ c1_use_casc_in§ STRING­   "off" É:§ c2_high§ NATURAL¯    É;§
 c2_initial§ NATURAL¯    É<§ c2_low§ NATURAL¯    É=§ c2_mode§ STRING­   "bypass" É>§ c2_ph§ NATURAL¯     É?§ c2_test_source§ INTEGER¯    É@§ c2_use_casc_in§ STRING­   "off" ÉA§ c3_high§ NATURAL¯    ÉB§
 c3_initial§ NATURAL¯    ÉC§ c3_low§ NATURAL¯    ÉD§ c3_mode§ STRING­   "bypass" ÉE§ c3_ph§ NATURAL¯     ÉF§ c3_test_source§ INTEGER¯    ÉG§ c3_use_casc_in§ STRING­   "off" ÉH§ c4_high§ NATURAL¯    ÉI§
 c4_initial§ NATURAL¯    ÉJ§ c4_low§ NATURAL¯    ÉK§ c4_mode§ STRING­   "bypass" ÉL§ c4_ph§ NATURAL¯     ÉM§ c4_test_source§ INTEGER¯    ÉN§ c4_use_casc_in§ STRING­   "off" ÉO§ c5_high§ NATURAL¯    ÉP§
 c5_initial§ NATURAL¯    ÉQ§ c5_low§ NATURAL¯    ÉR§ c5_mode§ STRING­   "bypass" ÉS§ c5_ph§ NATURAL¯     ÉT§ c5_test_source§ INTEGER¯    ÉU§ c5_use_casc_in§ STRING­   "off" ÉV§ charge_pump_current§ NATURAL¯    ÉW§ clk0_counter§ STRING­   "g0" ÉX§ clk0_divide_by§ POSITIVE¯    ÉY§ clk0_duty_cycle§ NATURAL¯2    ÉZ§ clk0_multiply_by§ POSITIVE¯    É[§ clk0_output_frequency§ NATURAL¯     É\§ clk0_phase_shift§ STRING­   "0" É]§ clk0_time_delay§ STRING­   "0" É^§ clk1_counter§ STRING­   "g1" É_§ clk1_divide_by§ POSITIVE¯    É`§ clk1_duty_cycle§ NATURAL¯2    Éa§ clk1_multiply_by§ POSITIVE¯    Éb§ clk1_output_frequency§ NATURAL¯     Éc§ clk1_phase_shift§ STRING­   "0" Éd§ clk1_time_delay§ STRING­   "0" Ée§ clk2_counter§ STRING­   "g2" Éf§ clk2_divide_by§ POSITIVE¯    Ég§ clk2_duty_cycle§ NATURAL¯2    Éh§ clk2_multiply_by§ POSITIVE¯    Éi§ clk2_output_frequency§ NATURAL¯     Éj§ clk2_phase_shift§ STRING­   "0" Ék§ clk2_time_delay§ STRING­   "0" Él§ clk3_counter§ STRING­   "g3" Ém§ clk3_divide_by§ POSITIVE¯    Én§ clk3_duty_cycle§ NATURAL¯2    Éo§ clk3_multiply_by§ POSITIVE¯    Ép§ clk3_phase_shift§ STRING­   "0" Éq§ clk3_time_delay§ STRING­   "0" Ér§ clk4_counter§ STRING­   "l0" És§ clk4_divide_by§ POSITIVE¯    Ét§ clk4_duty_cycle§ NATURAL¯2    Éu§ clk4_multiply_by§ POSITIVE¯    Év§ clk4_phase_shift§ STRING­   "0" Éw§ clk4_time_delay§ STRING­   "0" Éx§ clk5_counter§ STRING­   "l1" Éy§ clk5_divide_by§ POSITIVE¯    Éz§ clk5_duty_cycle§ NATURAL¯2    É{§ clk5_multiply_by§ POSITIVE¯    É|§ clk5_phase_shift§ STRING­   "0" É}§ clk5_time_delay§ STRING­   "0" É~§ compensate_clock§ STRING­   "CLK0" É§ down_spread§ STRING­   "0.0" É§ e0_high§ NATURAL¯    É§
 e0_initial§ NATURAL¯    É§ e0_low§ NATURAL¯    É§ e0_mode§ STRING­   "bypass" É§ e0_ph§ NATURAL¯     É§ e0_time_delay§ NATURAL¯     É§ e1_high§ NATURAL¯    É§
 e1_initial§ NATURAL¯    É§ e1_low§ NATURAL¯    É§ e1_mode§ STRING­   "bypass" É§ e1_ph§ NATURAL¯     É§ e1_time_delay§ NATURAL¯     É§ e2_high§ NATURAL¯    É§
 e2_initial§ NATURAL¯    É§ e2_low§ NATURAL¯    É§ e2_mode§ STRING­   "bypass" É§ e2_ph§ NATURAL¯     É§ e2_time_delay§ NATURAL¯     É§ e3_high§ NATURAL¯    É§
 e3_initial§ NATURAL¯    É§ e3_low§ NATURAL¯    É§ e3_mode§ STRING­   "bypass" É§ e3_ph§ NATURAL¯     É§ e3_time_delay§ NATURAL¯     É§ enable0_counter§ STRING­   "l0" É§ enable1_counter§ STRING­   "l0" É§ enable_switch_over_counter§ STRING­   "OFF" É§ extclk0_counter§ STRING­   "e0" É§ extclk0_divide_by§ POSITIVE¯    É§ extclk0_duty_cycle§ NATURAL¯2    É§ extclk0_multiply_by§ POSITIVE¯    É§ extclk0_phase_shift§ STRING­   "0" É § extclk0_time_delay§ STRING­   "0" É¡§ extclk1_counter§ STRING­   "e1" É¢§ extclk1_divide_by§ POSITIVE¯    É£§ extclk1_duty_cycle§ NATURAL¯2    É¤§ extclk1_multiply_by§ POSITIVE¯    É¥§ extclk1_phase_shift§ STRING­   "0" É¦§ extclk1_time_delay§ STRING­   "0" É§§ extclk2_counter§ STRING­   "e2" É¨§ extclk2_divide_by§ POSITIVE¯    É©§ extclk2_duty_cycle§ NATURAL¯2    Éª§ extclk2_multiply_by§ POSITIVE¯    É«§ extclk2_phase_shift§ STRING­   "0" É¬§ extclk2_time_delay§ STRING­   "0" É­§ extclk3_counter§ STRING­   "e3" É®§ extclk3_divide_by§ POSITIVE¯    É¯§ extclk3_duty_cycle§ NATURAL¯2    É°§ extclk3_multiply_by§ POSITIVE¯    É±§ extclk3_phase_shift§ STRING­   "0" É²§ extclk3_time_delay§ STRING­   "0" É³§ feedback_source§ STRING­	   "EXTCLK0" É´§ g0_high§ NATURAL¯    Éµ§
 g0_initial§ NATURAL¯    É¶§ g0_low§ NATURAL¯    É·§ g0_mode§ STRING­   "bypass" É¸§ g0_ph§ NATURAL¯     É¹§ g0_time_delay§ NATURAL¯     Éº§ g1_high§ NATURAL¯    É»§
 g1_initial§ NATURAL¯    É¼§ g1_low§ NATURAL¯    É½§ g1_mode§ STRING­   "bypass" É¾§ g1_ph§ NATURAL¯     É¿§ g1_time_delay§ NATURAL¯     ÉÀ§ g2_high§ NATURAL¯    ÉÁ§
 g2_initial§ NATURAL¯    ÉÂ§ g2_low§ NATURAL¯    ÉÃ§ g2_mode§ STRING­   "bypass" ÉÄ§ g2_ph§ NATURAL¯     ÉÅ§ g2_time_delay§ NATURAL¯     ÉÆ§ g3_high§ NATURAL¯    ÉÇ§
 g3_initial§ NATURAL¯    ÉÈ§ g3_low§ NATURAL¯    ÉÉ§ g3_mode§ STRING­   "bypass" ÉÊ§ g3_ph§ NATURAL¯     ÉË§ g3_time_delay§ NATURAL¯     ÉÌ§ gate_lock_counter§ INTEGER¯     ÉÍ§ gate_lock_signal§ STRING­   "NO" ÉÎ§ inclk0_input_frequency§ POSITIVE ÉÏ§ inclk1_input_frequency§ NATURAL¯     ÉÐ§ intended_device_family§ STRING­	   "Stratix" ÉÑ§ invalid_lock_multiplier§ NATURAL¯    ÉÒ§ l0_high§ NATURAL¯    ÉÓ§
 l0_initial§ NATURAL¯    ÉÔ§ l0_low§ NATURAL¯    ÉÕ§ l0_mode§ STRING­   "bypass" ÉÖ§ l0_ph§ NATURAL¯     É×§ l0_time_delay§ NATURAL¯     ÉØ§ l1_high§ NATURAL¯    ÉÙ§
 l1_initial§ NATURAL¯    ÉÚ§ l1_low§ NATURAL¯    ÉÛ§ l1_mode§ STRING­   "bypass" ÉÜ§ l1_ph§ NATURAL¯     ÉÝ§ l1_time_delay§ NATURAL¯     ÉÞ§	 lock_high§ NATURAL¯    Éß§ lock_low§ NATURAL¯    Éà§ loop_filter_c§ NATURAL¯    Éá§ loop_filter_r§ STRING­   " 1.000000" Éâ§ lpm_hint§ STRING­   "UNUSED" Éã§ lpm_type§ STRING­   "altpll" Éä§ m§ NATURAL¯     Éå§ m2§ NATURAL¯    Éæ§	 m_initial§ NATURAL¯    Éç§ m_ph§ NATURAL¯     Éè§ m_test_source§ INTEGER¯    Éé§ m_time_delay§ NATURAL¯     Éê§ n§ NATURAL¯    Éë§ n2§ NATURAL¯    Éì§ n_time_delay§ NATURAL¯     Éí§ operation_mode§ STRING­   "NORMAL" Éî§ pfd_max§ NATURAL¯     Éï§ pfd_min§ NATURAL¯     Éð§ pll_type§ STRING­   "AUTO" Éñ§ port_activeclock§ STRING­   "PORT_CONNECTIVITY" Éò§ port_areset§ STRING­   "PORT_CONNECTIVITY" Éó§	 port_clk0§ STRING­   "PORT_CONNECTIVITY" Éô§	 port_clk1§ STRING­   "PORT_CONNECTIVITY" Éõ§	 port_clk2§ STRING­   "PORT_CONNECTIVITY" Éö§	 port_clk3§ STRING­   "PORT_CONNECTIVITY" É÷§	 port_clk4§ STRING­   "PORT_CONNECTIVITY" Éø§	 port_clk5§ STRING­   "PORT_CONNECTIVITY" Éù§ port_clkbad0§ STRING­   "PORT_CONNECTIVITY" Éú§ port_clkbad1§ STRING­   "PORT_CONNECTIVITY" Éû§ port_clkena0§ STRING­   "PORT_CONNECTIVITY" Éü§ port_clkena1§ STRING­   "PORT_CONNECTIVITY" Éý§ port_clkena2§ STRING­   "PORT_CONNECTIVITY" Éþ§ port_clkena3§ STRING­   "PORT_CONNECTIVITY" Êÿ   § port_clkena4§ STRING­   "PORT_CONNECTIVITY" É§ port_clkena5§ STRING­   "PORT_CONNECTIVITY" É§ port_clkloss§ STRING­   "PORT_CONNECTIVITY" É§ port_clkswitch§ STRING­   "PORT_CONNECTIVITY" É§ port_enable0§ STRING­   "PORT_CONNECTIVITY" É§ port_enable1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk2§ STRING­   "PORT_CONNECTIVITY" É	§ port_extclk3§ STRING­   "PORT_CONNECTIVITY" É
§ port_extclkena0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena2§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena3§ STRING­   "PORT_CONNECTIVITY" É§	 port_fbin§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_pfdena§ STRING­   "PORT_CONNECTIVITY" É§ port_pllena§ STRING­   "PORT_CONNECTIVITY" É§ port_scanaclr§ STRING­   "PORT_CONNECTIVITY" É§ port_scanclk§ STRING­   "PORT_CONNECTIVITY" É§ port_scandata§ STRING­   "PORT_CONNECTIVITY" É§ port_scandataout§ STRING­   "PORT_CONNECTIVITY" É§ port_scandone§ STRING­   "PORT_CONNECTIVITY" É§ port_scanread§ STRING­   "PORT_CONNECTIVITY" É§ port_scanwrite§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout0§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout1§ STRING­   "PORT_CONNECTIVITY" É§ primary_clock§ STRING­   "inclk0" É§ qualify_conf_done§ STRING­   "OFF" É§
 scan_chain§ STRING­   "LONG" É§ sclkout0_phase_shift§ STRING­   "0" É § sclkout1_phase_shift§ STRING­   "0" É!§ self_reset_on_gated_loss_lock§ STRING­   "OFF" É"§ simulation_type§ STRING­   "functional" É#§ skip_vco§ STRING­   "off" É$§ source_is_pll§ STRING­   "off" É%§ spread_frequency§ NATURAL¯     É&§ ss§ NATURAL¯     É'§ switch_over_counter§ NATURAL¯     É(§ switch_over_on_gated_lock§ STRING­   "OFF" É)§ switch_over_on_lossclk§ STRING­   "OFF" É*§ switch_over_type§ STRING­   "AUTO" É+§ valid_lock_multiplier§ NATURAL¯    É,§
 vco_center§ NATURAL¯     É-§ vco_divide_by§ INTEGER¯     É.§ vco_max§ NATURAL¯     É/§ vco_min§ NATURAL¯     É0§ vco_multiply_by§ INTEGER¯     É1§ vco_post_scale§ NATURAL¯    É2 É3,É4§ aresetu§	 STD_LOGIC¬0 É5§ clkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É6§	 clkswitchu§	 STD_LOGIC¬0 É7§
 comparatoru§	 STD_LOGIC¬0 É8§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É9§ fbinu§	 STD_LOGIC¬1 É:§ inclku§ STD_LOGIC_VECTOR¯   b¯    0¬0 É;§ pfdenau§	 STD_LOGIC¬1 É<§ pllenau§	 STD_LOGIC¬1 É=§ scanaclru§	 STD_LOGIC¬0 É>§ scanclku§	 STD_LOGIC¬0 É?§ scandatau§	 STD_LOGIC¬0 É@§ scanreadu§	 STD_LOGIC¬0 ÉA§	 scanwriteu§	 STD_LOGIC¬0 ÉB§ activeclockv§	 STD_LOGIC ÉC§ clkv§ STD_LOGIC_VECTOR¯   b¯     ÉD§ clkbadv§ STD_LOGIC_VECTOR¯   b¯     ÉE§ clklossv§	 STD_LOGIC ÉF§ enable0v§	 STD_LOGIC ÉG§ enable1v§	 STD_LOGIC ÉH§ extclkv§ STD_LOGIC_VECTOR¯   b¯     ÉI§ lockedv§	 STD_LOGIC ÉJ§ scandataoutv§	 STD_LOGIC ÉK§ scandonev§	 STD_LOGIC ÉL§ sclkout0v§	 STD_LOGIC ÉM§ sclkout1v§	 STD_LOGICÉN ÉO*i ÉSp§	 sub_wire1§	 STD_LOGIC ÉTp§	 sub_wire2§	 STD_LOGIC ÉUp§	 sub_wire6§	 STD_LOGIC ÉVp§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     ÉWp§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     ÉXp§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     ÉYp§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     ÉZp§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É[p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É\p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     É]p§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     Éa/§ altpll_component§ altpll'2§	 altera_mf	§ altpll Éc)Éf§	 sub_wire1§	 sub_wire0¯     Ég§ sub_wire3_bv¯    b¯    ­   "0" Éh§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éi§ sub_wire5_bv¯    b¯    ­   "0" Éj§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Ém§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Éq§ altpll_component§ altpllÉr+6És§ bandwidth_type­   "AUTO"Ét§ clk0_divide_by¯   Éu§ clk0_duty_cycle¯2   Év§ clk0_multiply_by¯   Éw§ clk0_phase_shift­   "300"Éx§ clk0_time_delay­   "0"Éy§ compensate_clock­   "CLK0"Éz§ gate_lock_signal­   "NO"É{§ inclk0_input_frequency¯_v  É|§ intended_device_family­	   "Stratix"É}§ invalid_lock_multiplier¯   É~§	 lock_high¯   É§ lock_low¯   É§ lpm_type­   "altpll"É§ operation_mode­   "NORMAL"É§ pll_type­
   "ENHANCED"É§ spread_frequency¯    É§ valid_lock_multiplier¯   ÉÉ,6É§ clk§	 sub_wire0É§ clkena§	 sub_wire4É§	 extclkena§	 sub_wire8É§ inclk§	 sub_wire7É§ locked§	 sub_wire2É É§	 sub_wire6§ inclk0 É§ c0§	 sub_wire1 É§ locked§	 sub_wire2 É*§ SYN ª
V 000064 60 7 1463086590302 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1463086590427 ./compile/top.vhd*top
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§ top(É+É § ASIZE§ INTEGER¯    É!§ BWSIZE§ INTEGER¯    É"§ DSIZE§ INTEGER¯$    É#§ FLOWTHROUGH§ INTEGER¯    É$ É%,É&§ ADDR_ADV_LD_Nu§	 std_logic É'§ RD_WR_Nu§	 std_logic É(§ RESET_Nu§	 std_logic É)§ clku§	 std_logic É*§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É+§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É,§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É-§ ADV_LD_Nv§	 std_logic É.§ RW_Nv§	 std_logic É/§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É0§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É1§ SAv§ std_logic_vector§ ASIZE¯   b¯     É2§ DQw§ std_logic_vector§ DSIZE¯   b¯    É3 É4*§ top ª
V 000055 60 7 1463086590427 ./compile/top.vhd*top__opt
2I 000044 52 27089         1463086590618 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1463086590615 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1463086590615 ./compile/top.vhd*top|21+RTL__opt
2I 000034 11 582 1463086590428 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
I 000035 11 1527 1463086590428 top
#VLB_VERSION 59
#INFO
top
E 1463086590428
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
I 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1463086590696 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ zbt_ctrl_top(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$    É§ FLOWTHROUGH§ INTEGER¯    É É,É § ADDR_ADV_LD_Nu§	 std_logic É!§ RD_WR_Nu§	 std_logic É"§ RESET_Nu§	 std_logic É#§ clku§	 std_logic É$§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É%§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É&§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É'§ ADV_LD_Nv§	 std_logic É(§ RW_Nv§	 std_logic É)§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É*§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É+§ SAv§ std_logic_vector§ ASIZE¯   b¯     É,§ DQw§ std_logic_vector§ DSIZE¯   b¯    É- É.*§ zbt_ctrl_top ª
V 000073 60 7 1463086590696 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21486         1463086590743 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1463086590740 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    É08§ RTL.§ zbt_ctrl_top(É4i§ addr_ctrl_outÉ5+É6§ ASIZE§ INTEGER¯    É7§ BWSIZE§ INTEGER¯   É8 É9,É:§ clku§	 STD_LOGIC É;§ lb_addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     É<§ lb_adv_ld_nu§	 STD_LOGIC É=§ lb_bwu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     É>§ lb_rw_nu§	 STD_LOGIC É?§ resetu§	 STD_LOGIC É@§ ram_addrv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     ÉA§ ram_adv_ld_nv§	 STD_LOGIC ÉB§ ram_bw_nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     ÉC§ ram_rw_nv§	 STD_LOGICÉD ÉE*i ÉFi§
 data_inoutÉG+ÉH§ BWSIZE§ INTEGER¯    ÉI§ DSIZE§ INTEGER¯    ÉJ ÉK,ÉL§ clku§	 STD_LOGIC ÉM§ ctrl_in_rw_nu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉN§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉO§ resetu§	 STD_LOGIC ÉP§	 read_datav§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉQ§ dqw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    ÉR ÉS*i ÉTi§
 pipe_delayÉU+ÉV§ BWSIZE§ INTEGER¯    ÉW§ DSIZE§ INTEGER¯     ÉX§ FLOWTHROUGH§ INTEGER¯    ÉY ÉZ,É[§ clku§	 STD_LOGIC É\§
 lb_data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É]§ lb_rw_nu§	 STD_LOGIC É^§ ram_data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É_§ resetu§	 STD_LOGIC É`§ delay_data_inv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éa§
 delay_rw_nv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éb§ lb_data_outv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éc Éd*i Éei§
 pipe_stageÉf+Ég§ ASIZE§ INTEGER¯    Éh§ BWSIZE§ INTEGER¯    Éi§ DSIZE§ INTEGER¯    Éj Ék,Él§ addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ém§ addr_adv_ld_nu§	 STD_LOGIC Én§ clku§	 STD_LOGIC Éo§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éq§ dmu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ér§ rd_wr_nu§	 STD_LOGIC És§ resetu§	 STD_LOGIC Ét§ addr_adv_ld_n_regv§	 STD_LOGIC Éu§ addr_regv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Év§ data_in_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éw§ data_out_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éx§ dm_regv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éy§ rd_wr_n_regv§	 STD_LOGICÉz É{*i Ép§ addr_adv_ld_n_reg§	 STD_LOGIC Ép§ clkt§	 STD_LOGIC Ép§ rd_wr_n_reg§	 STD_LOGIC Ép§ reset_t§	 STD_LOGIC Ép§ addr_reg§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ép§ data_in_reg§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ delay_data_in§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§
 delay_rw_n§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ dm_reg§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ép§ lb_data_out§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§	 read_data§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É)É§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ lb_addr§ addr_reg§ ASIZE¯   b¯    É§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ lb_bw§ dm_reg§ BWSIZE¯   b¯    É§ lb_rw_n§ rd_wr_n_regÉ§ ram_addr§ SA§ ASIZE¯   b¯    É§ ram_adv_ld_n§ ADV_LD_NÉ§ ram_bw_n§ BW_N§ BWSIZE¯   b¯    É§ ram_rw_n§ RW_NÉ§ reset§ reset_tÉ É¡§ reset_t_§ RESET_N É£§ data_inout1§
 data_inoutÉ¤+6É¥§ BWSIZE§ BWSIZEÉ¦§ DSIZE§ DSIZEÉ§É¨,6É©§ clk§ clktÉª§ ctrl_in_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É«§ data_in§ delay_data_in§ DSIZE¯   b¯    É¬§ dq§ dq§ DSIZE¯   b¯    É­§	 read_data§	 read_data§ DSIZE¯   b¯    É®§ reset§ reset_tÉ¯ É±§ pipe_delay1§
 pipe_delayÉ²+6É³§ BWSIZE§ BWSIZEÉ´§ DSIZE§ DSIZEÉµ§ FLOWTHROUGH§ FLOWTHROUGHÉ¶É·,6É¸§ clk§ clktÉ¹§ delay_data_in§ delay_data_in§ DSIZE¯   b¯    Éº§
 delay_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É»§
 lb_data_in§ data_in_reg§ DSIZE¯   b¯    É¼§ lb_data_out§ lb_data_out§ DSIZE¯   b¯    É½§ lb_rw_n§ rd_wr_n_regÉ¾§ ram_data_out§	 read_data§ DSIZE¯   b¯    É¿§ reset§ reset_tÉÀ ÉÂ§ pipe_stage1§
 pipe_stageÉÃ+6ÉÄ§ ASIZE§ ASIZEÉÅ§ BWSIZE§ BWSIZEÉÆ§ DSIZE§ DSIZEÉÇÉÈ,6ÉÉ§ addr§ addr§ ASIZE¯   b¯    ÉÊ§ addr_adv_ld_n§ addr_adv_ld_nÉË§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉÌ§ addr_reg§ addr_reg§ ASIZE¯   b¯    ÉÍ§ clk§ clktÉÎ§ data_in§ data_in§ DSIZE¯   b¯    ÉÏ§ data_in_reg§ data_in_reg§ DSIZE¯   b¯    ÉÐ§ data_out§ lb_data_out§ DSIZE¯   b¯    ÉÑ§ data_out_reg§ data_out§ DSIZE¯   b¯    ÉÒ§ dm§ dm§ BWSIZE¯   b¯    ÉÓ§ dm_reg§ dm_reg§ BWSIZE¯   b¯    ÉÔ§ rd_wr_n§ rd_wr_nÉÕ§ rd_wr_n_reg§ rd_wr_n_regÉÖ§ reset§ reset_tÉ× ÉÝ§ clkt§ clk Éà*§ RTL ª
V 000080 60 7 1463086590740 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1463086590697 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1448 1463086590697 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1463086590697
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
I 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1463086590896 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
Ê    É`7C§	 gen_utils(Éb{§
 XOR_REDUCE§ ARG§ std_logic_vectorV§ UX01(Éds§ result§	 std_logic Ée)Éf§ result¬0 Ég/§ iu§ ARG`QÉh§ result§ resultY§ ARG§ i Éi*Q ÉjV§ result Ék* Éo{§	 GenParityÉp§ Datau§ std_logic_vector Éq§ ODDEVENu§	 std_logic Ér§ SIZEu§ POSITIVEÉsV§ std_logic_vectorÉt(Éus§ i§ NATURAL Évs§ result§ std_logic_vector§ Data§ Length¯   b¯     Éw)Éx§ i¯     ÉyS§ i§ SIZEQÉz§ result§ i¯   b§ i§ Data§ i¯   b§ i É{§ result§ i¯   §
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É|§ i§ i¯	    É}*Q É~V§ result É*§	 GenParity É{§ CheckParityÉ§ Datau§ std_logic_vector É§ ODDEVENu§	 std_logic É§ SIZEu§ POSITIVEÉV§	 std_logicÉ(És§ i§ NATURAL És§ result§	 std_logic É)É§ i¯     § result¬1 ÉS§ i§ SIZEQÉ§ result§ resultWÉ_§
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É§ i§ i¯	    É*Q ÉV§ result É*§ CheckParity Él§ logic_UXLHZ_table(g§
 std_ulogic§ LOWa§
 std_ulogic§ HIGH.É§
 std_ulogic É¦k§ cvt_to_UXLHZ§ logic_UXLHZ_tableÉ§¬UÉ¨¬XÉ©¬LÉª¬HÉ«¬ZÉ¬¬WÉ­¬LÉ®¬HÉ¯¬-É° Éµ{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic(É¶)É·V§ cvt_to_UXLHZ§ s É¸* Éº*§	 gen_utils ª
V 000080 60 7 1463086590896 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1463086591068 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
Ê   ÉD7C§ conversions(ÉGl§ basetype(§ binary§ octal§ decimal§ hex ÉI{§ max§ x§ y§ integerV§ integer(ÉJ)ÉKB§ x§ yJV§ x LV§ y *B ÉL*§ max ÉN{§ min§ x§ y§ integerV§ integer(ÉO)ÉPB§ x§ yJV§ x LV§ y *B ÉQ*§ min É]{§
 nextmultof§ x§ positive É^§ size§ positiveV§ positive(É_)É`N§ x\§ size(ÉaP¯    V§ size§ x§ size ÉbP0V§ size§ x§ size¯    Éc*N Éd*§
 nextmultof Éf{§ rtn_base§ base§ basetypeV§	 character(Ég)ÉhN§ base(ÉiP§ binaryV¬b ÉjP§ octalV¬o ÉkP§ decimalV¬d ÉlP§ hexV¬h Ém*N Én*§ rtn_base Ép{§ format§ r§ string Éq§ base§ basetype Ér§ rtn_len§ natural És§ justify§ justify_side Ét§ basespec§ b_specV§ string(Éus§ int_rtn_len§ integer Év)ÉwB§ basespec§ yesJÉx§ int_rtn_len§ rtn_len¯    ÉyLÉz§ int_rtn_len§ rtn_len É{*B É|B§ int_rtn_len§ r§ lengthJÉ}N§ basespec(É~P§ noV§ r ÉP§ yesV§ rtn_base§ base!¬"!§ r!¬" É*N ÉLÉN§ justify(ÉP§ leftÉN§ basespec(ÉP§ noÉV§ r!§ fill¬ § int_rtn_len§ r§ length ÉP§ yesÉV§ rtn_base§ base!¬"!§ r!¬"!É§ fill¬ § int_rtn_len§ r§ length É*N ÉP§ rightÉN§ basespec(ÉP§ noÉV§ fill¬ § int_rtn_len§ r§ length!§ r ÉP§ yesÉV§ fill¬ § int_rtn_len§ r§ length!É§ rtn_base§ base!¬"!§ r!¬" É*N É*N É*B É*§ format É{§	 cnvt_base§ x§ string É§ inbase§ natural`¯   a¯   V§ natural(És§ r§ t§ natural¯     És§ place§ positive¯    É)É/§ iu§ x§ reverse_rangeQÉ N§ x§ i(É¡P¬0§ t¯     É¢P¬1§ t¯    É£P¬2§ t¯    É¤P¬3§ t¯    É¥P¬4§ t¯    É¦P¬5§ t¯    É§P¬6§ t¯    É¨P¬7§ t¯    É©P¬8§ t¯    ÉªP¬9§ t¯	    É«P¬a¬A§ t¯
    É¬P¬b¬B§ t¯    É­P¬c¬C§ t¯    É®P¬d¬D§ t¯    É¯P¬e¬E§ t¯    É°P¬f¬F§ t¯    É±P¬_§ t¯     É²§ place§ place§ inbase É³P0É´G§ falseÉµH§ lf!É¶­0   "CNVT_BASE found input value larger than base: "!§ lf!É·­   "Input value: "!§ x§ i!É¸­	   " Base: "!§
 to_int_str§ inbase!§ lf!É¹­   "converting input to integer 0"ÉºI§ warning É»V¯     É¼*N É½B§ t§ inbase¯   JÉ¾G§ falseÉ¿H§ lf!ÉÀ­0   "CNVT_BASE found input value larger than base: "!§ lf!ÉÁ­   "Input value: "!§ x§ i!ÉÂ­	   " Base: "!§
 to_int_str§ inbase!§ lf!ÉÃ­   "converting input to integer 0"ÉÄI§ warning ÉÅV¯     ÉÆLÉÇ§ r§ r§ t§ place ÉÈ§ place§ place§ inbase ÉÉ*B ÉÊ*Q ÉËV§ r ÉÌ*§	 cnvt_base ÉÎ{§ extend§ x§	 std_logic ÉÏ§ len§ positiveV§ std_logic_vector(ÉÐs§ v§ std_logic_vector¯   a§ len0§ x ÉÑ)ÉÒV§ v ÉÓ*§ extend ÉØ{§
 to_bin_str§ x§ std_logic_vector ÉÙ§ rtn_len§ natural¯     ÉÚ§ justify§ justify_side§ right ÉÛ§ basespec§ b_spec§ yesV§ string(ÉÝs§ int§ std_logic_vector¯   a§ x§ length§ x ÉÞs§ r§ string¯   a§ x§ length0¬$ Éß)Éà/§ iu§ int`QÉá§ r§ ia§ i§
 to_bin_str§ int§ i§ basespec§ no Éâ*Q ÉãV§ format§ r§ binary§ rtn_len§ justify§ basespec Éä*§
 to_bin_str Éæ{§
 to_bin_str§ x§	 std_logic Éç§ rtn_len§ natural¯     Éè§ justify§ justify_side§ right Éé§ basespec§ b_spec§ yesV§ string(Éês§ r§ string¯   a¯    Éë)ÉìN§ x(ÉíP¬0§ r¯   ¬0 ÉîP¬1§ r¯   ¬1 ÉïP¬U§ r¯   ¬U ÉðP¬X§ r¯   ¬X ÉñP¬Z§ r¯   ¬Z ÉòP¬W§ r¯   ¬W ÉóP¬H§ r¯   ¬H ÉôP¬L§ r¯   ¬L ÉõP¬-§ r¯   ¬- Éö*N É÷V§ format§ r§ binary§ rtn_len§ justify§ basespec Éø*§
 to_bin_str Éú{§
 to_bin_str§ x§ natural Éû§ rtn_len§ natural¯     Éü§ justify§ justify_side§ right Éý§ basespec§ b_spec§ yesV§ string(Éþs§ int§ natural§ x Êÿ  s§ ptr§ positive`¯   a¯    ¯     És§ r§ string¯   a¯    0¬$ É)ÉB§ int¯    JÉV§ format­   "0"§ binary§ rtn_len§ justify§ basespec É*B ÉS§ int¯    QÉN§ int]¯   (É	P¯    § r§ ptr¬0 É
P¯   § r§ ptr¬1 ÉP0ÉG§ falseH§ lf!­   "TO_BIN_STR, shouldn't happen"ÉI§ failure ÉV­   "$" É@ É*N É§ int§ int¯    É§ ptr§ ptr¯    É*Q ÉV§ format§ r§ ptr¯   a¯    § binary§ rtn_len§ justify§ basespec É*§
 to_bin_str É{§
 to_hex_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesV§ string(És§ nxt§ positive§
 nextmultof§ x§ length¯    És§ int§ std_logic_vector¯   a§ nxt0¬0 És§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    És§ r§ string¯   a§ nxt¯   0¬$ É o§ slv4(§ std_logic_vector¯   a¯    É!)É"§ int§ nxt§ x§ length¯   a§ nxt§ x É#B§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ$§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É%*B É&/§ iu§ int`QÉ'UP§ i]¯   ¯    É(N§ slv4§ int§ ia§ i¯   (É)P­   "0000"§ r§ ptr¬0 É*P­   "0001"§ r§ ptr¬1 É+P­   "0010"§ r§ ptr¬2 É,P­   "0011"§ r§ ptr¬3 É-P­   "0100"§ r§ ptr¬4 É.P­   "0101"§ r§ ptr¬5 É/P­   "0110"§ r§ ptr¬6 É0P­   "0111"§ r§ ptr¬7 É1P­   "1000"§ r§ ptr¬8 É2P­   "1001"§ r§ ptr¬9 É3P­   "1010"§ r§ ptr¬A É4P­   "1011"§ r§ ptr¬B É5P­   "1100"§ r§ ptr¬C É6P­   "1101"§ r§ ptr¬D É7P­   "1110"§ r§ ptr¬E É8P­   "1111"§ r§ ptr¬F É9P­   "ZZZZ"§ r§ ptr¬Z É:P­   "WWWW"§ r§ ptr¬W É;P­   "LLLL"§ r§ ptr¬L É<P­   "HHHH"§ r§ ptr¬H É=P­   "UUUU"§ r§ ptr¬U É>P­   "XXXX"§ r§ ptr¬X É?P­   "----"§ r§ ptr¬- É@P0ÉAG§ falseÉBH§ lf!ÉC­"   "TO_HEX_STR found illegal value: "!ÉD§
 to_bin_str§ int§ ia§ i¯   !§ lf!ÉE­   "converting input to '-'"ÉFI§ warning ÉG§ r§ ptr¬- ÉH*N ÉI§ ptr§ ptr¯    ÉJ*Q ÉKV§ format§ r§ hex§ rtn_len§ justify§ basespec ÉL*§
 to_hex_str ÉN{§
 to_hex_str§ x§ natural ÉO§ rtn_len§ natural¯     ÉP§ justify§ justify_side§ right ÉQ§ basespec§ b_spec§ yesV§ string(ÉRs§ int§ natural§ x ÉSs§ ptr§ positive`¯   a¯   ¯    ÉTs§ r§ string¯   a¯   0¬$ ÉU)ÉVB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec *B ÉWS§ int¯    QÉXN§ int]¯   (ÉYP¯    § r§ ptr¬0 ÉZP¯   § r§ ptr¬1 É[P¯   § r§ ptr¬2 É\P¯   § r§ ptr¬3 É]P¯   § r§ ptr¬4 É^P¯   § r§ ptr¬5 É_P¯   § r§ ptr¬6 É`P¯   § r§ ptr¬7 ÉaP¯   § r§ ptr¬8 ÉbP¯	   § r§ ptr¬9 ÉcP¯
   § r§ ptr¬A ÉdP¯   § r§ ptr¬B ÉeP¯   § r§ ptr¬C ÉfP¯   § r§ ptr¬D ÉgP¯   § r§ ptr¬E ÉhP¯   § r§ ptr¬F ÉiP0ÉjG§ falseH§ lf!­   "TO_HEX_STR, shouldn't happen"ÉkI§ failure ÉlV­   "$" Ém*N Én§ int§ int¯    Éo§ ptr§ ptr¯    Ép*Q ÉqV§ format§ r§ ptr¯   a¯   § hex§ rtn_len§ justify§ basespec Ér*§
 to_hex_str Ét{§
 to_oct_str§ x§ std_logic_vector Éu§ rtn_len§ natural¯     Év§ justify§ justify_side§ right Éw§ basespec§ b_spec§ yesV§ string(Éys§ nxt§ positive§
 nextmultof§ x§ length¯    Ézs§ int§ std_logic_vector¯   a§ nxt0¬0 É{s§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    É|s§ r§ string¯   a§ nxt¯   0¬$ É}o§ slv3(§ std_logic_vector¯   a¯    É~)É§ int§ nxt§ x§ length¯   a§ nxt§ x ÉB§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É*B É/§ iu§ int`QÉUP§ i]¯   ¯    ÉN§ slv3§ int§ ia§ i¯   (ÉP­   "000"§ r§ ptr¬0 ÉP­   "001"§ r§ ptr¬1 ÉP­   "010"§ r§ ptr¬2 ÉP­   "011"§ r§ ptr¬3 ÉP­   "100"§ r§ ptr¬4 ÉP­   "101"§ r§ ptr¬5 ÉP­   "110"§ r§ ptr¬6 ÉP­   "111"§ r§ ptr¬7 ÉP­   "ZZZ"§ r§ ptr¬Z ÉP­   "WWW"§ r§ ptr¬W ÉP­   "LLL"§ r§ ptr¬L ÉP­   "HHH"§ r§ ptr¬H ÉP­   "UUU"§ r§ ptr¬U ÉP­   "XXX"§ r§ ptr¬X ÉP­   "---"§ r§ ptr¬- ÉP0ÉG§ falseÉH§ lf!É­"   "TO_OCT_STR found illegal value: "!É§
 to_bin_str§ int§ ia§ i¯   !§ lf!É­   "converting input to '-'"ÉI§ warning É§ r§ ptr¬- É*N É§ ptr§ ptr¯    É*Q É V§ format§ r§ octal§ rtn_len§ justify§ basespec É¡*§
 to_oct_str É£{§
 to_oct_str§ x§ natural É¤§ rtn_len§ natural¯     É¥§ justify§ justify_side§ right É¦§ basespec§ b_spec§ yesV§ string(É§s§ int§ natural§ x É¨s§ ptr§ positive`¯   a¯   ¯    É©s§ r§ string¯   a¯   0¬$ Éª)É«B§ x¯    JV§ format­   "0"§ octal§ rtn_len§ justify§ basespec *B É¬S§ int¯    QÉ­N§ int]¯   (É®P¯    § r§ ptr¬0 É¯P¯   § r§ ptr¬1 É°P¯   § r§ ptr¬2 É±P¯   § r§ ptr¬3 É²P¯   § r§ ptr¬4 É³P¯   § r§ ptr¬5 É´P¯   § r§ ptr¬6 ÉµP¯   § r§ ptr¬7 É¶P0É·G§ falseH§ lf!­   "TO_OCT_STR, shouldn't happen"É¸I§ failure É¹V­   "$" Éº*N É»§ int§ int¯    É¼§ ptr§ ptr¯    É½*Q É¾V§ format§ r§ ptr¯   a¯   § octal§ rtn_len§ justify§ basespec É¿*§
 to_oct_str ÉÁ{§
 to_int_str§ x§ natural ÉÂ§ rtn_len§ natural¯     ÉÃ§ justify§ justify_side§ right ÉÄ§ basespec§ b_spec§ yesV§ string(ÉÅs§ int§ natural§ x ÉÆs§ ptr§ positive`¯   a¯    ¯     ÉÇs§ r§ string¯   a¯    0¬$ ÉÈ)ÉÉB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec ÉÊLÉËS§ int¯    QÉÌN§ int]¯
   (ÉÍP¯    § r§ ptr¬0 ÉÎP¯   § r§ ptr¬1 ÉÏP¯   § r§ ptr¬2 ÉÐP¯   § r§ ptr¬3 ÉÑP¯   § r§ ptr¬4 ÉÒP¯   § r§ ptr¬5 ÉÓP¯   § r§ ptr¬6 ÉÔP¯   § r§ ptr¬7 ÉÕP¯   § r§ ptr¬8 ÉÖP¯	   § r§ ptr¬9 É×P0ÉØG§ falseH§ lf!­   "TO_INT_STR, shouldn't happen"ÉÙI§ failure ÉÚV­   "$" ÉÛ*N ÉÜ§ int§ int¯
    ÉÝ§ ptr§ ptr¯    ÉÞ*Q ÉßV§ format§ r§ ptr¯   a¯    § decimal§ rtn_len§ justify§ basespec Éà*B Éá*§
 to_int_str Éã{§
 to_int_str§ x§ std_logic_vector Éä§ rtn_len§ natural¯     Éå§ justify§ justify_side§ right Éæ§ basespec§ b_spec§ yesÉçV§ string(Éè)ÉéV§
 to_int_str§ to_nat§ x§ rtn_len§ justify§ basespec Éê*§
 to_int_str Éí{§ to_time_str§ x§ timeÉîV§ string(Éï)ÉðV§
 to_int_str§ to_nat§ x§ basespec§ no!­   " ns" Éñ*§ to_time_str Éó{§ fill§	 fill_char§	 character¬* Éô§ rtn_len§ integer¯   ÉõV§ string(Éös§ r§ string¯   a§ max§ rtn_len¯   0§	 fill_char É÷s§ len§ integer Éø)ÉùB§ rtn_len¯   JÉú§ len¯    ÉûLÉü§ len§ rtn_len Éý*B ÉþV§ r¯   a§ len Êþ  *§ fill É{§ to_nat§ x§ std_logic_vectorV§ natural(És§ t§ std_logic_vector¯   a§ x§ length§ x És§ int§ std_logic_vector¯   a¯   0¬0 És§ r§ natural¯     És§ place§ positive¯    É	)É
B§ x§ length¯    JÉ§ int§ max¯    § x§ length¯   a¯   § t¯   a§ x§ length ÉLÉ§ int¯   a¯   § t§ x§ length¯   a§ x§ length É*B É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬1¬H§ r§ r§ place ÉP¬0¬L@ ÉP0ÉG§ falseÉH§ lf!É­   "TO_NAT found illegal value: "!§
 to_bin_str§ int§ i!§ lf!É­   "converting input to integer 0"ÉI§ warning ÉV¯     É*N ÉTP§ i¯    É§ place§ place¯    É*Q ÉV§ r É*§ to_nat É!{§ to_nat§ x§	 std_logicÉ"V§ natural(É#)É$N§ x(É%P¬0V¯     É&P¬1V¯    É'P0É(G§ falseÉ)H§ lf!É*­   "TO_NAT found illegal value: "!§
 to_bin_str§ x!§ lf!É+­   "converting input to integer 0"É,I§ warning É-V¯     É.*N É/*§ to_nat É1{§ to_nat§ x§ timeÉ2V§ natural(É3)É4V§ x¯   § ns É5*§ to_nat É7{§ h§ x§ string É8§ rtn_len§ positive`¯   a¯    ¯    É9V§ std_logic_vector(É>s§ int§ string¯   a§ x§ length§ x É?s§ size§ positive§ max§ x§ length¯   § rtn_len É@s§ ptr§ integer`¯   a§ size§ size ÉAs§ r§ std_logic_vector¯   a§ size0¬0 ÉB)ÉC/§ iu§ int§ reverse_rangeQÉDN§ int§ i(ÉEP¬0§ r§ ptr¯   a§ ptr­   "0000" ÉFP¬1§ r§ ptr¯   a§ ptr­   "0001" ÉGP¬2§ r§ ptr¯   a§ ptr­   "0010" ÉHP¬3§ r§ ptr¯   a§ ptr­   "0011" ÉIP¬4§ r§ ptr¯   a§ ptr­   "0100" ÉJP¬5§ r§ ptr¯   a§ ptr­   "0101" ÉKP¬6§ r§ ptr¯   a§ ptr­   "0110" ÉLP¬7§ r§ ptr¯   a§ ptr­   "0111" ÉMP¬8§ r§ ptr¯   a§ ptr­   "1000" ÉNP¬9§ r§ ptr¯   a§ ptr­   "1001" ÉOP¬a¬A§ r§ ptr¯   a§ ptr­   "1010" ÉPP¬b¬B§ r§ ptr¯   a§ ptr­   "1011" ÉQP¬c¬C§ r§ ptr¯   a§ ptr­   "1100" ÉRP¬d¬D§ r§ ptr¯   a§ ptr­   "1101" ÉSP¬e¬E§ r§ ptr¯   a§ ptr­   "1110" ÉTP¬f¬F§ r§ ptr¯   a§ ptr­   "1111" ÉUP¬U§ r§ ptr¯   a§ ptr­   "UUUU" ÉVP¬X§ r§ ptr¯   a§ ptr­   "XXXX" ÉWP¬Z§ r§ ptr¯   a§ ptr­   "ZZZZ" ÉXP¬W§ r§ ptr¯   a§ ptr­   "WWWW" ÉYP¬H§ r§ ptr¯   a§ ptr­   "HHHH" ÉZP¬L§ r§ ptr¯   a§ ptr­   "LLLL" É[P¬-§ r§ ptr¯   a§ ptr­   "----" É\P¬_§ ptr§ ptr¯    É]P0É^G§ falseÉ_H§ lf!É`­.   "O conversion found illegal input character: "!Éa§ int§ i!§ lf!­    "converting character to '----'"ÉbI§ warning Éc§ r§ ptr¯   a§ ptr­   "----" Éd*N Ée§ ptr§ ptr¯    Éf*Q ÉgV§ r§ size§ rtn_len¯   a§ size Éh*§ h Éj{§ d§ x§ string Ék§ rtn_len§ positive`¯   a¯    ¯    ÉlV§ std_logic_vector(Ép)ÉqV§ to_slv§	 cnvt_base§ x¯
   § rtn_len Ér*§ d Ét{§ o§ x§ string Éu§ rtn_len§ positive`¯   a¯    ¯    ÉvV§ std_logic_vector(Ézs§ int§ string¯   a§ x§ length§ x É{s§ size§ positive§ max§ x§ length¯   § rtn_len É|s§ ptr§ integer`¯   a§ size§ size É}s§ r§ std_logic_vector¯   a§ size0¬0 É~)É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬0§ r§ ptr¯   a§ ptr­   "000" ÉP¬1§ r§ ptr¯   a§ ptr­   "001" ÉP¬2§ r§ ptr¯   a§ ptr­   "010" ÉP¬3§ r§ ptr¯   a§ ptr­   "011" ÉP¬4§ r§ ptr¯   a§ ptr­   "100" ÉP¬5§ r§ ptr¯   a§ ptr­   "101" ÉP¬6§ r§ ptr¯   a§ ptr­   "110" ÉP¬7§ r§ ptr¯   a§ ptr­   "111" ÉP¬U§ r§ ptr¯   a§ ptr­   "UUU" ÉP¬X§ r§ ptr¯   a§ ptr­   "XXX" ÉP¬Z§ r§ ptr¯   a§ ptr­   "ZZZ" ÉP¬W§ r§ ptr¯   a§ ptr­   "WWW" ÉP¬H§ r§ ptr¯   a§ ptr­   "HHH" ÉP¬L§ r§ ptr¯   a§ ptr­   "LLL" ÉP¬-§ r§ ptr¯   a§ ptr­   "---" ÉP¬_§ ptr§ ptr¯    ÉP0ÉG§ falseÉH§ lf!É­.   "O conversion found illegal input character: "!É§ int§ i!§ lf!­   "converting character to '---'"ÉI§ warning É§ r§ ptr¯   a§ ptr­   "---" É*N É§ ptr§ ptr¯    É*Q ÉV§ r§ size§ rtn_len¯   a§ size É*§ o É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    É V§ std_logic_vector(É¤s§ int§ string¯   a§ x§ length§ x É¥s§ size§ positive§ max§ x§ length§ rtn_len É¦s§ ptr§ integer`¯    a§ size¯   § size É§s§ r§ std_logic_vector¯   a§ size0¬0 É¨)É©/§ iu§ int§ reverse_rangeQÉªN§ int§ i(É«P¬0§ r§ ptr¬0 É¬P¬1§ r§ ptr¬1 É­P¬U§ r§ ptr¬U É®P¬X§ r§ ptr¬X É¯P¬Z§ r§ ptr¬Z É°P¬W§ r§ ptr¬W É±P¬H§ r§ ptr¬H É²P¬L§ r§ ptr¬L É³P¬-§ r§ ptr¬- É´P¬_§ ptr§ ptr¯    ÉµP0É¶G§ falseÉ·H§ lf!É¸­.   "B conversion found illegal input character: "!É¹§ int§ i!§ lf!­   "converting character to '-'"ÉºI§ warning É»§ r§ ptr¬- É¼*N É½§ ptr§ ptr¯    É¾*Q É¿V§ r§ size§ rtn_len¯   a§ size ÉÀ*§ b ÉÂ{§ h§ x§ stringÉÃV§ natural(ÉÈ)ÉÉV§	 cnvt_base§ x¯    ÉÊ*§ h ÉÌ{§ d§ x§ stringÉÍV§ natural(ÉÑ)ÉÒV§	 cnvt_base§ x¯
    ÉÓ*§ d ÉÕ{§ o§ x§ stringÉÖV§ natural(ÉÚ)ÉÛV§	 cnvt_base§ x¯    ÉÜ*§ o ÉÞ{§ b§ x§ stringÉßV§ natural(Éã)ÉäV§	 cnvt_base§ x¯    Éå*§ b Éç{§ to_slv§ x§ natural Éè§ rtn_len§ positive`¯   a¯    ¯    ÉéV§ std_logic_vector(Éës§ int§ natural§ x Éìs§ ptr§ positive¯     Éís§ r§ std_logic_vector¯   a¯    0¬0 Éî)ÉïS§ int¯    QÉðN§ int]¯   (ÉñP¯    § r§ ptr¬0 ÉòP¯   § r§ ptr¬1 ÉóP0ÉôG§ falseH§ lf!­   "TO_SLV, shouldn't happen"ÉõI§ failure ÉöV­   "0" É÷*N Éø§ int§ int¯    Éù§ ptr§ ptr¯    Éú*Q ÉûV§ r¯!   § rtn_lena¯     Éü*§ to_slv Éþ{§ to_sl§ x§ naturalÊý  V§	 std_logic(És§ r§	 std_logic¬0 É)ÉN§ x(ÉP¯    @ ÉP¯   § r¬1 ÉP0ÉG§ falseÉH§ lf!É	­'   "TO_SL found illegal input character: "!É
§
 to_int_str§ x!§ lf!­   "converting character to '-'"ÉI§ warning ÉV¬- É*N ÉV§ r É*§ to_sl É{§ to_time§ x§ naturalV§ time(É)ÉV§ x¯   § ns É*§ to_time É{§ to_int§ x§ std_logic_vectorV§ integer(És§ t§ std_logic_vector§ x§ lengthb¯   § x És§ int§ std_logic_vector¯    b¯   0¬0 És§ sign§	 std_logic¬0 És§ size§ integer¯     És§ inv§ boolean§ false És§ r§ integer¯     És§ place§ positive¯    É )É!B§ x§ length¯!   JÉ"§ sign§ t§ x§ length É#/§ iu§ t§ reverse_rangeQÉ$B§ sign¬1JÉ%B§ inv§ trueJÉ&§ t§ i_§ t§ i É'K§ t§ i¬1JÉ(§ inv§ true É)*B É**B É+§ size§ size¯    É,*Q É-§ inv§ false É./§ iu¯   a§ size¯   QÉ/N§ t§ i(É0P¬1¬H§ r§ r§ place É1P¬0¬L@ É2P0É3G§ falseÉ4H§ lf!É5­   " TO_INT found illegal value "É6I§ warning É7V¯     É8*N É9§ place§ place¯    É:*Q É;B§ sign¬1JÉ<V§ r É=LÉ>V§ r É?*B É@LÉA§ int§ t¯    b¯    ÉB§ sign§ t¯     ÉC/§ iu¯   a¯   QÉDB§ sign¬1JÉEB§ inv§ trueJÉF§ int§ i_§ int§ i ÉGK§ int§ i¬1JÉH§ inv§ true ÉI*B ÉJ*B ÉK*Q ÉL§ inv§ false ÉM/§ iu¯   a¯   QÉNN§ int§ i(ÉOP¬1¬H§ r§ r§ place ÉPP¬0¬L@ ÉQP0ÉRG§ falseÉSH§ lf!ÉT­   " TO_INT found illegal value "ÉUI§ warning ÉVV¯     ÉW*N ÉX§ place§ place¯    ÉY*Q ÉZB§ sign¬1JÉ[V§ r É\LÉ]V§ r É^*B É_*B É`*§ to_int Éb*§ conversions ª
V 000086 60 7 1463086591068 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 17562         1463086640845 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086640811 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A10_ipd§
 std_ulogic¬U ÉÐp§ A11_ipd§
 std_ulogic¬U ÉÑp§ A12_ipd§
 std_ulogic¬U ÉÒp§ A13_ipd§
 std_ulogic¬U ÉÓp§ A14_ipd§
 std_ulogic¬U ÉÔp§ A15_ipd§
 std_ulogic¬U ÉÕp§ A1_ipd§
 std_ulogic¬U ÉÖp§ A2_ipd§
 std_ulogic¬U É×p§ A3_ipd§
 std_ulogic¬U ÉØp§ A4_ipd§
 std_ulogic¬U ÉÙp§ A5_ipd§
 std_ulogic¬U ÉÚp§ A6_ipd§
 std_ulogic¬U ÉÛp§ A7_ipd§
 std_ulogic¬U ÉÜp§ A8_ipd§
 std_ulogic¬U ÉÝp§ A16_ipd§
 std_ulogic¬U ÉÞp§ A9_ipd§
 std_ulogic¬U Éßp§ ADV_ipd§
 std_ulogic¬U Éàp§
 BWANeg_ipd§
 std_ulogic¬U Éáp§
 BWBNeg_ipd§
 std_ulogic¬U Éâp§
 BWCNeg_ipd§
 std_ulogic¬U Éãp§
 BWDNeg_ipd§
 std_ulogic¬U Éäp§
 CE1Neg_ipd§
 std_ulogic¬U Éåp§
 CE2Neg_ipd§
 std_ulogic¬U Éæp§ CE2_ipd§
 std_ulogic¬U Éçp§ CLKENNeg_ipd§
 std_ulogic¬U Éèp§ CLK_ipd§
 std_ulogic¬U Éép§ DQA0_ipd§
 std_ulogic¬U Éêp§ DQA1_ipd§
 std_ulogic¬U Éëp§ DQA2_ipd§
 std_ulogic¬U Éìp§ DQA3_ipd§
 std_ulogic¬U Éíp§ DQA4_ipd§
 std_ulogic¬U Éîp§ DQA5_ipd§
 std_ulogic¬U Éïp§ DQA6_ipd§
 std_ulogic¬U Éðp§ DQA7_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQC0_ipd§
 std_ulogic¬U Éúp§ DQC1_ipd§
 std_ulogic¬U Éûp§ DQC2_ipd§
 std_ulogic¬U Éüp§ DQC3_ipd§
 std_ulogic¬U Éýp§ DQC4_ipd§
 std_ulogic¬U Éþp§ DQC5_ipd§
 std_ulogic¬U Êÿ   p§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U Ép§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U É	p§ DQD7_ipd§
 std_ulogic¬U É
p§ DQA8_ipd§
 std_ulogic¬U Ép§ DQB8_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É § CLKInu§
 std_ulogic¬U É!§ CKENInu§
 std_ulogic¬U É"§	 AddressInu§ std_logic_vector¯   b¯     É#§ OENegInu§
 std_ulogic¬U É$§ RInu§
 std_ulogic¬U É%§ ADVInu§
 std_ulogic¬U É&§ CE2Inu§
 std_ulogic¬U É'§ LBONegInu§
 std_ulogic¬1 É(§ CE1NegInu§
 std_ulogic¬U É)§ CE2NegInu§
 std_ulogic¬U É*,6§ BWDNIn§
 BWDNeg_ipdÉ+§ BWCNIn§
 BWCNeg_ipdÉ,§ BWBNIn§
 BWBNeg_ipdÉ-§ BWANIn§
 BWANeg_ipdÉ.§ CLKIn§ CLK_ipdÉ/§ CKENIn§ CLKENNeg_ipdÉ0§ OENegIn§	 OENeg_ipdÉ1§ RIn§ R_ipdÉ2§ ADVIn§ ADV_ipdÉ3§ CE2In§ CE2_ipdÉ4§ LBONegIn§
 LBONeg_ipdÉ5§ CE1NegIn§
 CE1Neg_ipdÉ6§ CE2NegIn§
 CE2Neg_ipdÉ7§ DataOut¯    § DQA0É8§ DataOut¯   § DQA1É9§ DataOut¯   § DQA2É:§ DataOut¯   § DQA3É;§ DataOut¯   § DQA4É<§ DataOut¯   § DQA5É=§ DataOut¯   § DQA6É>§ DataOut¯   § DQA7É?§ DataOut¯   § DQA8É@§ DataOut¯	   § DQB0ÉA§ DataOut¯
   § DQB1ÉB§ DataOut¯   § DQB2ÉC§ DataOut¯   § DQB3ÉD§ DataOut¯   § DQB4ÉE§ DataOut¯   § DQB5ÉF§ DataOut¯   § DQB6ÉG§ DataOut¯   § DQB7ÉH§ DataOut¯   § DQB8ÉI§ DataOut¯   § DQC0ÉJ§ DataOut¯   § DQC1ÉK§ DataOut¯   § DQC2ÉL§ DataOut¯   § DQC3ÉM§ DataOut¯   § DQC4ÉN§ DataOut¯   § DQC5ÉO§ DataOut¯   § DQC6ÉP§ DataOut¯   § DQC7ÉQ§ DataOut¯   § DQC8ÉR§ DataOut¯   § DQD0ÉS§ DataOut¯   § DQD1ÉT§ DataOut¯   § DQD2ÉU§ DataOut¯   § DQD3ÉV§ DataOut¯   § DQD4ÉW§ DataOut¯    § DQD5ÉX§ DataOut¯!   § DQD6ÉY§ DataOut¯"   § DQD7ÉZ§ DataOut¯#   § DQD8É[§ DatAIn¯    § DQA0_ipdÉ\§ DatAIn¯   § DQA1_ipdÉ]§ DatAIn¯   § DQA2_ipdÉ^§ DatAIn¯   § DQA3_ipdÉ_§ DatAIn¯   § DQA4_ipdÉ`§ DatAIn¯   § DQA5_ipdÉa§ DatAIn¯   § DQA6_ipdÉb§ DatAIn¯   § DQA7_ipdÉc§ DatAIn¯   § DQA8_ipdÉd§ DatBIn¯    § DQB0_ipdÉe§ DatBIn¯   § DQB1_ipdÉf§ DatBIn¯   § DQB2_ipdÉg§ DatBIn¯   § DQB3_ipdÉh§ DatBIn¯   § DQB4_ipdÉi§ DatBIn¯   § DQB5_ipdÉj§ DatBIn¯   § DQB6_ipdÉk§ DatBIn¯   § DQB7_ipdÉl§ DatBIn¯   § DQB8_ipdÉm§ DatCIn¯    § DQC0_ipdÉn§ DatCIn¯   § DQC1_ipdÉo§ DatCIn¯   § DQC2_ipdÉp§ DatCIn¯   § DQC3_ipdÉq§ DatCIn¯   § DQC4_ipdÉr§ DatCIn¯   § DQC5_ipdÉs§ DatCIn¯   § DQC6_ipdÉt§ DatCIn¯   § DQC7_ipdÉu§ DatCIn¯   § DQC8_ipdÉv§ DatDIn¯    § DQD0_ipdÉw§ DatDIn¯   § DQD1_ipdÉx§ DatDIn¯   § DQD2_ipdÉy§ DatDIn¯   § DQD3_ipdÉz§ DatDIn¯   § DQD4_ipdÉ{§ DatDIn¯   § DQD5_ipdÉ|§ DatDIn¯   § DQD6_ipdÉ}§ DatDIn¯   § DQD7_ipdÉ~§ DatDIn¯   § DQD8_ipdÉ§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É )É¡§ Burst_Setup;É¢)É£B§ LBONegIn¬1JÉ¤§	 Burst_Seq§ il É¥LÉ¦§	 Burst_Seq§ ln É§*B É¨D É©*; Éª§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ«l§ command_type(§ ds§ burst§ read§ write É¬s§ Tviol_BWDN_CLK§ X01¬0 É­s§ TD_BWDN_CLK§ VitalTimingDataType É®s§ Tviol_BWCN_CLK§ X01¬0 É¯s§ TD_BWCN_CLK§ VitalTimingDataType É°s§ Tviol_BWBN_CLK§ X01¬0 É±s§ TD_BWBN_CLK§ VitalTimingDataType É²s§ Tviol_BWAN_CLK§ X01¬0 É³s§ TD_BWAN_CLK§ VitalTimingDataType É´s§ Tviol_CKENIn_CLK§ X01¬0 Éµs§ TD_CKENIn_CLK§ VitalTimingDataType É¶s§ Tviol_ADVIn_CLK§ X01¬0 É·s§ TD_ADVIn_CLK§ VitalTimingDataType É¸s§ Tviol_CE1NegIn_CLK§ X01¬0 É¹s§ TD_CE1NegIn_CLK§ VitalTimingDataType Éºs§ Tviol_CE2NegIn_CLK§ X01¬0 É»s§ TD_CE2NegIn_CLK§ VitalTimingDataType É¼s§ Tviol_CE2In_CLK§ X01¬0 É½s§ TD_CE2In_CLK§ VitalTimingDataType É¾s§ Tviol_RIn_CLK§ X01¬0 É¿s§
 TD_RIn_CLK§ VitalTimingDataType ÉÀs§ Tviol_DatDIn_CLK§ X01¬0 ÉÁs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÂs§ Tviol_DatCIn_CLK§ X01¬0 ÉÃs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÄs§ Tviol_DatBIn_CLK§ X01¬0 ÉÅs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÆs§ Tviol_DatAIn_CLK§ X01¬0 ÉÇs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÈs§ Tviol_AddressIn_CLK§ X01¬0 ÉÉs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÊs§	 Pviol_CLK§ X01¬0 ÉËs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉÌl§ MemStore(g¯    a¯Öü  .§ INTEGER`¯   a¯ÿ   ÉÍs§ MemDataA§ MemStore ÉÎs§ MemDataB§ MemStore ÉÏs§ MemDataC§ MemStore ÉÐs§ MemDataD§ MemStore ÉÑs§ MemAddr§ NATURAL`¯    a¯Öü   ÉÒs§ MemAddr1§ NATURAL`¯    a¯Öü   ÉÓs§	 startaddr§ NATURAL`¯    a¯Öü   ÉÔs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÕs§ memstart§ NATURAL`¯    a¯   ¯     ÉÖs§ offset§ INTEGER`¯   a¯   ¯     É×s§ command§ command_type ÉØs§ BWD1§ UX01 ÉÙs§ BWC1§ UX01 ÉÚs§ BWB1§ UX01 ÉÛs§ BWA1§ UX01 ÉÜs§ BWD2§ UX01 ÉÝs§ BWC2§ UX01 ÉÞs§ BWB2§ UX01 Éßs§ BWA2§ UX01 Éàs§ wr1§ BOOLEAN§ false Éás§ wr2§ BOOLEAN§ false Éâs§ wr3§ BOOLEAN§ false Éãs§	 Violation§ X01¬0 Éäs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éås§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éæ)ÉçB§ TimingChecksOnJÉè§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éö§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK É÷§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 Éø§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉùG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éú*B ÉûB§ rising_edge§ CLKInW§ CKENIn¬0JÉüG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉýG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉþG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode Êþ  G_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode ÉG_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉ	B§ RIn¬1JÉ
§ command§ read ÉLÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ § MemDataB§ MemAddr1¯    É!LÉ"§ MemDataB§ MemAddr1§ to_nat§ DatBIn É#*B É$*B É%B§ BWC2¬0JÉ&B§	 Violation¬XJÉ'§ MemDataC§ MemAddr1¯    É(LÉ)§ MemDataC§ MemAddr1§ to_nat§ DatCIn É**B É+*B É,B§ BWD2¬0JÉ-B§	 Violation¬XJÉ.§ MemDataD§ MemAddr1¯    É/LÉ0§ MemDataD§ MemAddr1§ to_nat§ DatDIn É1*B É2*B É3*B É4§ MemAddr1§ MemAddr É5§ OBuf2§ OBuf1 É6N§ state(É7P§ deselÉ8N§ command(É9P§ dsÉ:§ OBuf10¬Z É;P§ readÉ<§ state§ begin_rd É=§ MemAddr§ to_nat§	 AddressIn É>§	 startaddr§ MemAddr É?§ memstart§ to_nat§	 AddressIn¯   b¯     É@B§ MemDataA§ MemAddr¯   JÉA§ OBuf1¯   b¯    0¬U ÉBK§ MemDataA§ MemAddr¯   JÉC§ OBuf1¯   b¯    0¬X ÉDLÉE§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉF*B ÉGB§ MemDataB§ MemAddr¯   JÉH§ OBuf1¯   b¯	   0¬U ÉIK§ MemDataB§ MemAddr¯   JÉJ§ OBuf1¯   b¯	   0¬X ÉKLÉL§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉM*B ÉNB§ MemDataC§ MemAddr¯   JÉO§ OBuf1¯   b¯   0¬U ÉPK§ MemDataC§ MemAddr¯   JÉQ§ OBuf1¯   b¯   0¬X ÉRLÉS§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉT*B ÉUB§ MemDataD§ MemAddr¯   JÉV§ OBuf1¯#   b¯   0¬U ÉWK§ MemDataD§ MemAddr¯   JÉX§ OBuf1¯#   b¯   0¬X ÉYLÉZ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É[*B É\P§ writeÉ]§ state§ begin_wr É^§ MemAddr§ to_nat§	 AddressIn É_§	 startaddr§ MemAddr É`§ memstart§ to_nat§	 AddressIn¯   b¯     Éa§ OBuf10¬Z Éb§ BWA1§ BWANIn Éc§ BWB1§ BWBNIn Éd§ BWC1§ BWCNIn Ée§ BWD1§ BWDNIn Éf§ wr1§ TRUE ÉgP§ burstÉh§ OBuf10¬Z Éi*N ÉjP§ begin_rdÉk§	 Burst_Cnt¯     ÉlN§ command(ÉmP§ dsÉn§ state§ desel Éo§ OBuf10¬Z ÉpP§ readÉq§ state§ begin_rd Ér§ MemAddr§ to_nat§	 AddressIn És§	 startaddr§ MemAddr Ét§ memstart§ to_nat§	 AddressIn¯   b¯     ÉuB§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬U ÉwK§ MemDataA§ MemAddr¯   JÉx§ OBuf1¯   b¯    0¬X ÉyLÉz§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É{*B É|B§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬U É~K§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ §	 Burst_Cnt¯     É¡*B É¢§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É£§ MemAddr§	 startaddr§ offset É¤B§ MemDataA§ MemAddr¯   JÉ¥§ OBuf1¯   b¯    0¬U É¦K§ MemDataA§ MemAddr¯   JÉ§§ OBuf1¯   b¯    0¬X É¨LÉ©§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éª*B É«B§ MemDataB§ MemAddr¯   JÉ¬§ OBuf1¯   b¯	   0¬U É­K§ MemDataB§ MemAddr¯   JÉ®§ OBuf1¯   b¯	   0¬X É¯LÉ°§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É±*B É²B§ MemDataC§ MemAddr¯   JÉ³§ OBuf1¯   b¯   0¬U É´K§ MemDataC§ MemAddr¯   JÉµ§ OBuf1¯   b¯   0¬X É¶LÉ·§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É¸*B É¹B§ MemDataD§ MemAddr¯   JÉº§ OBuf1¯#   b¯   0¬U É»K§ MemDataD§ MemAddr¯   JÉ¼§ OBuf1¯#   b¯   0¬X É½LÉ¾§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¿*B ÉÀ*N ÉÁP§ begin_wrÉÂ§ BWA2§ BWA1 ÉÃ§ BWB2§ BWB1 ÉÄ§ BWC2§ BWC1 ÉÅ§ BWD2§ BWD1 ÉÆ§	 Burst_Cnt¯     ÉÇN§ command(ÉÈP§ dsÉÉ§ state§ desel ÉÊ§ OBuf10¬Z ÉËP§ readÉÌ§ state§ begin_rd ÉÍ§ MemAddr§ to_nat§	 AddressIn ÉÎ§	 startaddr§ MemAddr ÉÏ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÐB§ MemDataA§ MemAddr¯   JÉÑ§ OBuf1¯   b¯    0¬U ÉÒK§ MemDataA§ MemAddr¯   JÉÓ§ OBuf1¯   b¯    0¬X ÉÔLÉÕ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÖ*B É×B§ MemDataB§ MemAddr¯   JÉØ§ OBuf1¯   b¯	   0¬U ÉÙK§ MemDataB§ MemAddr¯   JÉÚ§ OBuf1¯   b¯	   0¬X ÉÛLÉÜ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÝ*B ÉÞB§ MemDataC§ MemAddr¯   JÉß§ OBuf1¯   b¯   0¬U ÉàK§ MemDataC§ MemAddr¯   JÉá§ OBuf1¯   b¯   0¬X ÉâLÉã§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éä*B ÉåB§ MemDataD§ MemAddr¯   JÉæ§ OBuf1¯#   b¯   0¬U ÉçK§ MemDataD§ MemAddr¯   JÉè§ OBuf1¯#   b¯   0¬X ÉéLÉê§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éë*B ÉìP§ writeÉí§ state§ begin_wr Éî§ MemAddr§ to_nat§	 AddressIn Éï§	 startaddr§ MemAddr Éð§ OBuf10¬Z Éñ§ BWA1§ BWANIn Éò§ BWB1§ BWBNIn Éó§ BWC1§ BWCNIn Éô§ BWD1§ BWDNIn Éõ§ wr1§ TRUE ÉöP§ burstÉ÷§ state§ burst_wr Éø§	 Burst_Cnt§	 Burst_Cnt¯    ÉùB§	 Burst_Cnt¯   JÉú§	 Burst_Cnt¯     Éû*B Éü§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éý§ MemAddr§	 startaddr§ offset Éþ§ BWA1§ BWANIn Êý  § BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É	§ OBuf10¬Z É
P§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ § OBuf1¯   b¯   0¬X É!LÉ"§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É#*B É$B§ MemDataD§ MemAddr¯   JÉ%§ OBuf1¯#   b¯   0¬U É&K§ MemDataD§ MemAddr¯   JÉ'§ OBuf1¯#   b¯   0¬X É(LÉ)§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É**B É+P§ writeÉ,§ state§ begin_wr É-§ MemAddr§ to_nat§	 AddressIn É.§	 startaddr§ MemAddr É/§ memstart§ to_nat§	 AddressIn¯   b¯     É0§ OBuf10¬Z É1§ BWA1§ BWANIn É2§ BWB1§ BWBNIn É3§ BWC1§ BWCNIn É4§ BWD1§ BWDNIn É5§ wr1§ TRUE É6P§ burstÉ7§	 Burst_Cnt§	 Burst_Cnt¯    É8B§	 Burst_Cnt¯   JÉ9§	 Burst_Cnt¯     É:*B É;§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É<§ MemAddr§	 startaddr§ offset É=B§ MemDataA§ MemAddr¯   JÉ>§ OBuf1¯   b¯    0¬U É?K§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬X ÉALÉB§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉC*B ÉDB§ MemDataB§ MemAddr¯   JÉE§ OBuf1¯   b¯	   0¬U ÉFK§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬X ÉHLÉI§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉJ*B ÉKB§ MemDataC§ MemAddr¯   JÉL§ OBuf1¯   b¯   0¬U ÉMK§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬X ÉOLÉP§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉQ*B ÉRB§ MemDataD§ MemAddr¯   JÉS§ OBuf1¯#   b¯   0¬U ÉTK§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬X ÉVLÉW§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉX*B ÉY*N ÉZP§ burst_wrÉ[N§ command(É\P§ dsÉ]§ state§ desel É^§ OBuf10¬Z É_P§ readÉ`§ state§ begin_rd Éa§ MemAddr§ to_nat§	 AddressIn Éb§	 startaddr§ MemAddr Éc§ memstart§ to_nat§	 AddressIn¯   b¯     ÉdB§ MemDataA§ MemAddr¯   JÉe§ OBuf1¯   b¯    0¬U ÉfK§ MemDataA§ MemAddr¯   JÉg§ OBuf1¯   b¯    0¬X ÉhLÉi§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éj*B ÉkB§ MemDataB§ MemAddr¯   JÉl§ OBuf1¯   b¯	   0¬U ÉmK§ MemDataB§ MemAddr¯   JÉn§ OBuf1¯   b¯	   0¬X ÉoLÉp§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éq*B ÉrB§ MemDataC§ MemAddr¯   JÉs§ OBuf1¯   b¯   0¬U ÉtK§ MemDataC§ MemAddr¯   JÉu§ OBuf1¯   b¯   0¬X ÉvLÉw§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éx*B ÉyB§ MemDataD§ MemAddr¯   JÉz§ OBuf1¯#   b¯   0¬U É{K§ MemDataD§ MemAddr¯   JÉ|§ OBuf1¯#   b¯   0¬X É}LÉ~§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ § D_zd§ OBuf2 É¡*B É¢*; É£§
 DataOutBlk/§ iu¯#   b¯    AÉ¤§ DataOut_Delay;§ D_zd§ iÉ¥s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É¦)É§§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É¨*; É©*A§
 DataOutBlk Éª*9§ Behavior É«§	 WireDelay9(É¬)É­§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É®§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É¯§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É°§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É±§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É²§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É³§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É´§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 Éµ§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É¶§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É·§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É¸§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¹§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 Éº§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É»§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É¼§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É½§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É¾§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¿§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 ÉÀ§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÁ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÂ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÃ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÄ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÅ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÆ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÇ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÈ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÉ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÊ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉË§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉÌ§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÍ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÎ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÏ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÐ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÑ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÒ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÓ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÔ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÕ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÖ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 É×§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉØ§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉÙ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÚ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÛ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÜ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÝ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÞ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 Éß§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éà§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éá§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éâ§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éã§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éä§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éå§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éæ§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éç§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éè§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éé§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éê§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éë§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éì§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éí§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éî§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éï*9§	 WireDelay Éñ*§ rtl ª
V 000076 60 7 1463086640811 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 2169          1463086656694 RTL
23______
58
RTL
3
10
std
.
.
1
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 0 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 1 0
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 6 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 2 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 6 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 3 0
0
-1
54
0
2
0
0
5
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 6 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 7 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 8 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
8
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
56
0
2
0
0
17
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 18 1
46
6
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
13 ~ ~ 1 0
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 19 0
52
8
1
13 ~ ~ 18 1
1
0
0
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 20 2
53
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 21 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 21 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 22 1
53
9
1
13 ~ ~ 20 2
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 3284 1463086656691 ./compile/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    É*8§ RTL.§
 pipe_delay(É.l§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     É4p§ data_in_pipe§ my_array É5p§	 rw_n_pipe§ std_logic_vector¯   b¯     É7)É;;§ clk§ resetÉ<)É=B§ reset¬1JÉ>§	 rw_n_pipe0¬0 É?§ data_in_pipe¯    0¬0 É@§ data_in_pipe¯   0¬0 ÉAK§ rising_edge§ clkJÉBB§ clk¬1JÉC§	 rw_n_pipe¯    § lb_rw_n ÉD§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     ÉE§ data_in_pipe¯    §
 lb_data_in ÉF§ data_in_pipe¯   § data_in_pipe¯     ÉG*B ÉH*B ÉI*; ÉK;§ clk§ resetÉL)ÉMB§ reset¬1JÉN§ lb_data_out0¬0 ÉOK§ rising_edge§ clkJÉPB§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉQ§ lb_data_out§ ram_data_out ÉR*B ÉS*B ÉT*; ÉV;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   ÉW)ÉX§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH ÉY§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH ÉZ§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É[§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É\§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É]§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ém§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Én§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éo§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ép§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éq§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ér§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH És§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ét§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éu§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Év§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éw§
 delay_rw_n§ DSIZE¯    §	 rw_n_pipe¯   § FLOWTHROUGH Éx§
 delay_rw_n§ DSIZE¯!   §	 rw_n_pipe¯   § FLOWTHROUGH Éy§
 delay_rw_n§ DSIZE¯"   §	 rw_n_pipe¯   § FLOWTHROUGH Éz§
 delay_rw_n§ DSIZE¯#   §	 rw_n_pipe¯   § FLOWTHROUGH É{§
 delay_rw_n§ DSIZE¯$   §	 rw_n_pipe¯   § FLOWTHROUGH É|*; É§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É*§ RTL ª
V 000076 60 7 1463086656691 ./compile/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 27089         1463086673700 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1463086673697 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1463086673697 ./compile/top.vhd*top|21+RTL__opt
2I 000044 52 17562         1463086754451 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086754433 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A10_ipd§
 std_ulogic¬U ÉÐp§ A11_ipd§
 std_ulogic¬U ÉÑp§ A12_ipd§
 std_ulogic¬U ÉÒp§ A13_ipd§
 std_ulogic¬U ÉÓp§ A14_ipd§
 std_ulogic¬U ÉÔp§ A15_ipd§
 std_ulogic¬U ÉÕp§ A1_ipd§
 std_ulogic¬U ÉÖp§ A2_ipd§
 std_ulogic¬U É×p§ A3_ipd§
 std_ulogic¬U ÉØp§ A4_ipd§
 std_ulogic¬U ÉÙp§ A5_ipd§
 std_ulogic¬U ÉÚp§ A6_ipd§
 std_ulogic¬U ÉÛp§ A7_ipd§
 std_ulogic¬U ÉÜp§ A8_ipd§
 std_ulogic¬U ÉÝp§ A16_ipd§
 std_ulogic¬U ÉÞp§ A9_ipd§
 std_ulogic¬U Éßp§ ADV_ipd§
 std_ulogic¬U Éàp§
 BWANeg_ipd§
 std_ulogic¬U Éáp§
 BWBNeg_ipd§
 std_ulogic¬U Éâp§
 BWCNeg_ipd§
 std_ulogic¬U Éãp§
 BWDNeg_ipd§
 std_ulogic¬U Éäp§
 CE1Neg_ipd§
 std_ulogic¬U Éåp§
 CE2Neg_ipd§
 std_ulogic¬U Éæp§ CE2_ipd§
 std_ulogic¬U Éçp§ CLKENNeg_ipd§
 std_ulogic¬U Éèp§ CLK_ipd§
 std_ulogic¬U Éép§ DQA0_ipd§
 std_ulogic¬U Éêp§ DQA1_ipd§
 std_ulogic¬U Éëp§ DQA2_ipd§
 std_ulogic¬U Éìp§ DQA3_ipd§
 std_ulogic¬U Éíp§ DQA4_ipd§
 std_ulogic¬U Éîp§ DQA5_ipd§
 std_ulogic¬U Éïp§ DQA6_ipd§
 std_ulogic¬U Éðp§ DQA7_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQC0_ipd§
 std_ulogic¬U Éúp§ DQC1_ipd§
 std_ulogic¬U Éûp§ DQC2_ipd§
 std_ulogic¬U Éüp§ DQC3_ipd§
 std_ulogic¬U Éýp§ DQC4_ipd§
 std_ulogic¬U Éþp§ DQC5_ipd§
 std_ulogic¬U Êÿ   p§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U Ép§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U É	p§ DQD7_ipd§
 std_ulogic¬U É
p§ DQA8_ipd§
 std_ulogic¬U Ép§ DQB8_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É § CLKInu§
 std_ulogic¬U É!§ CKENInu§
 std_ulogic¬U É"§	 AddressInu§ std_logic_vector¯   b¯     É#§ OENegInu§
 std_ulogic¬U É$§ RInu§
 std_ulogic¬U É%§ ADVInu§
 std_ulogic¬U É&§ CE2Inu§
 std_ulogic¬U É'§ LBONegInu§
 std_ulogic¬1 É(§ CE1NegInu§
 std_ulogic¬U É)§ CE2NegInu§
 std_ulogic¬U É*,6§ BWDNIn§
 BWDNeg_ipdÉ+§ BWCNIn§
 BWCNeg_ipdÉ,§ BWBNIn§
 BWBNeg_ipdÉ-§ BWANIn§
 BWANeg_ipdÉ.§ CLKIn§ CLK_ipdÉ/§ CKENIn§ CLKENNeg_ipdÉ0§ OENegIn§	 OENeg_ipdÉ1§ RIn§ R_ipdÉ2§ ADVIn§ ADV_ipdÉ3§ CE2In§ CE2_ipdÉ4§ LBONegIn§
 LBONeg_ipdÉ5§ CE1NegIn§
 CE1Neg_ipdÉ6§ CE2NegIn§
 CE2Neg_ipdÉ7§ DataOut¯    § DQA0É8§ DataOut¯   § DQA1É9§ DataOut¯   § DQA2É:§ DataOut¯   § DQA3É;§ DataOut¯   § DQA4É<§ DataOut¯   § DQA5É=§ DataOut¯   § DQA6É>§ DataOut¯   § DQA7É?§ DataOut¯   § DQA8É@§ DataOut¯	   § DQB0ÉA§ DataOut¯
   § DQB1ÉB§ DataOut¯   § DQB2ÉC§ DataOut¯   § DQB3ÉD§ DataOut¯   § DQB4ÉE§ DataOut¯   § DQB5ÉF§ DataOut¯   § DQB6ÉG§ DataOut¯   § DQB7ÉH§ DataOut¯   § DQB8ÉI§ DataOut¯   § DQC0ÉJ§ DataOut¯   § DQC1ÉK§ DataOut¯   § DQC2ÉL§ DataOut¯   § DQC3ÉM§ DataOut¯   § DQC4ÉN§ DataOut¯   § DQC5ÉO§ DataOut¯   § DQC6ÉP§ DataOut¯   § DQC7ÉQ§ DataOut¯   § DQC8ÉR§ DataOut¯   § DQD0ÉS§ DataOut¯   § DQD1ÉT§ DataOut¯   § DQD2ÉU§ DataOut¯   § DQD3ÉV§ DataOut¯   § DQD4ÉW§ DataOut¯    § DQD5ÉX§ DataOut¯!   § DQD6ÉY§ DataOut¯"   § DQD7ÉZ§ DataOut¯#   § DQD8É[§ DatAIn¯    § DQA0_ipdÉ\§ DatAIn¯   § DQA1_ipdÉ]§ DatAIn¯   § DQA2_ipdÉ^§ DatAIn¯   § DQA3_ipdÉ_§ DatAIn¯   § DQA4_ipdÉ`§ DatAIn¯   § DQA5_ipdÉa§ DatAIn¯   § DQA6_ipdÉb§ DatAIn¯   § DQA7_ipdÉc§ DatAIn¯   § DQA8_ipdÉd§ DatBIn¯    § DQB0_ipdÉe§ DatBIn¯   § DQB1_ipdÉf§ DatBIn¯   § DQB2_ipdÉg§ DatBIn¯   § DQB3_ipdÉh§ DatBIn¯   § DQB4_ipdÉi§ DatBIn¯   § DQB5_ipdÉj§ DatBIn¯   § DQB6_ipdÉk§ DatBIn¯   § DQB7_ipdÉl§ DatBIn¯   § DQB8_ipdÉm§ DatCIn¯    § DQC0_ipdÉn§ DatCIn¯   § DQC1_ipdÉo§ DatCIn¯   § DQC2_ipdÉp§ DatCIn¯   § DQC3_ipdÉq§ DatCIn¯   § DQC4_ipdÉr§ DatCIn¯   § DQC5_ipdÉs§ DatCIn¯   § DQC6_ipdÉt§ DatCIn¯   § DQC7_ipdÉu§ DatCIn¯   § DQC8_ipdÉv§ DatDIn¯    § DQD0_ipdÉw§ DatDIn¯   § DQD1_ipdÉx§ DatDIn¯   § DQD2_ipdÉy§ DatDIn¯   § DQD3_ipdÉz§ DatDIn¯   § DQD4_ipdÉ{§ DatDIn¯   § DQD5_ipdÉ|§ DatDIn¯   § DQD6_ipdÉ}§ DatDIn¯   § DQD7_ipdÉ~§ DatDIn¯   § DQD8_ipdÉ§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É )É¡§ Burst_Setup;É¢)É£B§ LBONegIn¬1JÉ¤§	 Burst_Seq§ il É¥LÉ¦§	 Burst_Seq§ ln É§*B É¨D É©*; Éª§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ«l§ command_type(§ ds§ burst§ read§ write É¬s§ Tviol_BWDN_CLK§ X01¬0 É­s§ TD_BWDN_CLK§ VitalTimingDataType É®s§ Tviol_BWCN_CLK§ X01¬0 É¯s§ TD_BWCN_CLK§ VitalTimingDataType É°s§ Tviol_BWBN_CLK§ X01¬0 É±s§ TD_BWBN_CLK§ VitalTimingDataType É²s§ Tviol_BWAN_CLK§ X01¬0 É³s§ TD_BWAN_CLK§ VitalTimingDataType É´s§ Tviol_CKENIn_CLK§ X01¬0 Éµs§ TD_CKENIn_CLK§ VitalTimingDataType É¶s§ Tviol_ADVIn_CLK§ X01¬0 É·s§ TD_ADVIn_CLK§ VitalTimingDataType É¸s§ Tviol_CE1NegIn_CLK§ X01¬0 É¹s§ TD_CE1NegIn_CLK§ VitalTimingDataType Éºs§ Tviol_CE2NegIn_CLK§ X01¬0 É»s§ TD_CE2NegIn_CLK§ VitalTimingDataType É¼s§ Tviol_CE2In_CLK§ X01¬0 É½s§ TD_CE2In_CLK§ VitalTimingDataType É¾s§ Tviol_RIn_CLK§ X01¬0 É¿s§
 TD_RIn_CLK§ VitalTimingDataType ÉÀs§ Tviol_DatDIn_CLK§ X01¬0 ÉÁs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÂs§ Tviol_DatCIn_CLK§ X01¬0 ÉÃs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÄs§ Tviol_DatBIn_CLK§ X01¬0 ÉÅs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÆs§ Tviol_DatAIn_CLK§ X01¬0 ÉÇs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÈs§ Tviol_AddressIn_CLK§ X01¬0 ÉÉs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÊs§	 Pviol_CLK§ X01¬0 ÉËs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉÌl§ MemStore(g¯    a¯   .§ INTEGER`¯   a¯ÿ   ÉÍs§ MemDataA§ MemStore ÉÎs§ MemDataB§ MemStore ÉÏs§ MemDataC§ MemStore ÉÐs§ MemDataD§ MemStore ÉÑs§ MemAddr§ NATURAL`¯    a¯    ÉÒs§ MemAddr1§ NATURAL`¯    a¯    ÉÓs§	 startaddr§ NATURAL`¯    a¯    ÉÔs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÕs§ memstart§ NATURAL`¯    a¯   ¯     ÉÖs§ offset§ INTEGER`¯   a¯   ¯     É×s§ command§ command_type ÉØs§ BWD1§ UX01 ÉÙs§ BWC1§ UX01 ÉÚs§ BWB1§ UX01 ÉÛs§ BWA1§ UX01 ÉÜs§ BWD2§ UX01 ÉÝs§ BWC2§ UX01 ÉÞs§ BWB2§ UX01 Éßs§ BWA2§ UX01 Éàs§ wr1§ BOOLEAN§ false Éás§ wr2§ BOOLEAN§ false Éâs§ wr3§ BOOLEAN§ false Éãs§	 Violation§ X01¬0 Éäs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éås§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éæ)ÉçB§ TimingChecksOnJÉè§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éö§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK É÷§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 Éø§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉùG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éú*B ÉûB§ rising_edge§ CLKInW§ CKENIn¬0JÉüG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉýG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉþG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode Êþ  G_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode ÉG_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉ	B§ RIn¬1JÉ
§ command§ read ÉLÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ § MemDataB§ MemAddr1¯    É!LÉ"§ MemDataB§ MemAddr1§ to_nat§ DatBIn É#*B É$*B É%B§ BWC2¬0JÉ&B§	 Violation¬XJÉ'§ MemDataC§ MemAddr1¯    É(LÉ)§ MemDataC§ MemAddr1§ to_nat§ DatCIn É**B É+*B É,B§ BWD2¬0JÉ-B§	 Violation¬XJÉ.§ MemDataD§ MemAddr1¯    É/LÉ0§ MemDataD§ MemAddr1§ to_nat§ DatDIn É1*B É2*B É3*B É4§ MemAddr1§ MemAddr É5§ OBuf2§ OBuf1 É6N§ state(É7P§ deselÉ8N§ command(É9P§ dsÉ:§ OBuf10¬Z É;P§ readÉ<§ state§ begin_rd É=§ MemAddr§ to_nat§	 AddressIn É>§	 startaddr§ MemAddr É?§ memstart§ to_nat§	 AddressIn¯   b¯     É@B§ MemDataA§ MemAddr¯   JÉA§ OBuf1¯   b¯    0¬U ÉBK§ MemDataA§ MemAddr¯   JÉC§ OBuf1¯   b¯    0¬X ÉDLÉE§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉF*B ÉGB§ MemDataB§ MemAddr¯   JÉH§ OBuf1¯   b¯	   0¬U ÉIK§ MemDataB§ MemAddr¯   JÉJ§ OBuf1¯   b¯	   0¬X ÉKLÉL§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉM*B ÉNB§ MemDataC§ MemAddr¯   JÉO§ OBuf1¯   b¯   0¬U ÉPK§ MemDataC§ MemAddr¯   JÉQ§ OBuf1¯   b¯   0¬X ÉRLÉS§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉT*B ÉUB§ MemDataD§ MemAddr¯   JÉV§ OBuf1¯#   b¯   0¬U ÉWK§ MemDataD§ MemAddr¯   JÉX§ OBuf1¯#   b¯   0¬X ÉYLÉZ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É[*B É\P§ writeÉ]§ state§ begin_wr É^§ MemAddr§ to_nat§	 AddressIn É_§	 startaddr§ MemAddr É`§ memstart§ to_nat§	 AddressIn¯   b¯     Éa§ OBuf10¬Z Éb§ BWA1§ BWANIn Éc§ BWB1§ BWBNIn Éd§ BWC1§ BWCNIn Ée§ BWD1§ BWDNIn Éf§ wr1§ TRUE ÉgP§ burstÉh§ OBuf10¬Z Éi*N ÉjP§ begin_rdÉk§	 Burst_Cnt¯     ÉlN§ command(ÉmP§ dsÉn§ state§ desel Éo§ OBuf10¬Z ÉpP§ readÉq§ state§ begin_rd Ér§ MemAddr§ to_nat§	 AddressIn És§	 startaddr§ MemAddr Ét§ memstart§ to_nat§	 AddressIn¯   b¯     ÉuB§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬U ÉwK§ MemDataA§ MemAddr¯   JÉx§ OBuf1¯   b¯    0¬X ÉyLÉz§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É{*B É|B§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬U É~K§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ §	 Burst_Cnt¯     É¡*B É¢§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É£§ MemAddr§	 startaddr§ offset É¤B§ MemDataA§ MemAddr¯   JÉ¥§ OBuf1¯   b¯    0¬U É¦K§ MemDataA§ MemAddr¯   JÉ§§ OBuf1¯   b¯    0¬X É¨LÉ©§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éª*B É«B§ MemDataB§ MemAddr¯   JÉ¬§ OBuf1¯   b¯	   0¬U É­K§ MemDataB§ MemAddr¯   JÉ®§ OBuf1¯   b¯	   0¬X É¯LÉ°§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É±*B É²B§ MemDataC§ MemAddr¯   JÉ³§ OBuf1¯   b¯   0¬U É´K§ MemDataC§ MemAddr¯   JÉµ§ OBuf1¯   b¯   0¬X É¶LÉ·§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É¸*B É¹B§ MemDataD§ MemAddr¯   JÉº§ OBuf1¯#   b¯   0¬U É»K§ MemDataD§ MemAddr¯   JÉ¼§ OBuf1¯#   b¯   0¬X É½LÉ¾§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¿*B ÉÀ*N ÉÁP§ begin_wrÉÂ§ BWA2§ BWA1 ÉÃ§ BWB2§ BWB1 ÉÄ§ BWC2§ BWC1 ÉÅ§ BWD2§ BWD1 ÉÆ§	 Burst_Cnt¯     ÉÇN§ command(ÉÈP§ dsÉÉ§ state§ desel ÉÊ§ OBuf10¬Z ÉËP§ readÉÌ§ state§ begin_rd ÉÍ§ MemAddr§ to_nat§	 AddressIn ÉÎ§	 startaddr§ MemAddr ÉÏ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÐB§ MemDataA§ MemAddr¯   JÉÑ§ OBuf1¯   b¯    0¬U ÉÒK§ MemDataA§ MemAddr¯   JÉÓ§ OBuf1¯   b¯    0¬X ÉÔLÉÕ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÖ*B É×B§ MemDataB§ MemAddr¯   JÉØ§ OBuf1¯   b¯	   0¬U ÉÙK§ MemDataB§ MemAddr¯   JÉÚ§ OBuf1¯   b¯	   0¬X ÉÛLÉÜ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÝ*B ÉÞB§ MemDataC§ MemAddr¯   JÉß§ OBuf1¯   b¯   0¬U ÉàK§ MemDataC§ MemAddr¯   JÉá§ OBuf1¯   b¯   0¬X ÉâLÉã§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éä*B ÉåB§ MemDataD§ MemAddr¯   JÉæ§ OBuf1¯#   b¯   0¬U ÉçK§ MemDataD§ MemAddr¯   JÉè§ OBuf1¯#   b¯   0¬X ÉéLÉê§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éë*B ÉìP§ writeÉí§ state§ begin_wr Éî§ MemAddr§ to_nat§	 AddressIn Éï§	 startaddr§ MemAddr Éð§ OBuf10¬Z Éñ§ BWA1§ BWANIn Éò§ BWB1§ BWBNIn Éó§ BWC1§ BWCNIn Éô§ BWD1§ BWDNIn Éõ§ wr1§ TRUE ÉöP§ burstÉ÷§ state§ burst_wr Éø§	 Burst_Cnt§	 Burst_Cnt¯    ÉùB§	 Burst_Cnt¯   JÉú§	 Burst_Cnt¯     Éû*B Éü§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éý§ MemAddr§	 startaddr§ offset Éþ§ BWA1§ BWANIn Êý  § BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É	§ OBuf10¬Z É
P§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ § OBuf1¯   b¯   0¬X É!LÉ"§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É#*B É$B§ MemDataD§ MemAddr¯   JÉ%§ OBuf1¯#   b¯   0¬U É&K§ MemDataD§ MemAddr¯   JÉ'§ OBuf1¯#   b¯   0¬X É(LÉ)§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É**B É+P§ writeÉ,§ state§ begin_wr É-§ MemAddr§ to_nat§	 AddressIn É.§	 startaddr§ MemAddr É/§ memstart§ to_nat§	 AddressIn¯   b¯     É0§ OBuf10¬Z É1§ BWA1§ BWANIn É2§ BWB1§ BWBNIn É3§ BWC1§ BWCNIn É4§ BWD1§ BWDNIn É5§ wr1§ TRUE É6P§ burstÉ7§	 Burst_Cnt§	 Burst_Cnt¯    É8B§	 Burst_Cnt¯   JÉ9§	 Burst_Cnt¯     É:*B É;§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É<§ MemAddr§	 startaddr§ offset É=B§ MemDataA§ MemAddr¯   JÉ>§ OBuf1¯   b¯    0¬U É?K§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬X ÉALÉB§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉC*B ÉDB§ MemDataB§ MemAddr¯   JÉE§ OBuf1¯   b¯	   0¬U ÉFK§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬X ÉHLÉI§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉJ*B ÉKB§ MemDataC§ MemAddr¯   JÉL§ OBuf1¯   b¯   0¬U ÉMK§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬X ÉOLÉP§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉQ*B ÉRB§ MemDataD§ MemAddr¯   JÉS§ OBuf1¯#   b¯   0¬U ÉTK§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬X ÉVLÉW§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉX*B ÉY*N ÉZP§ burst_wrÉ[N§ command(É\P§ dsÉ]§ state§ desel É^§ OBuf10¬Z É_P§ readÉ`§ state§ begin_rd Éa§ MemAddr§ to_nat§	 AddressIn Éb§	 startaddr§ MemAddr Éc§ memstart§ to_nat§	 AddressIn¯   b¯     ÉdB§ MemDataA§ MemAddr¯   JÉe§ OBuf1¯   b¯    0¬U ÉfK§ MemDataA§ MemAddr¯   JÉg§ OBuf1¯   b¯    0¬X ÉhLÉi§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éj*B ÉkB§ MemDataB§ MemAddr¯   JÉl§ OBuf1¯   b¯	   0¬U ÉmK§ MemDataB§ MemAddr¯   JÉn§ OBuf1¯   b¯	   0¬X ÉoLÉp§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éq*B ÉrB§ MemDataC§ MemAddr¯   JÉs§ OBuf1¯   b¯   0¬U ÉtK§ MemDataC§ MemAddr¯   JÉu§ OBuf1¯   b¯   0¬X ÉvLÉw§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éx*B ÉyB§ MemDataD§ MemAddr¯   JÉz§ OBuf1¯#   b¯   0¬U É{K§ MemDataD§ MemAddr¯   JÉ|§ OBuf1¯#   b¯   0¬X É}LÉ~§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ § D_zd§ OBuf2 É¡*B É¢*; É£§
 DataOutBlk/§ iu¯#   b¯    AÉ¤§ DataOut_Delay;§ D_zd§ iÉ¥s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É¦)É§§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É¨*; É©*A§
 DataOutBlk Éª*9§ Behavior É«§	 WireDelay9(É¬)É­§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É®§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É¯§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É°§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É±§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É²§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É³§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É´§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 Éµ§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É¶§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É·§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É¸§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¹§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 Éº§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É»§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É¼§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É½§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É¾§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¿§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 ÉÀ§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÁ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÂ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÃ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÄ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÅ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÆ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÇ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÈ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÉ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÊ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉË§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉÌ§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÍ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÎ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÏ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÐ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÑ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÒ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÓ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÔ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÕ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÖ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 É×§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉØ§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉÙ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÚ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÛ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÜ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÝ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÞ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 Éß§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éà§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éá§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éâ§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éã§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éä§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éå§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éæ§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éç§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éè§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éé§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éê§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éë§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éì§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éí§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éî§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éï*9§	 WireDelay Éñ*§ rtl ª
V 000076 60 7 1463086754433 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 17562         1463086840102 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086840069 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A10_ipd§
 std_ulogic¬U ÉÐp§ A11_ipd§
 std_ulogic¬U ÉÑp§ A12_ipd§
 std_ulogic¬U ÉÒp§ A13_ipd§
 std_ulogic¬U ÉÓp§ A14_ipd§
 std_ulogic¬U ÉÔp§ A15_ipd§
 std_ulogic¬U ÉÕp§ A1_ipd§
 std_ulogic¬U ÉÖp§ A2_ipd§
 std_ulogic¬U É×p§ A3_ipd§
 std_ulogic¬U ÉØp§ A4_ipd§
 std_ulogic¬U ÉÙp§ A5_ipd§
 std_ulogic¬U ÉÚp§ A6_ipd§
 std_ulogic¬U ÉÛp§ A7_ipd§
 std_ulogic¬U ÉÜp§ A8_ipd§
 std_ulogic¬U ÉÝp§ A16_ipd§
 std_ulogic¬U ÉÞp§ A9_ipd§
 std_ulogic¬U Éßp§ ADV_ipd§
 std_ulogic¬U Éàp§
 BWANeg_ipd§
 std_ulogic¬U Éáp§
 BWBNeg_ipd§
 std_ulogic¬U Éâp§
 BWCNeg_ipd§
 std_ulogic¬U Éãp§
 BWDNeg_ipd§
 std_ulogic¬U Éäp§
 CE1Neg_ipd§
 std_ulogic¬U Éåp§
 CE2Neg_ipd§
 std_ulogic¬U Éæp§ CE2_ipd§
 std_ulogic¬U Éçp§ CLKENNeg_ipd§
 std_ulogic¬U Éèp§ CLK_ipd§
 std_ulogic¬U Éép§ DQA0_ipd§
 std_ulogic¬U Éêp§ DQA1_ipd§
 std_ulogic¬U Éëp§ DQA2_ipd§
 std_ulogic¬U Éìp§ DQA3_ipd§
 std_ulogic¬U Éíp§ DQA4_ipd§
 std_ulogic¬U Éîp§ DQA5_ipd§
 std_ulogic¬U Éïp§ DQA6_ipd§
 std_ulogic¬U Éðp§ DQA7_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQC0_ipd§
 std_ulogic¬U Éúp§ DQC1_ipd§
 std_ulogic¬U Éûp§ DQC2_ipd§
 std_ulogic¬U Éüp§ DQC3_ipd§
 std_ulogic¬U Éýp§ DQC4_ipd§
 std_ulogic¬U Éþp§ DQC5_ipd§
 std_ulogic¬U Êÿ   p§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U Ép§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U É	p§ DQD7_ipd§
 std_ulogic¬U É
p§ DQA8_ipd§
 std_ulogic¬U Ép§ DQB8_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É § CLKInu§
 std_ulogic¬U É!§ CKENInu§
 std_ulogic¬U É"§	 AddressInu§ std_logic_vector¯   b¯     É#§ OENegInu§
 std_ulogic¬U É$§ RInu§
 std_ulogic¬U É%§ ADVInu§
 std_ulogic¬U É&§ CE2Inu§
 std_ulogic¬U É'§ LBONegInu§
 std_ulogic¬1 É(§ CE1NegInu§
 std_ulogic¬U É)§ CE2NegInu§
 std_ulogic¬U É*,6§ BWDNIn§
 BWDNeg_ipdÉ+§ BWCNIn§
 BWCNeg_ipdÉ,§ BWBNIn§
 BWBNeg_ipdÉ-§ BWANIn§
 BWANeg_ipdÉ.§ CLKIn§ CLK_ipdÉ/§ CKENIn§ CLKENNeg_ipdÉ0§ OENegIn§	 OENeg_ipdÉ1§ RIn§ R_ipdÉ2§ ADVIn§ ADV_ipdÉ3§ CE2In§ CE2_ipdÉ4§ LBONegIn§
 LBONeg_ipdÉ5§ CE1NegIn§
 CE1Neg_ipdÉ6§ CE2NegIn§
 CE2Neg_ipdÉ7§ DataOut¯    § DQA0É8§ DataOut¯   § DQA1É9§ DataOut¯   § DQA2É:§ DataOut¯   § DQA3É;§ DataOut¯   § DQA4É<§ DataOut¯   § DQA5É=§ DataOut¯   § DQA6É>§ DataOut¯   § DQA7É?§ DataOut¯   § DQA8É@§ DataOut¯	   § DQB0ÉA§ DataOut¯
   § DQB1ÉB§ DataOut¯   § DQB2ÉC§ DataOut¯   § DQB3ÉD§ DataOut¯   § DQB4ÉE§ DataOut¯   § DQB5ÉF§ DataOut¯   § DQB6ÉG§ DataOut¯   § DQB7ÉH§ DataOut¯   § DQB8ÉI§ DataOut¯   § DQC0ÉJ§ DataOut¯   § DQC1ÉK§ DataOut¯   § DQC2ÉL§ DataOut¯   § DQC3ÉM§ DataOut¯   § DQC4ÉN§ DataOut¯   § DQC5ÉO§ DataOut¯   § DQC6ÉP§ DataOut¯   § DQC7ÉQ§ DataOut¯   § DQC8ÉR§ DataOut¯   § DQD0ÉS§ DataOut¯   § DQD1ÉT§ DataOut¯   § DQD2ÉU§ DataOut¯   § DQD3ÉV§ DataOut¯   § DQD4ÉW§ DataOut¯    § DQD5ÉX§ DataOut¯!   § DQD6ÉY§ DataOut¯"   § DQD7ÉZ§ DataOut¯#   § DQD8É[§ DatAIn¯    § DQA0_ipdÉ\§ DatAIn¯   § DQA1_ipdÉ]§ DatAIn¯   § DQA2_ipdÉ^§ DatAIn¯   § DQA3_ipdÉ_§ DatAIn¯   § DQA4_ipdÉ`§ DatAIn¯   § DQA5_ipdÉa§ DatAIn¯   § DQA6_ipdÉb§ DatAIn¯   § DQA7_ipdÉc§ DatAIn¯   § DQA8_ipdÉd§ DatBIn¯    § DQB0_ipdÉe§ DatBIn¯   § DQB1_ipdÉf§ DatBIn¯   § DQB2_ipdÉg§ DatBIn¯   § DQB3_ipdÉh§ DatBIn¯   § DQB4_ipdÉi§ DatBIn¯   § DQB5_ipdÉj§ DatBIn¯   § DQB6_ipdÉk§ DatBIn¯   § DQB7_ipdÉl§ DatBIn¯   § DQB8_ipdÉm§ DatCIn¯    § DQC0_ipdÉn§ DatCIn¯   § DQC1_ipdÉo§ DatCIn¯   § DQC2_ipdÉp§ DatCIn¯   § DQC3_ipdÉq§ DatCIn¯   § DQC4_ipdÉr§ DatCIn¯   § DQC5_ipdÉs§ DatCIn¯   § DQC6_ipdÉt§ DatCIn¯   § DQC7_ipdÉu§ DatCIn¯   § DQC8_ipdÉv§ DatDIn¯    § DQD0_ipdÉw§ DatDIn¯   § DQD1_ipdÉx§ DatDIn¯   § DQD2_ipdÉy§ DatDIn¯   § DQD3_ipdÉz§ DatDIn¯   § DQD4_ipdÉ{§ DatDIn¯   § DQD5_ipdÉ|§ DatDIn¯   § DQD6_ipdÉ}§ DatDIn¯   § DQD7_ipdÉ~§ DatDIn¯   § DQD8_ipdÉ§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É )É¡§ Burst_Setup;É¢)É£B§ LBONegIn¬1JÉ¤§	 Burst_Seq§ il É¥LÉ¦§	 Burst_Seq§ ln É§*B É¨D É©*; Éª§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ«l§ command_type(§ ds§ burst§ read§ write É¬s§ Tviol_BWDN_CLK§ X01¬0 É­s§ TD_BWDN_CLK§ VitalTimingDataType É®s§ Tviol_BWCN_CLK§ X01¬0 É¯s§ TD_BWCN_CLK§ VitalTimingDataType É°s§ Tviol_BWBN_CLK§ X01¬0 É±s§ TD_BWBN_CLK§ VitalTimingDataType É²s§ Tviol_BWAN_CLK§ X01¬0 É³s§ TD_BWAN_CLK§ VitalTimingDataType É´s§ Tviol_CKENIn_CLK§ X01¬0 Éµs§ TD_CKENIn_CLK§ VitalTimingDataType É¶s§ Tviol_ADVIn_CLK§ X01¬0 É·s§ TD_ADVIn_CLK§ VitalTimingDataType É¸s§ Tviol_CE1NegIn_CLK§ X01¬0 É¹s§ TD_CE1NegIn_CLK§ VitalTimingDataType Éºs§ Tviol_CE2NegIn_CLK§ X01¬0 É»s§ TD_CE2NegIn_CLK§ VitalTimingDataType É¼s§ Tviol_CE2In_CLK§ X01¬0 É½s§ TD_CE2In_CLK§ VitalTimingDataType É¾s§ Tviol_RIn_CLK§ X01¬0 É¿s§
 TD_RIn_CLK§ VitalTimingDataType ÉÀs§ Tviol_DatDIn_CLK§ X01¬0 ÉÁs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÂs§ Tviol_DatCIn_CLK§ X01¬0 ÉÃs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÄs§ Tviol_DatBIn_CLK§ X01¬0 ÉÅs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÆs§ Tviol_DatAIn_CLK§ X01¬0 ÉÇs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÈs§ Tviol_AddressIn_CLK§ X01¬0 ÉÉs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÊs§	 Pviol_CLK§ X01¬0 ÉËs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉÌl§ MemStore(g¯    a¯   .§ INTEGER`¯   a¯ÿ   ÉÍs§ MemDataA§ MemStore ÉÎs§ MemDataB§ MemStore ÉÏs§ MemDataC§ MemStore ÉÐs§ MemDataD§ MemStore ÉÑs§ MemAddr§ NATURAL`¯    a¯    ÉÒs§ MemAddr1§ NATURAL`¯    a¯    ÉÓs§	 startaddr§ NATURAL`¯    a¯    ÉÔs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÕs§ memstart§ NATURAL`¯    a¯   ¯     ÉÖs§ offset§ INTEGER`¯   a¯   ¯     É×s§ command§ command_type ÉØs§ BWD1§ UX01 ÉÙs§ BWC1§ UX01 ÉÚs§ BWB1§ UX01 ÉÛs§ BWA1§ UX01 ÉÜs§ BWD2§ UX01 ÉÝs§ BWC2§ UX01 ÉÞs§ BWB2§ UX01 Éßs§ BWA2§ UX01 Éàs§ wr1§ BOOLEAN§ false Éás§ wr2§ BOOLEAN§ false Éâs§ wr3§ BOOLEAN§ false Éãs§	 Violation§ X01¬0 Éäs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éås§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éæ)ÉçB§ TimingChecksOnJÉè§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éö§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK É÷§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 Éø§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉùG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éú*B ÉûB§ rising_edge§ CLKInW§ CKENIn¬0JÉüG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉýG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉþG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode Êþ  G_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode ÉG_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉ	B§ RIn¬1JÉ
§ command§ read ÉLÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ § MemDataB§ MemAddr1¯    É!LÉ"§ MemDataB§ MemAddr1§ to_nat§ DatBIn É#*B É$*B É%B§ BWC2¬0JÉ&B§	 Violation¬XJÉ'§ MemDataC§ MemAddr1¯    É(LÉ)§ MemDataC§ MemAddr1§ to_nat§ DatCIn É**B É+*B É,B§ BWD2¬0JÉ-B§	 Violation¬XJÉ.§ MemDataD§ MemAddr1¯    É/LÉ0§ MemDataD§ MemAddr1§ to_nat§ DatDIn É1*B É2*B É3*B É4§ MemAddr1§ MemAddr É5§ OBuf2§ OBuf1 É6N§ state(É7P§ deselÉ8N§ command(É9P§ dsÉ:§ OBuf10¬Z É;P§ readÉ<§ state§ begin_rd É=§ MemAddr§ to_nat§	 AddressIn É>§	 startaddr§ MemAddr É?§ memstart§ to_nat§	 AddressIn¯   b¯     É@B§ MemDataA§ MemAddr¯   JÉA§ OBuf1¯   b¯    0¬U ÉBK§ MemDataA§ MemAddr¯   JÉC§ OBuf1¯   b¯    0¬X ÉDLÉE§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉF*B ÉGB§ MemDataB§ MemAddr¯   JÉH§ OBuf1¯   b¯	   0¬U ÉIK§ MemDataB§ MemAddr¯   JÉJ§ OBuf1¯   b¯	   0¬X ÉKLÉL§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉM*B ÉNB§ MemDataC§ MemAddr¯   JÉO§ OBuf1¯   b¯   0¬U ÉPK§ MemDataC§ MemAddr¯   JÉQ§ OBuf1¯   b¯   0¬X ÉRLÉS§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉT*B ÉUB§ MemDataD§ MemAddr¯   JÉV§ OBuf1¯#   b¯   0¬U ÉWK§ MemDataD§ MemAddr¯   JÉX§ OBuf1¯#   b¯   0¬X ÉYLÉZ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É[*B É\P§ writeÉ]§ state§ begin_wr É^§ MemAddr§ to_nat§	 AddressIn É_§	 startaddr§ MemAddr É`§ memstart§ to_nat§	 AddressIn¯   b¯     Éa§ OBuf10¬Z Éb§ BWA1§ BWANIn Éc§ BWB1§ BWBNIn Éd§ BWC1§ BWCNIn Ée§ BWD1§ BWDNIn Éf§ wr1§ TRUE ÉgP§ burstÉh§ OBuf10¬Z Éi*N ÉjP§ begin_rdÉk§	 Burst_Cnt¯     ÉlN§ command(ÉmP§ dsÉn§ state§ desel Éo§ OBuf10¬Z ÉpP§ readÉq§ state§ begin_rd Ér§ MemAddr§ to_nat§	 AddressIn És§	 startaddr§ MemAddr Ét§ memstart§ to_nat§	 AddressIn¯   b¯     ÉuB§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬U ÉwK§ MemDataA§ MemAddr¯   JÉx§ OBuf1¯   b¯    0¬X ÉyLÉz§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É{*B É|B§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬U É~K§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ §	 Burst_Cnt¯     É¡*B É¢§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É£§ MemAddr§	 startaddr§ offset É¤B§ MemDataA§ MemAddr¯   JÉ¥§ OBuf1¯   b¯    0¬U É¦K§ MemDataA§ MemAddr¯   JÉ§§ OBuf1¯   b¯    0¬X É¨LÉ©§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éª*B É«B§ MemDataB§ MemAddr¯   JÉ¬§ OBuf1¯   b¯	   0¬U É­K§ MemDataB§ MemAddr¯   JÉ®§ OBuf1¯   b¯	   0¬X É¯LÉ°§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É±*B É²B§ MemDataC§ MemAddr¯   JÉ³§ OBuf1¯   b¯   0¬U É´K§ MemDataC§ MemAddr¯   JÉµ§ OBuf1¯   b¯   0¬X É¶LÉ·§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É¸*B É¹B§ MemDataD§ MemAddr¯   JÉº§ OBuf1¯#   b¯   0¬U É»K§ MemDataD§ MemAddr¯   JÉ¼§ OBuf1¯#   b¯   0¬X É½LÉ¾§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¿*B ÉÀ*N ÉÁP§ begin_wrÉÂ§ BWA2§ BWA1 ÉÃ§ BWB2§ BWB1 ÉÄ§ BWC2§ BWC1 ÉÅ§ BWD2§ BWD1 ÉÆ§	 Burst_Cnt¯     ÉÇN§ command(ÉÈP§ dsÉÉ§ state§ desel ÉÊ§ OBuf10¬Z ÉËP§ readÉÌ§ state§ begin_rd ÉÍ§ MemAddr§ to_nat§	 AddressIn ÉÎ§	 startaddr§ MemAddr ÉÏ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÐB§ MemDataA§ MemAddr¯   JÉÑ§ OBuf1¯   b¯    0¬U ÉÒK§ MemDataA§ MemAddr¯   JÉÓ§ OBuf1¯   b¯    0¬X ÉÔLÉÕ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÖ*B É×B§ MemDataB§ MemAddr¯   JÉØ§ OBuf1¯   b¯	   0¬U ÉÙK§ MemDataB§ MemAddr¯   JÉÚ§ OBuf1¯   b¯	   0¬X ÉÛLÉÜ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÝ*B ÉÞB§ MemDataC§ MemAddr¯   JÉß§ OBuf1¯   b¯   0¬U ÉàK§ MemDataC§ MemAddr¯   JÉá§ OBuf1¯   b¯   0¬X ÉâLÉã§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éä*B ÉåB§ MemDataD§ MemAddr¯   JÉæ§ OBuf1¯#   b¯   0¬U ÉçK§ MemDataD§ MemAddr¯   JÉè§ OBuf1¯#   b¯   0¬X ÉéLÉê§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éë*B ÉìP§ writeÉí§ state§ begin_wr Éî§ MemAddr§ to_nat§	 AddressIn Éï§	 startaddr§ MemAddr Éð§ OBuf10¬Z Éñ§ BWA1§ BWANIn Éò§ BWB1§ BWBNIn Éó§ BWC1§ BWCNIn Éô§ BWD1§ BWDNIn Éõ§ wr1§ TRUE ÉöP§ burstÉ÷§ state§ burst_wr Éø§	 Burst_Cnt§	 Burst_Cnt¯    ÉùB§	 Burst_Cnt¯   JÉú§	 Burst_Cnt¯     Éû*B Éü§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éý§ MemAddr§	 startaddr§ offset Éþ§ BWA1§ BWANIn Êý  § BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É	§ OBuf10¬Z É
P§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ § OBuf1¯   b¯   0¬X É!LÉ"§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É#*B É$B§ MemDataD§ MemAddr¯   JÉ%§ OBuf1¯#   b¯   0¬U É&K§ MemDataD§ MemAddr¯   JÉ'§ OBuf1¯#   b¯   0¬X É(LÉ)§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É**B É+P§ writeÉ,§ state§ begin_wr É-§ MemAddr§ to_nat§	 AddressIn É.§	 startaddr§ MemAddr É/§ memstart§ to_nat§	 AddressIn¯   b¯     É0§ OBuf10¬Z É1§ BWA1§ BWANIn É2§ BWB1§ BWBNIn É3§ BWC1§ BWCNIn É4§ BWD1§ BWDNIn É5§ wr1§ TRUE É6P§ burstÉ7§	 Burst_Cnt§	 Burst_Cnt¯    É8B§	 Burst_Cnt¯   JÉ9§	 Burst_Cnt¯     É:*B É;§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É<§ MemAddr§	 startaddr§ offset É=B§ MemDataA§ MemAddr¯   JÉ>§ OBuf1¯   b¯    0¬U É?K§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬X ÉALÉB§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉC*B ÉDB§ MemDataB§ MemAddr¯   JÉE§ OBuf1¯   b¯	   0¬U ÉFK§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬X ÉHLÉI§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉJ*B ÉKB§ MemDataC§ MemAddr¯   JÉL§ OBuf1¯   b¯   0¬U ÉMK§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬X ÉOLÉP§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉQ*B ÉRB§ MemDataD§ MemAddr¯   JÉS§ OBuf1¯#   b¯   0¬U ÉTK§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬X ÉVLÉW§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉX*B ÉY*N ÉZP§ burst_wrÉ[N§ command(É\P§ dsÉ]§ state§ desel É^§ OBuf10¬Z É_P§ readÉ`§ state§ begin_rd Éa§ MemAddr§ to_nat§	 AddressIn Éb§	 startaddr§ MemAddr Éc§ memstart§ to_nat§	 AddressIn¯   b¯     ÉdB§ MemDataA§ MemAddr¯   JÉe§ OBuf1¯   b¯    0¬U ÉfK§ MemDataA§ MemAddr¯   JÉg§ OBuf1¯   b¯    0¬X ÉhLÉi§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éj*B ÉkB§ MemDataB§ MemAddr¯   JÉl§ OBuf1¯   b¯	   0¬U ÉmK§ MemDataB§ MemAddr¯   JÉn§ OBuf1¯   b¯	   0¬X ÉoLÉp§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éq*B ÉrB§ MemDataC§ MemAddr¯   JÉs§ OBuf1¯   b¯   0¬U ÉtK§ MemDataC§ MemAddr¯   JÉu§ OBuf1¯   b¯   0¬X ÉvLÉw§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éx*B ÉyB§ MemDataD§ MemAddr¯   JÉz§ OBuf1¯#   b¯   0¬U É{K§ MemDataD§ MemAddr¯   JÉ|§ OBuf1¯#   b¯   0¬X É}LÉ~§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ § D_zd§ OBuf2 É¡*B É¢*; É£§
 DataOutBlk/§ iu¯#   b¯    AÉ¤§ DataOut_Delay;§ D_zd§ iÉ¥s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É¦)É§§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É¨*; É©*A§
 DataOutBlk Éª*9§ Behavior É«§	 WireDelay9(É¬)É­§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É®§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É¯§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É°§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É±§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É²§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É³§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É´§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 Éµ§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É¶§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É·§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É¸§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¹§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 Éº§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É»§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É¼§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É½§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É¾§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¿§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 ÉÀ§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÁ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÂ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÃ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÄ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÅ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÆ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÇ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÈ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÉ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÊ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉË§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉÌ§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÍ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÎ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÏ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÐ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÑ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÒ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÓ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÔ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÕ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÖ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 É×§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉØ§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉÙ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÚ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÛ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÜ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÝ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÞ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 Éß§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éà§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éá§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éâ§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éã§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éä§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éå§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éæ§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éç§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éè§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éé§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éê§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éë§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éì§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éí§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éî§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éï*9§	 WireDelay Éñ*§ rtl ª
V 000076 60 7 1463086840069 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 17562         1463086870260 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086870228 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A10_ipd§
 std_ulogic¬U ÉÐp§ A11_ipd§
 std_ulogic¬U ÉÑp§ A12_ipd§
 std_ulogic¬U ÉÒp§ A13_ipd§
 std_ulogic¬U ÉÓp§ A14_ipd§
 std_ulogic¬U ÉÔp§ A15_ipd§
 std_ulogic¬U ÉÕp§ A1_ipd§
 std_ulogic¬U ÉÖp§ A2_ipd§
 std_ulogic¬U É×p§ A3_ipd§
 std_ulogic¬U ÉØp§ A4_ipd§
 std_ulogic¬U ÉÙp§ A5_ipd§
 std_ulogic¬U ÉÚp§ A6_ipd§
 std_ulogic¬U ÉÛp§ A7_ipd§
 std_ulogic¬U ÉÜp§ A8_ipd§
 std_ulogic¬U ÉÝp§ A16_ipd§
 std_ulogic¬U ÉÞp§ A9_ipd§
 std_ulogic¬U Éßp§ ADV_ipd§
 std_ulogic¬U Éàp§
 BWANeg_ipd§
 std_ulogic¬U Éáp§
 BWBNeg_ipd§
 std_ulogic¬U Éâp§
 BWCNeg_ipd§
 std_ulogic¬U Éãp§
 BWDNeg_ipd§
 std_ulogic¬U Éäp§
 CE1Neg_ipd§
 std_ulogic¬U Éåp§
 CE2Neg_ipd§
 std_ulogic¬U Éæp§ CE2_ipd§
 std_ulogic¬U Éçp§ CLKENNeg_ipd§
 std_ulogic¬U Éèp§ CLK_ipd§
 std_ulogic¬U Éép§ DQA0_ipd§
 std_ulogic¬U Éêp§ DQA1_ipd§
 std_ulogic¬U Éëp§ DQA2_ipd§
 std_ulogic¬U Éìp§ DQA3_ipd§
 std_ulogic¬U Éíp§ DQA4_ipd§
 std_ulogic¬U Éîp§ DQA5_ipd§
 std_ulogic¬U Éïp§ DQA6_ipd§
 std_ulogic¬U Éðp§ DQA7_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQC0_ipd§
 std_ulogic¬U Éúp§ DQC1_ipd§
 std_ulogic¬U Éûp§ DQC2_ipd§
 std_ulogic¬U Éüp§ DQC3_ipd§
 std_ulogic¬U Éýp§ DQC4_ipd§
 std_ulogic¬U Éþp§ DQC5_ipd§
 std_ulogic¬U Êÿ   p§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U Ép§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U É	p§ DQD7_ipd§
 std_ulogic¬U É
p§ DQA8_ipd§
 std_ulogic¬U Ép§ DQB8_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É § CLKInu§
 std_ulogic¬U É!§ CKENInu§
 std_ulogic¬U É"§	 AddressInu§ std_logic_vector¯   b¯     É#§ OENegInu§
 std_ulogic¬U É$§ RInu§
 std_ulogic¬U É%§ ADVInu§
 std_ulogic¬U É&§ CE2Inu§
 std_ulogic¬U É'§ LBONegInu§
 std_ulogic¬1 É(§ CE1NegInu§
 std_ulogic¬U É)§ CE2NegInu§
 std_ulogic¬U É*,6§ BWDNIn§
 BWDNeg_ipdÉ+§ BWCNIn§
 BWCNeg_ipdÉ,§ BWBNIn§
 BWBNeg_ipdÉ-§ BWANIn§
 BWANeg_ipdÉ.§ CLKIn§ CLK_ipdÉ/§ CKENIn§ CLKENNeg_ipdÉ0§ OENegIn§	 OENeg_ipdÉ1§ RIn§ R_ipdÉ2§ ADVIn§ ADV_ipdÉ3§ CE2In§ CE2_ipdÉ4§ LBONegIn§
 LBONeg_ipdÉ5§ CE1NegIn§
 CE1Neg_ipdÉ6§ CE2NegIn§
 CE2Neg_ipdÉ7§ DataOut¯    § DQA0É8§ DataOut¯   § DQA1É9§ DataOut¯   § DQA2É:§ DataOut¯   § DQA3É;§ DataOut¯   § DQA4É<§ DataOut¯   § DQA5É=§ DataOut¯   § DQA6É>§ DataOut¯   § DQA7É?§ DataOut¯   § DQA8É@§ DataOut¯	   § DQB0ÉA§ DataOut¯
   § DQB1ÉB§ DataOut¯   § DQB2ÉC§ DataOut¯   § DQB3ÉD§ DataOut¯   § DQB4ÉE§ DataOut¯   § DQB5ÉF§ DataOut¯   § DQB6ÉG§ DataOut¯   § DQB7ÉH§ DataOut¯   § DQB8ÉI§ DataOut¯   § DQC0ÉJ§ DataOut¯   § DQC1ÉK§ DataOut¯   § DQC2ÉL§ DataOut¯   § DQC3ÉM§ DataOut¯   § DQC4ÉN§ DataOut¯   § DQC5ÉO§ DataOut¯   § DQC6ÉP§ DataOut¯   § DQC7ÉQ§ DataOut¯   § DQC8ÉR§ DataOut¯   § DQD0ÉS§ DataOut¯   § DQD1ÉT§ DataOut¯   § DQD2ÉU§ DataOut¯   § DQD3ÉV§ DataOut¯   § DQD4ÉW§ DataOut¯    § DQD5ÉX§ DataOut¯!   § DQD6ÉY§ DataOut¯"   § DQD7ÉZ§ DataOut¯#   § DQD8É[§ DatAIn¯    § DQA0_ipdÉ\§ DatAIn¯   § DQA1_ipdÉ]§ DatAIn¯   § DQA2_ipdÉ^§ DatAIn¯   § DQA3_ipdÉ_§ DatAIn¯   § DQA4_ipdÉ`§ DatAIn¯   § DQA5_ipdÉa§ DatAIn¯   § DQA6_ipdÉb§ DatAIn¯   § DQA7_ipdÉc§ DatAIn¯   § DQA8_ipdÉd§ DatBIn¯    § DQB0_ipdÉe§ DatBIn¯   § DQB1_ipdÉf§ DatBIn¯   § DQB2_ipdÉg§ DatBIn¯   § DQB3_ipdÉh§ DatBIn¯   § DQB4_ipdÉi§ DatBIn¯   § DQB5_ipdÉj§ DatBIn¯   § DQB6_ipdÉk§ DatBIn¯   § DQB7_ipdÉl§ DatBIn¯   § DQB8_ipdÉm§ DatCIn¯    § DQC0_ipdÉn§ DatCIn¯   § DQC1_ipdÉo§ DatCIn¯   § DQC2_ipdÉp§ DatCIn¯   § DQC3_ipdÉq§ DatCIn¯   § DQC4_ipdÉr§ DatCIn¯   § DQC5_ipdÉs§ DatCIn¯   § DQC6_ipdÉt§ DatCIn¯   § DQC7_ipdÉu§ DatCIn¯   § DQC8_ipdÉv§ DatDIn¯    § DQD0_ipdÉw§ DatDIn¯   § DQD1_ipdÉx§ DatDIn¯   § DQD2_ipdÉy§ DatDIn¯   § DQD3_ipdÉz§ DatDIn¯   § DQD4_ipdÉ{§ DatDIn¯   § DQD5_ipdÉ|§ DatDIn¯   § DQD6_ipdÉ}§ DatDIn¯   § DQD7_ipdÉ~§ DatDIn¯   § DQD8_ipdÉ§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É )É¡§ Burst_Setup;É¢)É£B§ LBONegIn¬1JÉ¤§	 Burst_Seq§ il É¥LÉ¦§	 Burst_Seq§ ln É§*B É¨D É©*; Éª§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ«l§ command_type(§ ds§ burst§ read§ write É¬s§ Tviol_BWDN_CLK§ X01¬0 É­s§ TD_BWDN_CLK§ VitalTimingDataType É®s§ Tviol_BWCN_CLK§ X01¬0 É¯s§ TD_BWCN_CLK§ VitalTimingDataType É°s§ Tviol_BWBN_CLK§ X01¬0 É±s§ TD_BWBN_CLK§ VitalTimingDataType É²s§ Tviol_BWAN_CLK§ X01¬0 É³s§ TD_BWAN_CLK§ VitalTimingDataType É´s§ Tviol_CKENIn_CLK§ X01¬0 Éµs§ TD_CKENIn_CLK§ VitalTimingDataType É¶s§ Tviol_ADVIn_CLK§ X01¬0 É·s§ TD_ADVIn_CLK§ VitalTimingDataType É¸s§ Tviol_CE1NegIn_CLK§ X01¬0 É¹s§ TD_CE1NegIn_CLK§ VitalTimingDataType Éºs§ Tviol_CE2NegIn_CLK§ X01¬0 É»s§ TD_CE2NegIn_CLK§ VitalTimingDataType É¼s§ Tviol_CE2In_CLK§ X01¬0 É½s§ TD_CE2In_CLK§ VitalTimingDataType É¾s§ Tviol_RIn_CLK§ X01¬0 É¿s§
 TD_RIn_CLK§ VitalTimingDataType ÉÀs§ Tviol_DatDIn_CLK§ X01¬0 ÉÁs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÂs§ Tviol_DatCIn_CLK§ X01¬0 ÉÃs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÄs§ Tviol_DatBIn_CLK§ X01¬0 ÉÅs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÆs§ Tviol_DatAIn_CLK§ X01¬0 ÉÇs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÈs§ Tviol_AddressIn_CLK§ X01¬0 ÉÉs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÊs§	 Pviol_CLK§ X01¬0 ÉËs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉÌl§ MemStore(g¯    a¯   .§ INTEGER`¯   a¯ÿ   ÉÍs§ MemDataA§ MemStore ÉÎs§ MemDataB§ MemStore ÉÏs§ MemDataC§ MemStore ÉÐs§ MemDataD§ MemStore ÉÑs§ MemAddr§ NATURAL`¯    a¯    ÉÒs§ MemAddr1§ NATURAL`¯    a¯    ÉÓs§	 startaddr§ NATURAL`¯    a¯    ÉÔs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÕs§ memstart§ NATURAL`¯    a¯   ¯     ÉÖs§ offset§ INTEGER`¯   a¯   ¯     É×s§ command§ command_type ÉØs§ BWD1§ UX01 ÉÙs§ BWC1§ UX01 ÉÚs§ BWB1§ UX01 ÉÛs§ BWA1§ UX01 ÉÜs§ BWD2§ UX01 ÉÝs§ BWC2§ UX01 ÉÞs§ BWB2§ UX01 Éßs§ BWA2§ UX01 Éàs§ wr1§ BOOLEAN§ false Éás§ wr2§ BOOLEAN§ false Éâs§ wr3§ BOOLEAN§ false Éãs§	 Violation§ X01¬0 Éäs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éås§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éæ)ÉçB§ TimingChecksOnJÉè§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éö§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK É÷§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 Éø§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉùG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éú*B ÉûB§ rising_edge§ CLKInW§ CKENIn¬0JÉüG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉýG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉþG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode Êþ  G_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode ÉG_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉ	B§ RIn¬1JÉ
§ command§ read ÉLÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ § MemDataB§ MemAddr1¯    É!LÉ"§ MemDataB§ MemAddr1§ to_nat§ DatBIn É#*B É$*B É%B§ BWC2¬0JÉ&B§	 Violation¬XJÉ'§ MemDataC§ MemAddr1¯    É(LÉ)§ MemDataC§ MemAddr1§ to_nat§ DatCIn É**B É+*B É,B§ BWD2¬0JÉ-B§	 Violation¬XJÉ.§ MemDataD§ MemAddr1¯    É/LÉ0§ MemDataD§ MemAddr1§ to_nat§ DatDIn É1*B É2*B É3*B É4§ MemAddr1§ MemAddr É5§ OBuf2§ OBuf1 É6N§ state(É7P§ deselÉ8N§ command(É9P§ dsÉ:§ OBuf10¬Z É;P§ readÉ<§ state§ begin_rd É=§ MemAddr§ to_nat§	 AddressIn É>§	 startaddr§ MemAddr É?§ memstart§ to_nat§	 AddressIn¯   b¯     É@B§ MemDataA§ MemAddr¯   JÉA§ OBuf1¯   b¯    0¬U ÉBK§ MemDataA§ MemAddr¯   JÉC§ OBuf1¯   b¯    0¬X ÉDLÉE§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉF*B ÉGB§ MemDataB§ MemAddr¯   JÉH§ OBuf1¯   b¯	   0¬U ÉIK§ MemDataB§ MemAddr¯   JÉJ§ OBuf1¯   b¯	   0¬X ÉKLÉL§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉM*B ÉNB§ MemDataC§ MemAddr¯   JÉO§ OBuf1¯   b¯   0¬U ÉPK§ MemDataC§ MemAddr¯   JÉQ§ OBuf1¯   b¯   0¬X ÉRLÉS§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉT*B ÉUB§ MemDataD§ MemAddr¯   JÉV§ OBuf1¯#   b¯   0¬U ÉWK§ MemDataD§ MemAddr¯   JÉX§ OBuf1¯#   b¯   0¬X ÉYLÉZ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É[*B É\P§ writeÉ]§ state§ begin_wr É^§ MemAddr§ to_nat§	 AddressIn É_§	 startaddr§ MemAddr É`§ memstart§ to_nat§	 AddressIn¯   b¯     Éa§ OBuf10¬Z Éb§ BWA1§ BWANIn Éc§ BWB1§ BWBNIn Éd§ BWC1§ BWCNIn Ée§ BWD1§ BWDNIn Éf§ wr1§ TRUE ÉgP§ burstÉh§ OBuf10¬Z Éi*N ÉjP§ begin_rdÉk§	 Burst_Cnt¯     ÉlN§ command(ÉmP§ dsÉn§ state§ desel Éo§ OBuf10¬Z ÉpP§ readÉq§ state§ begin_rd Ér§ MemAddr§ to_nat§	 AddressIn És§	 startaddr§ MemAddr Ét§ memstart§ to_nat§	 AddressIn¯   b¯     ÉuB§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬U ÉwK§ MemDataA§ MemAddr¯   JÉx§ OBuf1¯   b¯    0¬X ÉyLÉz§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É{*B É|B§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬U É~K§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ §	 Burst_Cnt¯     É¡*B É¢§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É£§ MemAddr§	 startaddr§ offset É¤B§ MemDataA§ MemAddr¯   JÉ¥§ OBuf1¯   b¯    0¬U É¦K§ MemDataA§ MemAddr¯   JÉ§§ OBuf1¯   b¯    0¬X É¨LÉ©§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éª*B É«B§ MemDataB§ MemAddr¯   JÉ¬§ OBuf1¯   b¯	   0¬U É­K§ MemDataB§ MemAddr¯   JÉ®§ OBuf1¯   b¯	   0¬X É¯LÉ°§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É±*B É²B§ MemDataC§ MemAddr¯   JÉ³§ OBuf1¯   b¯   0¬U É´K§ MemDataC§ MemAddr¯   JÉµ§ OBuf1¯   b¯   0¬X É¶LÉ·§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É¸*B É¹B§ MemDataD§ MemAddr¯   JÉº§ OBuf1¯#   b¯   0¬U É»K§ MemDataD§ MemAddr¯   JÉ¼§ OBuf1¯#   b¯   0¬X É½LÉ¾§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¿*B ÉÀ*N ÉÁP§ begin_wrÉÂ§ BWA2§ BWA1 ÉÃ§ BWB2§ BWB1 ÉÄ§ BWC2§ BWC1 ÉÅ§ BWD2§ BWD1 ÉÆ§	 Burst_Cnt¯     ÉÇN§ command(ÉÈP§ dsÉÉ§ state§ desel ÉÊ§ OBuf10¬Z ÉËP§ readÉÌ§ state§ begin_rd ÉÍ§ MemAddr§ to_nat§	 AddressIn ÉÎ§	 startaddr§ MemAddr ÉÏ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÐB§ MemDataA§ MemAddr¯   JÉÑ§ OBuf1¯   b¯    0¬U ÉÒK§ MemDataA§ MemAddr¯   JÉÓ§ OBuf1¯   b¯    0¬X ÉÔLÉÕ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÖ*B É×B§ MemDataB§ MemAddr¯   JÉØ§ OBuf1¯   b¯	   0¬U ÉÙK§ MemDataB§ MemAddr¯   JÉÚ§ OBuf1¯   b¯	   0¬X ÉÛLÉÜ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÝ*B ÉÞB§ MemDataC§ MemAddr¯   JÉß§ OBuf1¯   b¯   0¬U ÉàK§ MemDataC§ MemAddr¯   JÉá§ OBuf1¯   b¯   0¬X ÉâLÉã§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éä*B ÉåB§ MemDataD§ MemAddr¯   JÉæ§ OBuf1¯#   b¯   0¬U ÉçK§ MemDataD§ MemAddr¯   JÉè§ OBuf1¯#   b¯   0¬X ÉéLÉê§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éë*B ÉìP§ writeÉí§ state§ begin_wr Éî§ MemAddr§ to_nat§	 AddressIn Éï§	 startaddr§ MemAddr Éð§ OBuf10¬Z Éñ§ BWA1§ BWANIn Éò§ BWB1§ BWBNIn Éó§ BWC1§ BWCNIn Éô§ BWD1§ BWDNIn Éõ§ wr1§ TRUE ÉöP§ burstÉ÷§ state§ burst_wr Éø§	 Burst_Cnt§	 Burst_Cnt¯    ÉùB§	 Burst_Cnt¯   JÉú§	 Burst_Cnt¯     Éû*B Éü§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éý§ MemAddr§	 startaddr§ offset Éþ§ BWA1§ BWANIn Êý  § BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É	§ OBuf10¬Z É
P§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ § OBuf1¯   b¯   0¬X É!LÉ"§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É#*B É$B§ MemDataD§ MemAddr¯   JÉ%§ OBuf1¯#   b¯   0¬U É&K§ MemDataD§ MemAddr¯   JÉ'§ OBuf1¯#   b¯   0¬X É(LÉ)§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É**B É+P§ writeÉ,§ state§ begin_wr É-§ MemAddr§ to_nat§	 AddressIn É.§	 startaddr§ MemAddr É/§ memstart§ to_nat§	 AddressIn¯   b¯     É0§ OBuf10¬Z É1§ BWA1§ BWANIn É2§ BWB1§ BWBNIn É3§ BWC1§ BWCNIn É4§ BWD1§ BWDNIn É5§ wr1§ TRUE É6P§ burstÉ7§	 Burst_Cnt§	 Burst_Cnt¯    É8B§	 Burst_Cnt¯   JÉ9§	 Burst_Cnt¯     É:*B É;§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É<§ MemAddr§	 startaddr§ offset É=B§ MemDataA§ MemAddr¯   JÉ>§ OBuf1¯   b¯    0¬U É?K§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬X ÉALÉB§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉC*B ÉDB§ MemDataB§ MemAddr¯   JÉE§ OBuf1¯   b¯	   0¬U ÉFK§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬X ÉHLÉI§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉJ*B ÉKB§ MemDataC§ MemAddr¯   JÉL§ OBuf1¯   b¯   0¬U ÉMK§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬X ÉOLÉP§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉQ*B ÉRB§ MemDataD§ MemAddr¯   JÉS§ OBuf1¯#   b¯   0¬U ÉTK§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬X ÉVLÉW§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉX*B ÉY*N ÉZP§ burst_wrÉ[N§ command(É\P§ dsÉ]§ state§ desel É^§ OBuf10¬Z É_P§ readÉ`§ state§ begin_rd Éa§ MemAddr§ to_nat§	 AddressIn Éb§	 startaddr§ MemAddr Éc§ memstart§ to_nat§	 AddressIn¯   b¯     ÉdB§ MemDataA§ MemAddr¯   JÉe§ OBuf1¯   b¯    0¬U ÉfK§ MemDataA§ MemAddr¯   JÉg§ OBuf1¯   b¯    0¬X ÉhLÉi§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éj*B ÉkB§ MemDataB§ MemAddr¯   JÉl§ OBuf1¯   b¯	   0¬U ÉmK§ MemDataB§ MemAddr¯   JÉn§ OBuf1¯   b¯	   0¬X ÉoLÉp§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éq*B ÉrB§ MemDataC§ MemAddr¯   JÉs§ OBuf1¯   b¯   0¬U ÉtK§ MemDataC§ MemAddr¯   JÉu§ OBuf1¯   b¯   0¬X ÉvLÉw§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éx*B ÉyB§ MemDataD§ MemAddr¯   JÉz§ OBuf1¯#   b¯   0¬U É{K§ MemDataD§ MemAddr¯   JÉ|§ OBuf1¯#   b¯   0¬X É}LÉ~§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ § D_zd§ OBuf2 É¡*B É¢*; É£§
 DataOutBlk/§ iu¯#   b¯    AÉ¤§ DataOut_Delay;§ D_zd§ iÉ¥s§ D_GlitchData§ VitalGlitchDataArrayType¯$   b¯     É¦)É§§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É¨*; É©*A§
 DataOutBlk Éª*9§ Behavior É«§	 WireDelay9(É¬)É­§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É®§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É¯§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É°§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É±§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É²§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É³§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É´§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 Éµ§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É¶§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É·§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É¸§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¹§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 Éº§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É»§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É¼§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É½§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É¾§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¿§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 ÉÀ§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÁ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÂ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÃ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÄ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÅ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÆ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÇ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÈ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÉ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÊ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉË§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉÌ§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÍ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÎ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÏ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÐ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÑ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÒ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÓ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÔ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÕ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÖ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 É×§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉØ§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉÙ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÚ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÛ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÜ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÝ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÞ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 Éß§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éà§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éá§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éâ§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éã§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éä§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éå§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éæ§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éç§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éè§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éé§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éê§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éë§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éì§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éí§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éî§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éï*9§	 WireDelay Éñ*§ rtl ª
V 000076 60 7 1463086870228 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2V 000068 60 562 1556616037426 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É,2§ addr_ctrl_out(É.+É/§ ASIZE§ integer¯    É0§ BWSIZE§ integer¯   É1 É3,É4§ clku§	 std_logic É7§ resetu§	 std_logic É9§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É:§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É;§ lb_rw_nu§	 std_logic É<§ ram_rw_nv§	 std_logic É=§ lb_adv_ld_nu§	 std_logic É>§ ram_adv_ld_nv§	 std_logic É?§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É@§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    ÉA ÉB*§ addr_ctrl_out ª
V 000071 60 7 1556616037426 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616037506 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1556616037503 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1556616037503 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616037427 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1556616037427 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616037427
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1556616037539 ./src/data_inout.vhd*data_inout
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É-2§
 data_inout(É/+É0§ DSIZE§ integer¯$    É1§ BWSIZE§ integer¯   É2 É4,É5§ clku§	 std_logic É8§ resetu§	 std_logic É:§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É;§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É<§ dqw§ std_logic_vector§ DSIZE¯   b¯     É=§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    É> É?*§
 data_inout ª
V 000065 60 7 1556616037539 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616037588 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1556616037584 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éd§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éf§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ég§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éh§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éi§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éj§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ék§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Él§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ém§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Én§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éo§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ép§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éq§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ér§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z És§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z Ét§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z Éu§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 É*B ÉB§ clk¬1JÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1556616037584 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616037540 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616037540 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616037540
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1556616037630 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É"2§
 idt71v3556(É#+É%§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É&§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É'§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É(§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É)§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É*§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É+§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É,§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É6§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 É7§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 É8§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 É9§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 É:§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 É;§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 É<§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 É=§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 É>§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 É?§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 É@§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉA§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉB§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉC§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉD§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉE§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉF§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Éf§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Éh§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éi§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ék§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay Él§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Én§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Ép§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éq§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ér§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay És§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Éx§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éy§ thold_A0_CLK§ VitalDelayType§	 UnitDelay Éz§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É{§ thold_R_CLK§ VitalDelayType§	 UnitDelay É|§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É}§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É~§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ InstancePath§ STRING§ DefaultInstancePath É§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É§ MsgOn§ BOOLEAN§ DefaultMsgOn É§ XOn§ BOOLEAN§
 DefaultXon É§ SeverityMode§ SEVERITY_LEVEL§ WARNING É§ TimingModel§ STRING§ DefaultTimingModelÉ É,É§ A0u§	 std_logic¬U É§ A1u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É§ DQA5w§	 std_logic¬U É § DQA6w§	 std_logic¬U É¡§ DQA7w§	 std_logic¬U É¢§ DQA8w§	 std_logic¬U É£§ DQB0w§	 std_logic¬U É¤§ DQB1w§	 std_logic¬U É¥§ DQB2w§	 std_logic¬U É¦§ DQB3w§	 std_logic¬U É§§ DQB4w§	 std_logic¬U É¨§ DQB5w§	 std_logic¬U É©§ DQB6w§	 std_logic¬U Éª§ DQB7w§	 std_logic¬U É«§ DQB8w§	 std_logic¬U É¬§ DQC0w§	 std_logic¬U É­§ DQC1w§	 std_logic¬U É®§ DQC2w§	 std_logic¬U É¯§ DQC3w§	 std_logic¬U É°§ DQC4w§	 std_logic¬U É±§ DQC5w§	 std_logic¬U É²§ DQC6w§	 std_logic¬U É³§ DQC7w§	 std_logic¬U É´§ DQC8w§	 std_logic¬U Éµ§ DQD0w§	 std_logic¬U É¶§ DQD1w§	 std_logic¬U É·§ DQD2w§	 std_logic¬U É¸§ DQD3w§	 std_logic¬U É¹§ DQD4w§	 std_logic¬U Éº§ DQD5w§	 std_logic¬U É»§ DQD6w§	 std_logic¬U É¼§ DQD7w§	 std_logic¬U É½§ DQD8w§	 std_logic¬U É¾§ ADVu§	 std_logic¬U É¿§ Ru§	 std_logic¬U ÉÀ§ CLKENNegu§	 std_logic¬U ÉÁ§ BWDNegu§	 std_logic¬U ÉÂ§ BWCNegu§	 std_logic¬U ÉÃ§ BWBNegu§	 std_logic¬U ÉÄ§ BWANegu§	 std_logic¬U ÉÅ§ CE1Negu§	 std_logic¬U ÉÆ§ CE2Negu§	 std_logic¬U ÉÇ§ CE2u§	 std_logic¬U ÉÈ§ CLKu§	 std_logic¬U ÉÉ§ LBONegu§	 std_logic¬1 ÉÊ§ OENegu§	 std_logic¬UÉË ÉÌd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÍ*§
 idt71v3556 ª
V 000065 60 7 1556616037630 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1556616037746 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1556616037738 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÒ8§ rtl.§
 idt71v3556(ÉÓd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÕk§ partID§ STRING­   "idt71v3156" É×p§ A0_ipd§
 std_ulogic¬U ÉØp§ A1_ipd§
 std_ulogic¬U ÉÙp§ A2_ipd§
 std_ulogic¬U ÉÚp§ A3_ipd§
 std_ulogic¬U ÉÛp§ A4_ipd§
 std_ulogic¬U ÉÜp§ A5_ipd§
 std_ulogic¬U ÉÝp§ A6_ipd§
 std_ulogic¬U ÉÞp§ A7_ipd§
 std_ulogic¬U Éßp§ A8_ipd§
 std_ulogic¬U Éàp§ A9_ipd§
 std_ulogic¬U Éáp§ A10_ipd§
 std_ulogic¬U Éâp§ A11_ipd§
 std_ulogic¬U Éãp§ A12_ipd§
 std_ulogic¬U Éäp§ A13_ipd§
 std_ulogic¬U Éåp§ A14_ipd§
 std_ulogic¬U Éæp§ A15_ipd§
 std_ulogic¬U Éçp§ A16_ipd§
 std_ulogic¬U Éèp§ DQA0_ipd§
 std_ulogic¬U Éép§ DQA1_ipd§
 std_ulogic¬U Éêp§ DQA2_ipd§
 std_ulogic¬U Éëp§ DQA3_ipd§
 std_ulogic¬U Éìp§ DQA4_ipd§
 std_ulogic¬U Éíp§ DQA5_ipd§
 std_ulogic¬U Éîp§ DQA6_ipd§
 std_ulogic¬U Éïp§ DQA7_ipd§
 std_ulogic¬U Éðp§ DQA8_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQB8_ipd§
 std_ulogic¬U Éúp§ DQC0_ipd§
 std_ulogic¬U Éûp§ DQC1_ipd§
 std_ulogic¬U Éüp§ DQC2_ipd§
 std_ulogic¬U Éýp§ DQC3_ipd§
 std_ulogic¬U Éþp§ DQC4_ipd§
 std_ulogic¬U Êÿ   p§ DQC5_ipd§
 std_ulogic¬U Ép§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U É	p§ DQD5_ipd§
 std_ulogic¬U É
p§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U Ép§
 BWBNeg_ipd§
 std_ulogic¬U Ép§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É!§	 WireDelay9É")É$§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É%§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É&§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É'§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É(§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É)§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É*§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É+§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É,§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É-§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É.§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É/§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É0§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É1§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É2§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É3§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É4§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É5§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É6§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É7§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 É8§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 É9§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 É:§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 É;§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 É<§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 É=§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 É>§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 É?§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 É@§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉA§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉB§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉC§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉD§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉE§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉF§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉG§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉH§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉI§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉJ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉK§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉL§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉM§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉN§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉO§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉP§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉQ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉR§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉS§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉT§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉU§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉV§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 ÉW§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 ÉX§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 ÉY§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV ÉZ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R É[§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg É\§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg É]§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg É^§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg É_§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg É`§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éa§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éb§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éc§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éd§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Ée§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Ég*9 Él§ Behavior9Én,Éo§ BWDNInu§
 std_ulogic¬U Ép§ BWCNInu§
 std_ulogic¬U Éq§ BWBNInu§
 std_ulogic¬U Ér§ BWANInu§
 std_ulogic¬U És§ DatDInu§ std_logic_vector¯   b¯     Ét§ DatCInu§ std_logic_vector¯   b¯     Éu§ DatBInu§ std_logic_vector¯   b¯     Év§ DatAInu§ std_logic_vector¯   b¯     Éw§ DataOutv§ std_logic_vector¯#   b¯    Éx0¬Z Éy§ CLKInu§
 std_ulogic¬U Éz§ CKENInu§
 std_ulogic¬U É{§	 AddressInu§ std_logic_vector¯   b¯     É|§ OENegInu§
 std_ulogic¬U É}§ RInu§
 std_ulogic¬U É~§ ADVInu§
 std_ulogic¬U É§ CE2Inu§
 std_ulogic¬U É§ LBONegInu§
 std_ulogic¬1 É§ CE1NegInu§
 std_ulogic¬U É§ CE2NegInu§
 std_ulogic¬UÉ É,6É§ BWDNIn§
 BWDNeg_ipdÉ§ BWCNIn§
 BWCNeg_ipdÉ§ BWBNIn§
 BWBNeg_ipdÉ§ BWANIn§
 BWANeg_ipdÉ§ CLKIn§ CLK_ipdÉ§ CKENIn§ CLKENNeg_ipdÉ§ OENegIn§	 OENeg_ipdÉ§ RIn§ R_ipdÉ§ ADVIn§ ADV_ipdÉ§ CE2In§ CE2_ipdÉ§ LBONegIn§
 LBONeg_ipdÉ§ CE1NegIn§
 CE1Neg_ipdÉ§ CE2NegIn§
 CE2Neg_ipdÉ§ DataOut¯    § DQA0É§ DataOut¯   § DQA1É§ DataOut¯   § DQA2É§ DataOut¯   § DQA3É§ DataOut¯   § DQA4É§ DataOut¯   § DQA5É§ DataOut¯   § DQA6É§ DataOut¯   § DQA7É§ DataOut¯   § DQA8É§ DataOut¯	   § DQB0É§ DataOut¯
   § DQB1É§ DataOut¯   § DQB2É§ DataOut¯   § DQB3É§ DataOut¯   § DQB4É § DataOut¯   § DQB5É¡§ DataOut¯   § DQB6É¢§ DataOut¯   § DQB7É£§ DataOut¯   § DQB8É¤§ DataOut¯   § DQC0É¥§ DataOut¯   § DQC1É¦§ DataOut¯   § DQC2É§§ DataOut¯   § DQC3É¨§ DataOut¯   § DQC4É©§ DataOut¯   § DQC5Éª§ DataOut¯   § DQC6É«§ DataOut¯   § DQC7É¬§ DataOut¯   § DQC8É­§ DataOut¯   § DQD0É®§ DataOut¯   § DQD1É¯§ DataOut¯   § DQD2É°§ DataOut¯   § DQD3É±§ DataOut¯   § DQD4É²§ DataOut¯    § DQD5É³§ DataOut¯!   § DQD6É´§ DataOut¯"   § DQD7Éµ§ DataOut¯#   § DQD8É¶§ DatAIn¯    § DQA0_ipdÉ·§ DatAIn¯   § DQA1_ipdÉ¸§ DatAIn¯   § DQA2_ipdÉ¹§ DatAIn¯   § DQA3_ipdÉº§ DatAIn¯   § DQA4_ipdÉ»§ DatAIn¯   § DQA5_ipdÉ¼§ DatAIn¯   § DQA6_ipdÉ½§ DatAIn¯   § DQA7_ipdÉ¾§ DatAIn¯   § DQA8_ipdÉ¿§ DatBIn¯    § DQB0_ipdÉÀ§ DatBIn¯   § DQB1_ipdÉÁ§ DatBIn¯   § DQB2_ipdÉÂ§ DatBIn¯   § DQB3_ipdÉÃ§ DatBIn¯   § DQB4_ipdÉÄ§ DatBIn¯   § DQB5_ipdÉÅ§ DatBIn¯   § DQB6_ipdÉÆ§ DatBIn¯   § DQB7_ipdÉÇ§ DatBIn¯   § DQB8_ipdÉÈ§ DatCIn¯    § DQC0_ipdÉÉ§ DatCIn¯   § DQC1_ipdÉÊ§ DatCIn¯   § DQC2_ipdÉË§ DatCIn¯   § DQC3_ipdÉÌ§ DatCIn¯   § DQC4_ipdÉÍ§ DatCIn¯   § DQC5_ipdÉÎ§ DatCIn¯   § DQC6_ipdÉÏ§ DatCIn¯   § DQC7_ipdÉÐ§ DatCIn¯   § DQC8_ipdÉÑ§ DatDIn¯    § DQD0_ipdÉÒ§ DatDIn¯   § DQD1_ipdÉÓ§ DatDIn¯   § DQD2_ipdÉÔ§ DatDIn¯   § DQD3_ipdÉÕ§ DatDIn¯   § DQD4_ipdÉÖ§ DatDIn¯   § DQD5_ipdÉ×§ DatDIn¯   § DQD6_ipdÉØ§ DatDIn¯   § DQD7_ipdÉÙ§ DatDIn¯   § DQD8_ipdÉÚ§	 AddressIn¯    § A0_ipdÉÛ§	 AddressIn¯   § A1_ipdÉÜ§	 AddressIn¯   § A2_ipdÉÝ§	 AddressIn¯   § A3_ipdÉÞ§	 AddressIn¯   § A4_ipdÉß§	 AddressIn¯   § A5_ipdÉà§	 AddressIn¯   § A6_ipdÉá§	 AddressIn¯   § A7_ipdÉâ§	 AddressIn¯   § A8_ipdÉã§	 AddressIn¯	   § A9_ipdÉä§	 AddressIn¯
   § A10_ipdÉå§	 AddressIn¯   § A11_ipdÉæ§	 AddressIn¯   § A12_ipdÉç§	 AddressIn¯   § A13_ipdÉè§	 AddressIn¯   § A14_ipdÉé§	 AddressIn¯   § A15_ipdÉê§	 AddressIn¯   § A16_ipdÉë Éîl§	 mem_state(§ deselÉï§ begin_rdÉð§ begin_wrÉñ§ burst_rdÉò§ burst_wrÉó Éõp§ state§	 mem_state É÷l§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Éøl§ seqtab(g¯    a¯   .§ sequence Éúk§ il0§ sequence¯    ¯   ¯   ¯    Éûk§ il1§ sequence¯    ¯   ¯   ¯    Éük§ il2§ sequence¯    ¯   ¯   ¯    Éýk§ il3§ sequence¯    ¯   ¯   ¯    Éþk§ il§ seqtab§ il0§ il1§ il2§ il3 Êÿ  k§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É
)É§ Burst_Setup;É)ÉB§ LBONegIn¬1JÉ§	 Burst_Seq§ il ÉLÉ§	 Burst_Seq§ ln É*B ÉD É*;§ Burst_Setup É§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCInÉ§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RInÉ§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ!l§ command_type(§ dsÉ"§ burstÉ#§ readÉ$§ writeÉ% É(s§ Tviol_BWDN_CLK§ X01¬0 É)s§ TD_BWDN_CLK§ VitalTimingDataType É+s§ Tviol_BWCN_CLK§ X01¬0 É,s§ TD_BWCN_CLK§ VitalTimingDataType É.s§ Tviol_BWBN_CLK§ X01¬0 É/s§ TD_BWBN_CLK§ VitalTimingDataType É1s§ Tviol_BWAN_CLK§ X01¬0 É2s§ TD_BWAN_CLK§ VitalTimingDataType É4s§ Tviol_CKENIn_CLK§ X01¬0 É5s§ TD_CKENIn_CLK§ VitalTimingDataType É7s§ Tviol_ADVIn_CLK§ X01¬0 É8s§ TD_ADVIn_CLK§ VitalTimingDataType É:s§ Tviol_CE1NegIn_CLK§ X01¬0 É;s§ TD_CE1NegIn_CLK§ VitalTimingDataType É=s§ Tviol_CE2NegIn_CLK§ X01¬0 É>s§ TD_CE2NegIn_CLK§ VitalTimingDataType É@s§ Tviol_CE2In_CLK§ X01¬0 ÉAs§ TD_CE2In_CLK§ VitalTimingDataType ÉCs§ Tviol_RIn_CLK§ X01¬0 ÉDs§
 TD_RIn_CLK§ VitalTimingDataType ÉFs§ Tviol_DatDIn_CLK§ X01¬0 ÉGs§ TD_DatDIn_CLK§ VitalTimingDataType ÉIs§ Tviol_DatCIn_CLK§ X01¬0 ÉJs§ TD_DatCIn_CLK§ VitalTimingDataType ÉLs§ Tviol_DatBIn_CLK§ X01¬0 ÉMs§ TD_DatBIn_CLK§ VitalTimingDataType ÉOs§ Tviol_DatAIn_CLK§ X01¬0 ÉPs§ TD_DatAIn_CLK§ VitalTimingDataType ÉRs§ Tviol_AddressIn_CLK§ X01¬0 ÉSs§ TD_AddressIn_CLK§ VitalTimingDataType ÉUs§	 Pviol_CLK§ X01¬0 ÉVs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉYl§ MemStore(g¯    a¯Öü  .§ INTEGERÉZ`¯   a¯ÿ   É\s§ MemDataA§ MemStore É]s§ MemDataB§ MemStore É^s§ MemDataC§ MemStore É_s§ MemDataD§ MemStore Éas§ MemAddr§ NATURAL`¯    a¯Öü   Ébs§ MemAddr1§ NATURAL`¯    a¯Öü   Écs§	 startaddr§ NATURAL`¯    a¯Öü   Ées§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     Éfs§ memstart§ NATURAL`¯    a¯   ¯     Égs§ offset§ INTEGER`¯   a¯   ¯     Éis§ command§ command_type Éks§ BWD1§ UX01 Éls§ BWC1§ UX01 Éms§ BWB1§ UX01 Éns§ BWA1§ UX01 Éps§ BWD2§ UX01 Éqs§ BWC2§ UX01 Érs§ BWB2§ UX01 Éss§ BWA2§ UX01 Éus§ wr1§ boolean§ false Évs§ wr2§ boolean§ false Éws§ wr3§ boolean§ false Ézs§	 Violation§ X01¬0 É|s§ OBuf1§ std_logic_vector¯#   b¯    É}0¬Z É~s§ OBuf2§ std_logic_vector¯#   b¯    É0¬Z É)ÉB§ TimingChecksOnJÉ§ VitalSetupHoldCheckÉ§
 TestSignal§ BWDNInÉ§ TestSignalName­   "BWD"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ§ HoldHigh§ thold_BWANeg_CLKÉ§ HoldLow§ thold_BWANeg_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_BWDN_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_BWDN_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ BWCNInÉ§ TestSignalName­   "BWC"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ § HoldHigh§ thold_BWANeg_CLKÉ¡§ HoldLow§ thold_BWANeg_CLKÉ¢§ CheckEnabled§ CKENIn¬0É£§ RefTransition¬/É¤§	 HeaderMsg§ InstancePath!§ partIDÉ¥§
 TimingData§ TD_BWCN_CLKÉ¦§ XOn§ XOnÉ§§ MsgOn§ MsgOnÉ¨§	 Violation§ Tviol_BWCN_CLK Éª§ VitalSetupHoldCheckÉ«§
 TestSignal§ BWBNInÉ¬§ TestSignalName­   "BWB"É­§	 RefSignal§ CLKInÉ®§ RefSignalName­   "CLK"É¯§	 SetupHigh§ tsetup_BWANeg_CLKÉ°§ SetupLow§ tsetup_BWANeg_CLKÉ±§ HoldHigh§ thold_BWANeg_CLKÉ²§ HoldLow§ thold_BWANeg_CLKÉ³§ CheckEnabled§ CKENIn¬0É´§ RefTransition¬/Éµ§	 HeaderMsg§ InstancePath!§ partIDÉ¶§
 TimingData§ TD_BWBN_CLKÉ·§ XOn§ XOnÉ¸§ MsgOn§ MsgOnÉ¹§	 Violation§ Tviol_BWBN_CLK É»§ VitalSetupHoldCheckÉ¼§
 TestSignal§ BWANInÉ½§ TestSignalName­   "BWA"É¾§	 RefSignal§ CLKInÉ¿§ RefSignalName­   "CLK"ÉÀ§	 SetupHigh§ tsetup_BWANeg_CLKÉÁ§ SetupLow§ tsetup_BWANeg_CLKÉÂ§ HoldHigh§ thold_BWANeg_CLKÉÃ§ HoldLow§ thold_BWANeg_CLKÉÄ§ CheckEnabled§ CKENIn¬0ÉÅ§ RefTransition¬/ÉÆ§	 HeaderMsg§ InstancePath!§ partIDÉÇ§
 TimingData§ TD_BWAN_CLKÉÈ§ XOn§ XOnÉÉ§ MsgOn§ MsgOnÉÊ§	 Violation§ Tviol_BWAN_CLK ÉÌ§ VitalSetupHoldCheckÉÍ§
 TestSignal§ CKENInÉÎ§ TestSignalName­
   "CLKENNeg"ÉÏ§	 RefSignal§ CLKInÉÐ§ RefSignalName­   "CLK"ÉÑ§	 SetupHigh§ tsetup_CLKENNeg_CLKÉÒ§ SetupLow§ tsetup_CLKENNeg_CLKÉÓ§ HoldHigh§ thold_CLKENNeg_CLKÉÔ§ HoldLow§ thold_CLKENNeg_CLKÉÕ§ CheckEnabled§ TRUEÉÖ§ RefTransition¬/É×§	 HeaderMsg§ InstancePath!§ partIDÉØ§
 TimingData§ TD_CKENIn_CLKÉÙ§ XOn§ XOnÉÚ§ MsgOn§ MsgOnÉÛ§	 Violation§ Tviol_CKENIn_CLK ÉÝ§ VitalSetupHoldCheckÉÞ§
 TestSignal§ ADVInÉß§ TestSignalName­   "ADV"Éà§	 RefSignal§ CLKInÉá§ RefSignalName­   "CLK"Éâ§	 SetupHigh§ tsetup_ADV_CLKÉã§ SetupLow§ tsetup_ADV_CLKÉä§ HoldHigh§ thold_ADV_CLKÉå§ HoldLow§ thold_ADV_CLKÉæ§ CheckEnabled§ CKENIn¬0Éç§ RefTransition¬/Éè§	 HeaderMsg§ InstancePath!§ partIDÉé§
 TimingData§ TD_ADVIn_CLKÉê§ XOn§ XOnÉë§ MsgOn§ MsgOnÉì§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheckÉï§
 TestSignal§ CE1NegInÉð§ TestSignalName­   "CE1Neg"Éñ§	 RefSignal§ CLKInÉò§ RefSignalName­   "CLK"Éó§	 SetupHigh§ tsetup_CE2_CLKÉô§ SetupLow§ tsetup_CE2_CLKÉõ§ HoldHigh§ thold_CE2_CLKÉö§ HoldLow§ thold_CE2_CLKÉ÷§ CheckEnabled§ CKENIn¬0Éø§ RefTransition¬/Éù§	 HeaderMsg§ InstancePath!§ partIDÉú§
 TimingData§ TD_CE1NegIn_CLKÉû§ XOn§ XOnÉü§ MsgOn§ MsgOnÉý§	 Violation§ Tviol_CE1NegIn_CLK Êþ  § VitalSetupHoldCheckÉ§
 TestSignal§ CE2NegInÉ§ TestSignalName­   "CE2Neg"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ	§ CheckEnabled§ CKENIn¬0É
§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2NegIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_CE2NegIn_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ CE2InÉ§ TestSignalName­   "CE2"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2In_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ §	 Violation§ Tviol_CE2In_CLK É"§ VitalSetupHoldCheckÉ#§
 TestSignal§ RInÉ$§ TestSignalName­   "R"É%§	 RefSignal§ CLKInÉ&§ RefSignalName­   "CLK"É'§	 SetupHigh§ tsetup_R_CLKÉ(§ SetupLow§ tsetup_R_CLKÉ)§ HoldHigh§ thold_R_CLKÉ*§ HoldLow§ thold_R_CLKÉ+§ CheckEnabled§ CKENIn¬0É,§ RefTransition¬/É-§	 HeaderMsg§ InstancePath!§ partIDÉ.§
 TimingData§
 TD_RIn_CLKÉ/§ XOn§ XOnÉ0§ MsgOn§ MsgOnÉ1§	 Violation§ Tviol_RIn_CLK É3§ VitalSetupHoldCheckÉ4§
 TestSignal§	 AddressInÉ5§ TestSignalName­	   "Address"É6§	 RefSignal§ CLKInÉ7§ RefSignalName­   "CLK"É8§	 SetupHigh§ tsetup_A0_CLKÉ9§ SetupLow§ tsetup_A0_CLKÉ:§ HoldHigh§ thold_A0_CLKÉ;§ HoldLow§ thold_A0_CLKÉ<§ CheckEnabled§ CKENIn¬0É=§ RefTransition¬/É>§	 HeaderMsg§ InstancePath!§ partIDÉ?§
 TimingData§ TD_AddressIn_CLKÉ@§ XOn§ XOnÉA§ MsgOn§ MsgOnÉB§	 Violation§ Tviol_AddressIn_CLK ÉD§ VitalSetupHoldCheckÉE§
 TestSignal§ DatDInÉF§ TestSignalName­   "DatD"ÉG§	 RefSignal§ CLKInÉH§ RefSignalName­   "CLK"ÉI§	 SetupHigh§ tsetup_DQA0_CLKÉJ§ SetupLow§ tsetup_DQA0_CLKÉK§ HoldHigh§ thold_DQA0_CLKÉL§ HoldLow§ thold_DQA0_CLKÉM§ CheckEnabled§ CKENIn¬0ÉN§ RefTransition¬/ÉO§	 HeaderMsg§ InstancePath!§ partIDÉP§
 TimingData§ TD_DatDIn_CLKÉQ§ XOn§ XOnÉR§ MsgOn§ MsgOnÉS§	 Violation§ Tviol_DatDIn_CLK ÉU§ VitalSetupHoldCheckÉV§
 TestSignal§ DatCInÉW§ TestSignalName­   "DatC"ÉX§	 RefSignal§ CLKInÉY§ RefSignalName­   "CLK"ÉZ§	 SetupHigh§ tsetup_DQA0_CLKÉ[§ SetupLow§ tsetup_DQA0_CLKÉ\§ HoldHigh§ thold_DQA0_CLKÉ]§ HoldLow§ thold_DQA0_CLKÉ^§ CheckEnabled§ CKENIn¬0É_§ RefTransition¬/É`§	 HeaderMsg§ InstancePath!§ partIDÉa§
 TimingData§ TD_DatCIn_CLKÉb§ XOn§ XOnÉc§ MsgOn§ MsgOnÉd§	 Violation§ Tviol_DatCIn_CLK Éf§ VitalSetupHoldCheckÉg§
 TestSignal§ DatBInÉh§ TestSignalName­   "DatB"Éi§	 RefSignal§ CLKInÉj§ RefSignalName­   "CLK"Ék§	 SetupHigh§ tsetup_DQA0_CLKÉl§ SetupLow§ tsetup_DQA0_CLKÉm§ HoldHigh§ thold_DQA0_CLKÉn§ HoldLow§ thold_DQA0_CLKÉo§ CheckEnabled§ CKENIn¬0Ép§ RefTransition¬/Éq§	 HeaderMsg§ InstancePath!§ partIDÉr§
 TimingData§ TD_DatBIn_CLKÉs§ XOn§ XOnÉt§ MsgOn§ MsgOnÉu§	 Violation§ Tviol_DatBIn_CLK Éw§ VitalSetupHoldCheckÉx§
 TestSignal§ DatAInÉy§ TestSignalName­   "DatA"Éz§	 RefSignal§ CLKInÉ{§ RefSignalName­   "CLK"É|§	 SetupHigh§ tsetup_DQA0_CLKÉ}§ SetupLow§ tsetup_DQA0_CLKÉ~§ HoldHigh§ thold_DQA0_CLKÉ§ HoldLow§ thold_DQA0_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_DatAIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_DatAIn_CLK É§ VitalPeriodPulseCheckÉ§
 TestSignal§ CLKInÉ§ TestSignalName­   "CLK"É§ Period§ tperiod_CLK_posedgeÉ§ PulseWidthLow§ tpw_CLK_negedgeÉ§ PulseWidthHigh§ tpw_CLK_posedgeÉ§
 PeriodData§ PD_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§	 Pviol_CLKÉ§	 HeaderMsg§ InstancePath!§ partIDÉ§ CheckEnabled§ CKENIn¬0 É§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKÉX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKXÉ§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKXÉ§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKXÉ§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKXÉ§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKXÉ§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKXÉ§ Tviol_BWDN_CLK ÉG§	 Violation¬0É H§ InstancePath!§ partID!­   ": simulation may be"!É¡­&   " inaccurate due to timing violations"É¢I§ SeverityMode É¤*B ÉªB§ rising_edge§ CLKInW§ CKENIn¬0JÉ«G_§ Is_X§ BWDNInÉ¬H§ InstancePath!§ partID!­   ": Unusable value for BWDN"É­I§ SeverityMode É®G_§ Is_X§ BWCNInÉ¯H§ InstancePath!§ partID!­   ": Unusable value for BWCN"É°I§ SeverityMode É±G_§ Is_X§ BWBNInÉ²H§ InstancePath!§ partID!­   ": Unusable value for BWBN"É³I§ SeverityMode É´G_§ Is_X§ BWANInÉµH§ InstancePath!§ partID!­   ": Unusable value for BWAN"É¶I§ SeverityMode É·G_§ Is_X§ RInÉ¸H§ InstancePath!§ partID!­   ": Unusable value for R"É¹I§ SeverityMode ÉºG_§ Is_X§ ADVInÉ»H§ InstancePath!§ partID!­   ": Unusable value for ADV"É¼I§ SeverityMode É½G_§ Is_X§ CE2InÉ¾H§ InstancePath!§ partID!­   ": Unusable value for CE2"É¿I§ SeverityMode ÉÀG_§ Is_X§ CE1NegInÉÁH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"ÉÂI§ SeverityMode ÉÃG_§ Is_X§ CE2NegInÉÄH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"ÉÅI§ SeverityMode ÉÈB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1XÉÉ§ CE2In¬0JÉÊ§ command§ ds ÉËK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1WÉÌ§ ADVIn¬0JÉÍB§ RIn¬1JÉÎ§ command§ read ÉÏLÉÐ§ command§ write ÉÑ*B ÉÒK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0WÉÓ§ CE2In¬1JÉÔ§ command§ burst ÉÕLÉÖG§ falseÉ×H§ InstancePath!§ partID!­   ": Could not decode "ÉØ!­
   "command."ÉÙI§ SeverityMode ÉÚ*B ÉÜ§ wr3§ wr2 ÉÝ§ wr2§ wr1 ÉÞ§ wr1§ false ÉàB§ wr3JÉáB§ BWA2¬0JÉâB§	 Violation¬XJÉã§ MemDataA§ MemAddr1¯    ÉäLÉå§ MemDataA§ MemAddr1§ to_nat§ DatAIn Éæ*B Éç*B ÉèB§ BWB2¬0JÉéB§	 Violation¬XJÉê§ MemDataB§ MemAddr1¯    ÉëLÉì§ MemDataB§ MemAddr1§ to_nat§ DatBIn Éí*B Éî*B ÉïB§ BWC2¬0JÉðB§	 Violation¬XJÉñ§ MemDataC§ MemAddr1¯    ÉòLÉó§ MemDataC§ MemAddr1§ to_nat§ DatCIn Éô*B Éõ*B ÉöB§ BWD2¬0JÉ÷B§	 Violation¬XJÉø§ MemDataD§ MemAddr1¯    ÉùLÉú§ MemDataD§ MemAddr1§ to_nat§ DatDIn Éû*B Éü*B Éý*B Êý  § MemAddr1§ MemAddr É§ OBuf2§ OBuf1 ÉN§ state(ÉP§ deselÉN§ command(ÉP§ dsÉ§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§ OBuf10¬Z É7*N É9P§ begin_rdÉ:§	 Burst_Cnt¯     É;N§ command(É<P§ dsÉ=§ state§ desel É>§ OBuf10¬Z É?P§ readÉ@§ state§ begin_rd ÉA§ MemAddr§ to_nat§	 AddressIn ÉB§	 startaddr§ MemAddr ÉC§ memstart§ to_nat§	 AddressIn¯   b¯     ÉDB§ MemDataA§ MemAddr¯   JÉE§ OBuf1¯   b¯    0¬U ÉFK§ MemDataA§ MemAddr¯   JÉG§ OBuf1¯   b¯    0¬X ÉHLÉI§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉJ*B ÉKB§ MemDataB§ MemAddr¯   JÉL§ OBuf1¯   b¯	   0¬U ÉMK§ MemDataB§ MemAddr¯   JÉN§ OBuf1¯   b¯	   0¬X ÉOLÉP§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉQ*B ÉRB§ MemDataC§ MemAddr¯   JÉS§ OBuf1¯   b¯   0¬U ÉTK§ MemDataC§ MemAddr¯   JÉU§ OBuf1¯   b¯   0¬X ÉVLÉW§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉX*B ÉYB§ MemDataD§ MemAddr¯   JÉZ§ OBuf1¯#   b¯   0¬U É[K§ MemDataD§ MemAddr¯   JÉ\§ OBuf1¯#   b¯   0¬X É]LÉ^§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É_*B É`P§ writeÉa§ state§ begin_wr Éb§ MemAddr§ to_nat§	 AddressIn Éc§	 startaddr§ MemAddr Éd§ memstart§ to_nat§	 AddressIn¯   b¯     Ée§ OBuf10¬Z Éf§ BWA1§ BWANIn Ég§ BWB1§ BWBNIn Éh§ BWC1§ BWCNIn Éi§ BWD1§ BWDNIn Éj§ wr1§ TRUE ÉkP§ burstÉl§ state§ burst_rd Ém§	 Burst_Cnt§	 Burst_Cnt¯    ÉnB§	 Burst_Cnt¯   JÉo§	 Burst_Cnt¯     Ép*B Éq§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Ér§ MemAddr§	 startaddr§ offset ÉsB§ MemDataA§ MemAddr¯   JÉt§ OBuf1¯   b¯    0¬U ÉuK§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬X ÉwLÉx§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éy*B ÉzB§ MemDataB§ MemAddr¯   JÉ{§ OBuf1¯   b¯	   0¬U É|K§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬X É~LÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B É*N ÉP§ begin_wrÉ§ BWA2§ BWA1 É§ BWB2§ BWB1 É§ BWC2§ BWC1 É§ BWD2§ BWD1 É§	 Burst_Cnt¯     ÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z ÉP§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É B§ MemDataA§ MemAddr¯   JÉ¡§ OBuf1¯   b¯    0¬U É¢K§ MemDataA§ MemAddr¯   JÉ£§ OBuf1¯   b¯    0¬X É¤LÉ¥§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É¦*B É§B§ MemDataB§ MemAddr¯   JÉ¨§ OBuf1¯   b¯	   0¬U É©K§ MemDataB§ MemAddr¯   JÉª§ OBuf1¯   b¯	   0¬X É«LÉ¬§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É­*B É®B§ MemDataC§ MemAddr¯   JÉ¯§ OBuf1¯   b¯   0¬U É°K§ MemDataC§ MemAddr¯   JÉ±§ OBuf1¯   b¯   0¬X É²LÉ³§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É´*B ÉµB§ MemDataD§ MemAddr¯   JÉ¶§ OBuf1¯#   b¯   0¬U É·K§ MemDataD§ MemAddr¯   JÉ¸§ OBuf1¯#   b¯   0¬X É¹LÉº§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É»*B É¼P§ writeÉ½§ state§ begin_wr É¾§ MemAddr§ to_nat§	 AddressIn É¿§	 startaddr§ MemAddr ÉÀ§ OBuf10¬Z ÉÁ§ BWA1§ BWANIn ÉÂ§ BWB1§ BWBNIn ÉÃ§ BWC1§ BWCNIn ÉÄ§ BWD1§ BWDNIn ÉÅ§ wr1§ TRUE ÉÆP§ burstÉÇ§ state§ burst_wr ÉÈ§	 Burst_Cnt§	 Burst_Cnt¯    ÉÉB§	 Burst_Cnt¯   JÉÊ§	 Burst_Cnt¯     ÉË*B ÉÌ§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt ÉÍ§ MemAddr§	 startaddr§ offset ÉÎ§ BWA1§ BWANIn ÉÏ§ BWB1§ BWBNIn ÉÐ§ BWC1§ BWCNIn ÉÑ§ BWD1§ BWDNIn ÉÒ§ wr1§ TRUE ÉÓ*N ÉÕP§ burst_rdÉÖN§ command(É×P§ dsÉØ§ state§ desel ÉÙ§ OBuf10¬Z ÉÚP§ readÉÛ§ state§ begin_rd ÉÜ§ MemAddr§ to_nat§	 AddressIn ÉÝ§	 startaddr§ MemAddr ÉÞ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉßB§ MemDataA§ MemAddr¯   JÉà§ OBuf1¯   b¯    0¬U ÉáK§ MemDataA§ MemAddr¯   JÉâ§ OBuf1¯   b¯    0¬X ÉãLÉä§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éå*B ÉæB§ MemDataB§ MemAddr¯   JÉç§ OBuf1¯   b¯	   0¬U ÉèK§ MemDataB§ MemAddr¯   JÉé§ OBuf1¯   b¯	   0¬X ÉêLÉë§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éì*B ÉíB§ MemDataC§ MemAddr¯   JÉî§ OBuf1¯   b¯   0¬U ÉïK§ MemDataC§ MemAddr¯   JÉð§ OBuf1¯   b¯   0¬X ÉñLÉò§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éó*B ÉôB§ MemDataD§ MemAddr¯   JÉõ§ OBuf1¯#   b¯   0¬U ÉöK§ MemDataD§ MemAddr¯   JÉ÷§ OBuf1¯#   b¯   0¬X ÉøLÉù§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éú*B ÉûP§ writeÉü§ state§ begin_wr Éý§ MemAddr§ to_nat§	 AddressIn Éþ§	 startaddr§ MemAddr Êü  § memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    É	B§	 Burst_Cnt¯   JÉ
§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É**N É,P§ burst_wrÉ-N§ command(É.P§ dsÉ/§ state§ desel É0§ OBuf10¬Z É1P§ readÉ2§ state§ begin_rd É3§ MemAddr§ to_nat§	 AddressIn É4§	 startaddr§ MemAddr É5§ memstart§ to_nat§	 AddressIn¯   b¯     É6B§ MemDataA§ MemAddr¯   JÉ7§ OBuf1¯   b¯    0¬U É8K§ MemDataA§ MemAddr¯   JÉ9§ OBuf1¯   b¯    0¬X É:LÉ;§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É<*B É=B§ MemDataB§ MemAddr¯   JÉ>§ OBuf1¯   b¯	   0¬U É?K§ MemDataB§ MemAddr¯   JÉ@§ OBuf1¯   b¯	   0¬X ÉALÉB§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉC*B ÉDB§ MemDataC§ MemAddr¯   JÉE§ OBuf1¯   b¯   0¬U ÉFK§ MemDataC§ MemAddr¯   JÉG§ OBuf1¯   b¯   0¬X ÉHLÉI§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉJ*B ÉKB§ MemDataD§ MemAddr¯   JÉL§ OBuf1¯#   b¯   0¬U ÉMK§ MemDataD§ MemAddr¯   JÉN§ OBuf1¯#   b¯   0¬X ÉOLÉP§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉQ*B ÉRP§ writeÉS§ state§ begin_wr ÉT§ MemAddr§ to_nat§	 AddressIn ÉU§	 startaddr§ MemAddr ÉV§ memstart§ to_nat§	 AddressIn¯   b¯     ÉW§ OBuf10¬Z ÉX§ BWA1§ BWANIn ÉY§ BWB1§ BWBNIn ÉZ§ BWC1§ BWCNIn É[§ BWD1§ BWDNIn É\§ wr1§ TRUE É]P§ burstÉ^§	 Burst_Cnt§	 Burst_Cnt¯    É_B§	 Burst_Cnt¯   JÉ`§	 Burst_Cnt¯     Éa*B Éb§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éc§ MemAddr§	 startaddr§ offset Éd§ BWA1§ BWANIn Ée§ BWB1§ BWBNIn Éf§ BWC1§ BWCNIn Ég§ BWD1§ BWDNIn Éh§ wr1§ TRUE Éi*N Ék*N ÉmB§ OENegIn¬0JÉn§ D_zd0¬Z§ OBuf2}¯   § ns Éo*B Éq*B ÉsB§ OENegIn¬1JÉt§ D_zd0¬Z ÉuLÉv§ D_zd§ OBuf2 Éw*B Éy*; É~§
 DataOutBlk/§ iu¯#   b¯    AÉ§ DataOut_Delay;§ D_zd§ iÉs§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É)É§ VitalPathDelay01ZÉ§	 OutSignal§ DataOut§ iÉ§ OutSignalName­   "Data"É§ OutTemp§ D_zd§ iÉ§ Mode§ VitalTransportÉ§
 GlitchData§ D_GlitchData§ iÉ§ PathsÉ¯   § InputChangeTime§ CLKIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_CLK_DQA0É§ PathCondition§ OENegIn¬0É¯   § InputChangeTime§ OENegIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_OENeg_DQA0É§ PathCondition§ TRUEÉÉ É*; É*A É*9 É*§ rtl ª
V 000072 60 7 1556616037738 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616037631 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1556616037631 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616037631
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
I 000044 52 6458          1556616037844 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1556616037841 ./src/main.vhd*main|21+RTL
Ver. 1.01
Ê    É*8§ RTL.§ main(É/i§ topÉ1+É2§ FLOWTHROUGH§ integer¯     É3§ ASIZE§ integer¯    É4§ DSIZE§ integer¯    É5§ BWSIZE§ integer¯   É6 É8,É:§ clku§	 std_logic É<§ RESET_Nu§	 std_logic É?§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É@§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉA§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ RD_WR_Nu§	 std_logic ÉC§ ADDR_ADV_LD_Nu§	 std_logic ÉD§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉH§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉI§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉJ§ RW_Nv§	 std_logic ÉK§ ADV_LD_Nv§	 std_logic ÉL§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉM ÉN*i ÉPp§ clkm§	 std_logic ÉR)ÉS§ clkm§ clk ÉT§ TOP_T§ topÉU+6ÉV§ FLOWTHROUGH§ FLOWTHROUGHÉW§ ASIZE§ ASIZEÉX§ DSIZE§ DSIZEÉY§ BWSIZE§ BWSIZEÉZÉ[,6É\§ clk§ clkmÉ]§ RESET_N§ RESET_NÉ`§ ADDR§ ADDRÉa§ DATA_IN§ DATA_INÉb§ DATA_OUT§ DATA_OUTÉc§ RD_WR_N§ RD_WR_NÉd§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉe§ DM§ DMÉi§ SA§ SAÉj§ DQ§ DQÉk§ RW_N§ RW_NÉl§ ADV_LD_N§ ADV_LD_NÉm§ BW_N§ BW_NÉn Éo* ª
V 000060 60 7 1556616037841 ./src/main.vhd*main|21+RTL__opt
2V 000062 60 574 1556616037910 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É.2§
 pipe_delay(É0+É1§ FLOWTHROUGH§ integer¯     É2§ DSIZE§ integer¯$    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ lb_rw_nu§	 std_logic É=§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É?§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É@§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     ÉC§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    ÉD ÉH*§
 pipe_delay ª
V 000065 60 7 1556616037910 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1556616037947 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1556616037944 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ém§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Én§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éo§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ép§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éq§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ér§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH És§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ét§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éu§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Év§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éw§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éx§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éy§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éz§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É{§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É|§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É}§
 delay_rw_n§ DSIZE¯    §	 rw_n_pipe¯   § FLOWTHROUGH É~§
 delay_rw_n§ DSIZE¯!   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯"   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯#   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯$   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉB§ clk¬1JÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1556616037944 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000041 11 447 1556616037911 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1556616037911 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1556616037911
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
I 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1556616037984 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§
 pipe_stage(É0+É1§ DSIZE§ integer¯    É2§ ASIZE§ integer¯$    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ addru§ std_logic_vector§ ASIZE¯   b¯     É=§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É>§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É?§ rd_wr_nu§	 std_logic É@§ addr_adv_ld_nu§	 std_logic ÉA§ dmu§ std_logic_vector§ BWSIZE¯   b¯     ÉC§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     ÉD§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     ÉE§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     ÉF§ rd_wr_n_regv§	 std_logic ÉG§ addr_adv_ld_n_regv§	 std_logic ÉH§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    ÉI ÉJ*§
 pipe_stage ª
V 000065 60 7 1556616037984 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616038023 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1556616038020 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]*B É^B§ clk¬1JÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Ée*B Ég*; Éj*§ RTL ª
V 000072 60 7 1556616038020 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616037985 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1556616037985 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616037985
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1556616038217 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1556616038214 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1556616038214 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1556616038247 ./src/top.vhd*top
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É&§ work É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É	2§ top(É+É§ FLOWTHROUGH§ integer¯     É§ ASIZE§ integer¯    É§ DSIZE§ integer¯$    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ RESET_Nu§	 std_logic É§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É§ RD_WR_Nu§	 std_logic É§ ADDR_ADV_LD_Nu§	 std_logic É§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É"§ SAv§ std_logic_vector§ ASIZE¯   b¯     É#§ DQw§ std_logic_vector§ DSIZE¯   b¯     É$§ RW_Nv§	 std_logic É%§ ADV_LD_Nv§	 std_logic É&§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    É' É(*§ top ª
V 000051 60 7 1556616038247 ./src/top.vhd*top__opt
2I 000044 52 23113         1556616038296 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1556616038293 ./src/top.vhd*top|21+RTL
Ver. 1.01
Ê    É.8§ RTL.§ top(É3i§ PLL1É5,É6§ inclk0u§	 std_logic É8§ c0v§	 std_logic É9§ lockedv§	 std_logicÉ: É;*i É=i§ zbt_ctrl_topÉ?+É@§ FLOWTHROUGH§ integer¯     ÉA§ ASIZE§ integer¯    ÉB§ DSIZE§ integer¯$    ÉC§ BWSIZE§ integer¯   ÉD ÉF,ÉH§ clku§	 std_logic ÉI§ RESET_Nu§	 std_logic ÉL§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     ÉM§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉN§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉO§ RD_WR_Nu§	 std_logic ÉP§ ADDR_ADV_LD_Nu§	 std_logic ÉQ§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉU§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉV§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉW§ RW_Nv§	 std_logic ÉX§ ADV_LD_Nv§	 std_logic ÉY§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉZ É[*i É]i§
 idt71v3556É^+É_§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 Éf§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 Ég§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 Éh§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 Éi§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 Éj§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 Él§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 Én§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 Éo§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01É É,É§§ A0u§	 std_logic¬U É¨§ A1u§	 std_logic¬U É©§ A2u§	 std_logic¬U Éª§ A3u§	 std_logic¬U É«§ A4u§	 std_logic¬U É¬§ A5u§	 std_logic¬U É­§ A6u§	 std_logic¬U É®§ A7u§	 std_logic¬U É¯§ A8u§	 std_logic¬U É°§ A9u§	 std_logic¬U É±§ A10u§	 std_logic¬U É²§ A11u§	 std_logic¬U É³§ A12u§	 std_logic¬U É´§ A13u§	 std_logic¬U Éµ§ A14u§	 std_logic¬U É¶§ A15u§	 std_logic¬U É·§ A16u§	 std_logic¬U É¸§ DQA0w§	 std_logic¬U É¹§ DQA1w§	 std_logic¬U Éº§ DQA2w§	 std_logic¬U É»§ DQA3w§	 std_logic¬U É¼§ DQA4w§	 std_logic¬U É½§ DQA5w§	 std_logic¬U É¾§ DQA6w§	 std_logic¬U É¿§ DQA7w§	 std_logic¬U ÉÀ§ DQA8w§	 std_logic¬U ÉÁ§ DQB0w§	 std_logic¬U ÉÂ§ DQB1w§	 std_logic¬U ÉÃ§ DQB2w§	 std_logic¬U ÉÄ§ DQB3w§	 std_logic¬U ÉÅ§ DQB4w§	 std_logic¬U ÉÆ§ DQB5w§	 std_logic¬U ÉÇ§ DQB6w§	 std_logic¬U ÉÈ§ DQB7w§	 std_logic¬U ÉÉ§ DQB8w§	 std_logic¬U ÉÊ§ DQC0w§	 std_logic¬U ÉË§ DQC1w§	 std_logic¬U ÉÌ§ DQC2w§	 std_logic¬U ÉÍ§ DQC3w§	 std_logic¬U ÉÎ§ DQC4w§	 std_logic¬U ÉÏ§ DQC5w§	 std_logic¬U ÉÐ§ DQC6w§	 std_logic¬U ÉÑ§ DQC7w§	 std_logic¬U ÉÒ§ DQC8w§	 std_logic¬U ÉÓ§ DQD0w§	 std_logic¬U ÉÔ§ DQD1w§	 std_logic¬U ÉÕ§ DQD2w§	 std_logic¬U ÉÖ§ DQD3w§	 std_logic¬U É×§ DQD4w§	 std_logic¬U ÉØ§ DQD5w§	 std_logic¬U ÉÙ§ DQD6w§	 std_logic¬U ÉÚ§ DQD7w§	 std_logic¬U ÉÛ§ DQD8w§	 std_logic¬U ÉÜ§ ADVu§	 std_logic¬U ÉÝ§ Ru§	 std_logic¬U ÉÞ§ CLKENNegu§	 std_logic¬U Éß§ BWDNegu§	 std_logic¬U Éà§ BWCNegu§	 std_logic¬U Éá§ BWBNegu§	 std_logic¬U Éâ§ BWANegu§	 std_logic¬U Éã§ CE1Negu§	 std_logic¬U Éä§ CE2Negu§	 std_logic¬U Éå§ CE2u§	 std_logic¬U Éæ§ clku§	 std_logic¬U Éç§ LBONegu§	 std_logic¬1 Éè§ OENegu§	 std_logic¬UÉê Éë*i Éíp§ PLL_clk§ locked§	 std_logic Éîp§ sat§ std_logic_vector§ ASIZE¯   b¯    § SA Éïp§ clkzbt§	 std_logic Éðp§
 adv_ld_n_m§	 std_logic Éñp§ rw_n_m§	 std_logic Éòp§ bw_n_m§ std_logic_vector§ BWSIZE¯   b¯     Éó)Éô§ BW_N§ bw_n_m Éõ§ RW_N§ rw_n_m Éö§ ADV_LD_N§
 adv_ld_n_m É÷§ sat§ ADDR Éø§	 PLL1_inst§ PLL1,6Éù§ inclk0§ clkÉú§ locked§ lockedÉû§ c0§ PLL_clkÉü Éþ§ zbt_ctrl_top_inst1§ zbt_ctrl_topÊÿ   +6É§ FLOWTHROUGH§ FLOWTHROUGHÉ§ ASIZE§ ASIZEÉ§ DSIZE§ DSIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ PLL_clkÉ§ RESET_N§ RESET_NÉ§ ADDR§ ADDRÉ§ DATA_IN§ DATA_INÉ§ DATA_OUT§ DATA_OUTÉ§ RD_WR_N§ RD_WR_NÉ§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉ§ DM§ DMÉ§ SA§ SAÉ§ DQ§ DQÉ§ RW_N§ RW_NÉ§ ADV_LD_N§ ADV_LD_NÉ§ BW_N§ BW_NÉ É§ idt71v3556p§
 idt71v3556É,6É'§ A0§ sat¯    É(§ A1§ sat¯   É)§ A2§ sat¯   É*§ A3§ sat¯   É+§ A4§ sat¯   É,§ A5§ sat¯   É-§ A6§ sat¯   É.§ A7§ sat¯   É/§ A8§ sat¯   É0§ A9§ sat¯	   É1§ A10§ sat¯
   É2§ A11§ sat¯   É3§ A12§ sat¯   É4§ A13§ sat¯   É5§ A14§ sat¯   É6§ A15§ sat¯   É7§ A16§ sat¯   É8§ DQA0§ DQ¯    É9§ DQA1§ DQ¯   É:§ DQA2§ DQ¯   É;§ DQA3§ DQ¯   É<§ DQA4§ DQ¯   É=§ DQA5§ DQ¯   É>§ DQA6§ DQ¯   É?§ DQA7§ DQ¯   É@§ DQA8§ DQ¯   ÉA§ DQB0§ DQ¯	   ÉB§ DQB1§ DQ¯
   ÉC§ DQB2§ DQ¯   ÉD§ DQB3§ DQ¯   ÉE§ DQB4§ DQ¯   ÉF§ DQB5§ DQ¯   ÉG§ DQB6§ DQ¯   ÉH§ DQB7§ DQ¯   ÉI§ DQB8§ DQ¯   ÉJ§ DQC0§ DQ¯   ÉK§ DQC1§ DQ¯   ÉL§ DQC2§ DQ¯   ÉM§ DQC3§ DQ¯   ÉN§ DQC4§ DQ¯   ÉO§ DQC5§ DQ¯   ÉP§ DQC6§ DQ¯   ÉQ§ DQC7§ DQ¯   ÉR§ DQC8§ DQ¯   ÉS§ DQD0§ DQ¯   ÉT§ DQD1§ DQ¯   ÉU§ DQD2§ DQ¯   ÉV§ DQD3§ DQ¯   ÉW§ DQD4§ DQ¯   ÉX§ DQD5§ DQ¯    ÉY§ DQD6§ DQ¯!   ÉZ§ DQD7§ DQ¯"   É[§ DQD8§ DQ¯#   É\§ ADV§
 adv_ld_n_mÉ]§ R§ rw_n_mÉ_§ BWDNeg§ bw_n_m¯   É`§ BWCNeg§ bw_n_m¯   Éa§ BWBNeg§ bw_n_m¯   Éb§ BWANeg§ bw_n_m¯    Éf§ clk§ clkÉm Éo* ª
V 000058 60 7 1556616038293 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616038248 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1556616038248 top
#VLB_VERSION 59
#INFO
top
E 1556616038248
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1556616038350 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§ zbt_ctrl_top(É0+É1§ FLOWTHROUGH§ integer¯     É2§ ASIZE§ integer¯    É3§ DSIZE§ integer¯$    É4§ BWSIZE§ integer¯   É5 É7,É9§ clku§	 std_logic É;§ RESET_Nu§	 std_logic É>§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É?§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É@§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉA§ RD_WR_Nu§	 std_logic ÉB§ ADDR_ADV_LD_Nu§	 std_logic ÉC§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉG§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉH§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉI§ RW_Nv§	 std_logic ÉJ§ ADV_LD_Nv§	 std_logic ÉK§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉL ÉM*§ zbt_ctrl_top ª
V 000069 60 7 1556616038350 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1556616038401 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1556616038398 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯$    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1556616038398 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616038351 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1556616038351 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616038351
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000072 60 562 1556616038460 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ addr_ctrl_out(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯   É É,É§ clku§	 std_logic É§ lb_adv_ld_nu§	 std_logic É § lb_rw_nu§	 std_logic É!§ resetu§	 std_logic É"§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É#§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É$§ ram_adv_ld_nv§	 std_logic É%§ ram_rw_nv§	 std_logic É&§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É'§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É( É)*§ addr_ctrl_out ª
V 000075 60 7 1556616038460 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616038495 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1556616038492 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    É+8§ RTL.§ addr_ctrl_out(É/p§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     É1)É5;§ clk§ resetÉ6)É7B§ reset¬1JÉ8§ ram_addr0¬0 É9§ ram_rw_n¬0 É:§ ram_adv_ld_n¬0 É;§ ram_bw_n0¬0 É<K§ rising_edge§ clkJÉ=§ ram_addr§ lb_addr É>§ ram_rw_n§ lb_rw_n É?§ ram_adv_ld_n§ lb_adv_ld_n É@§ ram_bw_n§ lb_bw_n ÉA*B ÉB*; ÉE§ lb_bw_n_§ lb_bw ÉG*§ RTL ª
V 000082 60 7 1556616038492 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616038461 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 993 1556616038461 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616038461
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
I 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1556616038550 ./compile/data_inout.vhd*data_inout
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 data_inout(É+É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É § ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É!§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É"§	 read_datav§ std_logic_vector§ DSIZE¯   b¯     É#§ dqw§ std_logic_vector§ DSIZE¯   b¯    É$ É%*§
 data_inout ª
V 000069 60 7 1556616038550 ./compile/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616038591 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1556616038587 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    É'8§ RTL.§
 data_inout(É+p§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     É,p§
 write_data§ std_logic_vector§ DSIZE¯   b¯     É.)É2;§ clk§ resetÉ3)É4B§ reset¬1JÉ5§	 tri_r_n_w0¬0 É6§
 write_data0¬0 É7*B É8B§ clk¬1JÉ9§	 tri_r_n_w_§ ctrl_in_rw_n É:§
 write_data§ data_in É;*B É<*; É?§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É@§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉA§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉB§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉC§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉD§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉE§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉF§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉG§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉH§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉI§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉJ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉK§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉL§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉM§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉN§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z ÉO§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z ÉP§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z ÉQ§	 read_data§ dq ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée*§ RTL ª
V 000076 60 7 1556616038587 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616038551 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616038551 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616038551
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
I 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1556616038679 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§
 idt71v3556(É+É § InstancePath§ STRING§ DefaultInstancePath É!§ MsgOn§ BOOLEAN§ DefaultMsgOn É"§ SeverityMode§ SEVERITY_LEVEL§ WARNING É#§ thold_A0_CLK§ VitalDelayType§	 UnitDelay É$§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É%§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É&§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É'§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É(§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É)§ thold_R_CLK§ VitalDelayType§	 UnitDelay É*§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É+§ TimingModel§ STRING§ DefaultTimingModel É,§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É6§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É7§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É8§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É9§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É:§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É;§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É<§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É=§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É>§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É?§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É@§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 ÉA§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 ÉB§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 ÉC§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 ÉD§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 ÉE§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 ÉF§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉZ§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É[§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É\§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É]§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É^§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É_§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É`§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 Éa§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 Éb§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Él§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 Én§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éo§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ép§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Éq§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Ér§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay És§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Éw§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éx§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay Éy§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Éz§ XOn§ BOOLEAN§
 DefaultXonÉ{ É|,É}§ A0u§	 std_logic¬U É~§ A1u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ ADVu§	 std_logic¬U É§ BWANegu§	 std_logic¬U É§ BWBNegu§	 std_logic¬U É§ BWCNegu§	 std_logic¬U É§ BWDNegu§	 std_logic¬U É§ CE1Negu§	 std_logic¬U É§ CE2u§	 std_logic¬U É§ CE2Negu§	 std_logic¬U É§ CLKu§	 std_logic¬U É§ CLKENNegu§	 std_logic¬U É§ LBONegu§	 std_logic¬1 É§ OENegu§	 std_logic¬U É§ Ru§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É § DQA5w§	 std_logic¬U É¡§ DQA6w§	 std_logic¬U É¢§ DQA7w§	 std_logic¬U É£§ DQA8w§	 std_logic¬U É¤§ DQB0w§	 std_logic¬U É¥§ DQB1w§	 std_logic¬U É¦§ DQB2w§	 std_logic¬U É§§ DQB3w§	 std_logic¬U É¨§ DQB4w§	 std_logic¬U É©§ DQB5w§	 std_logic¬U Éª§ DQB6w§	 std_logic¬U É«§ DQB7w§	 std_logic¬U É¬§ DQB8w§	 std_logic¬U É­§ DQC0w§	 std_logic¬U É®§ DQC1w§	 std_logic¬U É¯§ DQC2w§	 std_logic¬U É°§ DQC3w§	 std_logic¬U É±§ DQC4w§	 std_logic¬U É²§ DQC5w§	 std_logic¬U É³§ DQC6w§	 std_logic¬U É´§ DQC7w§	 std_logic¬U Éµ§ DQC8w§	 std_logic¬U É¶§ DQD0w§	 std_logic¬U É·§ DQD1w§	 std_logic¬U É¸§ DQD2w§	 std_logic¬U É¹§ DQD3w§	 std_logic¬U Éº§ DQD4w§	 std_logic¬U É»§ DQD5w§	 std_logic¬U É¼§ DQD6w§	 std_logic¬U É½§ DQD7w§	 std_logic¬U É¾§ DQD8w§	 std_logic¬UÉ¿ ÉÁd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÃ*§
 idt71v3556 ª
V 000069 60 7 1556616038679 ./compile/idt71v3556.vhd*idt71v3556__opt
2I 000042 11 6216 1556616038680 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
I 000042 11 4822 1556616038680 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616038680
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
I 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 574 1556616038802 ./compile/pipe_delay.vhd*pipe_delay
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 pipe_delay(É+É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$    É§ FLOWTHROUGH§ INTEGER¯    É É,É§ clku§	 std_logic É § lb_rw_nu§	 std_logic É!§ resetu§	 std_logic É"§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É#§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯     É$§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É%§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É&§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯    É' É(*§
 pipe_delay ª
V 000069 60 7 1556616038802 ./compile/pipe_delay.vhd*pipe_delay__opt
2I 000041 11 447 1556616038803 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P clk _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1556616038803 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1556616038803
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
FLOWTHROUGH 2 30 218 1 . 28
clk 3 29 294 1 . 31
lb_rw_n 4 29 384 1 . 32
reset 5 29 474 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 563 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 843 1 . 34
"-" 11 10 1097 0 . 0
~ANONYMOUS 12 24 1166 0 . 0
~ANONYMOUS 13 24 1219 0 . 0
lb_data_in 23 29 1274 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1348 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1630 1 . 35
ram_data_out 26 29 1885 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1960 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2242 1 . 36
delay_data_in 29 29 2497 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2572 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2854 1 . 37
delay_rw_n 32 29 3109 1 . 37
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3184 1 . 38
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3466 1 . 38
lb_data_out 35 29 3721 1 . 38
#SPECIFICATION 
#END
I 000030 54 3794 0 pipe_delay
12
1
12
00000024
1
./compile/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
68
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 820 1556616038842 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 pipe_stage(É+É§ ASIZE§ INTEGER¯$    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯   É É,É§ addr_adv_ld_nu§	 std_logic É § clku§	 std_logic É!§ rd_wr_nu§	 std_logic É"§ resetu§	 std_logic É#§ addru§ std_logic_vector§ ASIZE¯   b¯     É$§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É%§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É&§ dmu§ std_logic_vector§ BWSIZE¯   b¯     É'§ addr_adv_ld_n_regv§	 std_logic É(§ rd_wr_n_regv§	 std_logic É)§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     É*§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     É+§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     É,§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É- É.*§
 pipe_stage ª
V 000069 60 7 1556616038842 ./compile/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616039204 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1556616039201 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    É08§ RTL.§
 pipe_stage(É2)É6;§ clk§ resetÉ7)É8B§ reset¬1JÉ9§ addr_reg0¬0 É:§ data_in_reg0¬0 É;§ data_out_reg0¬0 É<§ rd_wr_n_reg¬0 É=§ addr_adv_ld_n_reg¬0 É>§ dm_reg0¬0 É?*B É@B§ clk¬1JÉA§ addr_reg§ addr ÉB§ data_in_reg§ data_in ÉC§ data_out_reg§ data_out ÉD§ rd_wr_n_reg§ rd_wr_n ÉE§ addr_adv_ld_n_reg§ addr_adv_ld_n ÉF§ dm_reg§ dm ÉG*B ÉH*; ÉJ*§ RTL ª
V 000076 60 7 1556616039201 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616038843 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1596 1556616038843 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616038843
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
I 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 56191         1556616039325 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1556616039320 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É%8§ SYN.§ pll1(É)i§ altpllÉ*+É+§	 bandwidth§ NATURAL¯     É,§ bandwidth_type§ STRING­   "UNUSED" É-§ c0_high§ NATURAL¯    É.§
 c0_initial§ NATURAL¯    É/§ c0_low§ NATURAL¯    É0§ c0_mode§ STRING­   "bypass" É1§ c0_ph§ NATURAL¯     É2§ c0_test_source§ INTEGER¯    É3§ c1_high§ NATURAL¯    É4§
 c1_initial§ NATURAL¯    É5§ c1_low§ NATURAL¯    É6§ c1_mode§ STRING­   "bypass" É7§ c1_ph§ NATURAL¯     É8§ c1_test_source§ INTEGER¯    É9§ c1_use_casc_in§ STRING­   "off" É:§ c2_high§ NATURAL¯    É;§
 c2_initial§ NATURAL¯    É<§ c2_low§ NATURAL¯    É=§ c2_mode§ STRING­   "bypass" É>§ c2_ph§ NATURAL¯     É?§ c2_test_source§ INTEGER¯    É@§ c2_use_casc_in§ STRING­   "off" ÉA§ c3_high§ NATURAL¯    ÉB§
 c3_initial§ NATURAL¯    ÉC§ c3_low§ NATURAL¯    ÉD§ c3_mode§ STRING­   "bypass" ÉE§ c3_ph§ NATURAL¯     ÉF§ c3_test_source§ INTEGER¯    ÉG§ c3_use_casc_in§ STRING­   "off" ÉH§ c4_high§ NATURAL¯    ÉI§
 c4_initial§ NATURAL¯    ÉJ§ c4_low§ NATURAL¯    ÉK§ c4_mode§ STRING­   "bypass" ÉL§ c4_ph§ NATURAL¯     ÉM§ c4_test_source§ INTEGER¯    ÉN§ c4_use_casc_in§ STRING­   "off" ÉO§ c5_high§ NATURAL¯    ÉP§
 c5_initial§ NATURAL¯    ÉQ§ c5_low§ NATURAL¯    ÉR§ c5_mode§ STRING­   "bypass" ÉS§ c5_ph§ NATURAL¯     ÉT§ c5_test_source§ INTEGER¯    ÉU§ c5_use_casc_in§ STRING­   "off" ÉV§ charge_pump_current§ NATURAL¯    ÉW§ clk0_counter§ STRING­   "g0" ÉX§ clk0_divide_by§ POSITIVE¯    ÉY§ clk0_duty_cycle§ NATURAL¯2    ÉZ§ clk0_multiply_by§ POSITIVE¯    É[§ clk0_output_frequency§ NATURAL¯     É\§ clk0_phase_shift§ STRING­   "0" É]§ clk0_time_delay§ STRING­   "0" É^§ clk1_counter§ STRING­   "g1" É_§ clk1_divide_by§ POSITIVE¯    É`§ clk1_duty_cycle§ NATURAL¯2    Éa§ clk1_multiply_by§ POSITIVE¯    Éb§ clk1_output_frequency§ NATURAL¯     Éc§ clk1_phase_shift§ STRING­   "0" Éd§ clk1_time_delay§ STRING­   "0" Ée§ clk2_counter§ STRING­   "g2" Éf§ clk2_divide_by§ POSITIVE¯    Ég§ clk2_duty_cycle§ NATURAL¯2    Éh§ clk2_multiply_by§ POSITIVE¯    Éi§ clk2_output_frequency§ NATURAL¯     Éj§ clk2_phase_shift§ STRING­   "0" Ék§ clk2_time_delay§ STRING­   "0" Él§ clk3_counter§ STRING­   "g3" Ém§ clk3_divide_by§ POSITIVE¯    Én§ clk3_duty_cycle§ NATURAL¯2    Éo§ clk3_multiply_by§ POSITIVE¯    Ép§ clk3_phase_shift§ STRING­   "0" Éq§ clk3_time_delay§ STRING­   "0" Ér§ clk4_counter§ STRING­   "l0" És§ clk4_divide_by§ POSITIVE¯    Ét§ clk4_duty_cycle§ NATURAL¯2    Éu§ clk4_multiply_by§ POSITIVE¯    Év§ clk4_phase_shift§ STRING­   "0" Éw§ clk4_time_delay§ STRING­   "0" Éx§ clk5_counter§ STRING­   "l1" Éy§ clk5_divide_by§ POSITIVE¯    Éz§ clk5_duty_cycle§ NATURAL¯2    É{§ clk5_multiply_by§ POSITIVE¯    É|§ clk5_phase_shift§ STRING­   "0" É}§ clk5_time_delay§ STRING­   "0" É~§ compensate_clock§ STRING­   "CLK0" É§ down_spread§ STRING­   "0.0" É§ e0_high§ NATURAL¯    É§
 e0_initial§ NATURAL¯    É§ e0_low§ NATURAL¯    É§ e0_mode§ STRING­   "bypass" É§ e0_ph§ NATURAL¯     É§ e0_time_delay§ NATURAL¯     É§ e1_high§ NATURAL¯    É§
 e1_initial§ NATURAL¯    É§ e1_low§ NATURAL¯    É§ e1_mode§ STRING­   "bypass" É§ e1_ph§ NATURAL¯     É§ e1_time_delay§ NATURAL¯     É§ e2_high§ NATURAL¯    É§
 e2_initial§ NATURAL¯    É§ e2_low§ NATURAL¯    É§ e2_mode§ STRING­   "bypass" É§ e2_ph§ NATURAL¯     É§ e2_time_delay§ NATURAL¯     É§ e3_high§ NATURAL¯    É§
 e3_initial§ NATURAL¯    É§ e3_low§ NATURAL¯    É§ e3_mode§ STRING­   "bypass" É§ e3_ph§ NATURAL¯     É§ e3_time_delay§ NATURAL¯     É§ enable0_counter§ STRING­   "l0" É§ enable1_counter§ STRING­   "l0" É§ enable_switch_over_counter§ STRING­   "OFF" É§ extclk0_counter§ STRING­   "e0" É§ extclk0_divide_by§ POSITIVE¯    É§ extclk0_duty_cycle§ NATURAL¯2    É§ extclk0_multiply_by§ POSITIVE¯    É§ extclk0_phase_shift§ STRING­   "0" É § extclk0_time_delay§ STRING­   "0" É¡§ extclk1_counter§ STRING­   "e1" É¢§ extclk1_divide_by§ POSITIVE¯    É£§ extclk1_duty_cycle§ NATURAL¯2    É¤§ extclk1_multiply_by§ POSITIVE¯    É¥§ extclk1_phase_shift§ STRING­   "0" É¦§ extclk1_time_delay§ STRING­   "0" É§§ extclk2_counter§ STRING­   "e2" É¨§ extclk2_divide_by§ POSITIVE¯    É©§ extclk2_duty_cycle§ NATURAL¯2    Éª§ extclk2_multiply_by§ POSITIVE¯    É«§ extclk2_phase_shift§ STRING­   "0" É¬§ extclk2_time_delay§ STRING­   "0" É­§ extclk3_counter§ STRING­   "e3" É®§ extclk3_divide_by§ POSITIVE¯    É¯§ extclk3_duty_cycle§ NATURAL¯2    É°§ extclk3_multiply_by§ POSITIVE¯    É±§ extclk3_phase_shift§ STRING­   "0" É²§ extclk3_time_delay§ STRING­   "0" É³§ feedback_source§ STRING­	   "EXTCLK0" É´§ g0_high§ NATURAL¯    Éµ§
 g0_initial§ NATURAL¯    É¶§ g0_low§ NATURAL¯    É·§ g0_mode§ STRING­   "bypass" É¸§ g0_ph§ NATURAL¯     É¹§ g0_time_delay§ NATURAL¯     Éº§ g1_high§ NATURAL¯    É»§
 g1_initial§ NATURAL¯    É¼§ g1_low§ NATURAL¯    É½§ g1_mode§ STRING­   "bypass" É¾§ g1_ph§ NATURAL¯     É¿§ g1_time_delay§ NATURAL¯     ÉÀ§ g2_high§ NATURAL¯    ÉÁ§
 g2_initial§ NATURAL¯    ÉÂ§ g2_low§ NATURAL¯    ÉÃ§ g2_mode§ STRING­   "bypass" ÉÄ§ g2_ph§ NATURAL¯     ÉÅ§ g2_time_delay§ NATURAL¯     ÉÆ§ g3_high§ NATURAL¯    ÉÇ§
 g3_initial§ NATURAL¯    ÉÈ§ g3_low§ NATURAL¯    ÉÉ§ g3_mode§ STRING­   "bypass" ÉÊ§ g3_ph§ NATURAL¯     ÉË§ g3_time_delay§ NATURAL¯     ÉÌ§ gate_lock_counter§ INTEGER¯     ÉÍ§ gate_lock_signal§ STRING­   "NO" ÉÎ§ inclk0_input_frequency§ POSITIVE ÉÏ§ inclk1_input_frequency§ NATURAL¯     ÉÐ§ intended_device_family§ STRING­	   "Stratix" ÉÑ§ invalid_lock_multiplier§ NATURAL¯    ÉÒ§ l0_high§ NATURAL¯    ÉÓ§
 l0_initial§ NATURAL¯    ÉÔ§ l0_low§ NATURAL¯    ÉÕ§ l0_mode§ STRING­   "bypass" ÉÖ§ l0_ph§ NATURAL¯     É×§ l0_time_delay§ NATURAL¯     ÉØ§ l1_high§ NATURAL¯    ÉÙ§
 l1_initial§ NATURAL¯    ÉÚ§ l1_low§ NATURAL¯    ÉÛ§ l1_mode§ STRING­   "bypass" ÉÜ§ l1_ph§ NATURAL¯     ÉÝ§ l1_time_delay§ NATURAL¯     ÉÞ§	 lock_high§ NATURAL¯    Éß§ lock_low§ NATURAL¯    Éà§ loop_filter_c§ NATURAL¯    Éá§ loop_filter_r§ STRING­   " 1.000000" Éâ§ lpm_hint§ STRING­   "UNUSED" Éã§ lpm_type§ STRING­   "altpll" Éä§ m§ NATURAL¯     Éå§ m2§ NATURAL¯    Éæ§	 m_initial§ NATURAL¯    Éç§ m_ph§ NATURAL¯     Éè§ m_test_source§ INTEGER¯    Éé§ m_time_delay§ NATURAL¯     Éê§ n§ NATURAL¯    Éë§ n2§ NATURAL¯    Éì§ n_time_delay§ NATURAL¯     Éí§ operation_mode§ STRING­   "NORMAL" Éî§ pfd_max§ NATURAL¯     Éï§ pfd_min§ NATURAL¯     Éð§ pll_type§ STRING­   "AUTO" Éñ§ port_activeclock§ STRING­   "PORT_CONNECTIVITY" Éò§ port_areset§ STRING­   "PORT_CONNECTIVITY" Éó§	 port_clk0§ STRING­   "PORT_CONNECTIVITY" Éô§	 port_clk1§ STRING­   "PORT_CONNECTIVITY" Éõ§	 port_clk2§ STRING­   "PORT_CONNECTIVITY" Éö§	 port_clk3§ STRING­   "PORT_CONNECTIVITY" É÷§	 port_clk4§ STRING­   "PORT_CONNECTIVITY" Éø§	 port_clk5§ STRING­   "PORT_CONNECTIVITY" Éù§ port_clkbad0§ STRING­   "PORT_CONNECTIVITY" Éú§ port_clkbad1§ STRING­   "PORT_CONNECTIVITY" Éû§ port_clkena0§ STRING­   "PORT_CONNECTIVITY" Éü§ port_clkena1§ STRING­   "PORT_CONNECTIVITY" Éý§ port_clkena2§ STRING­   "PORT_CONNECTIVITY" Éþ§ port_clkena3§ STRING­   "PORT_CONNECTIVITY" Êÿ   § port_clkena4§ STRING­   "PORT_CONNECTIVITY" É§ port_clkena5§ STRING­   "PORT_CONNECTIVITY" É§ port_clkloss§ STRING­   "PORT_CONNECTIVITY" É§ port_clkswitch§ STRING­   "PORT_CONNECTIVITY" É§ port_enable0§ STRING­   "PORT_CONNECTIVITY" É§ port_enable1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk2§ STRING­   "PORT_CONNECTIVITY" É	§ port_extclk3§ STRING­   "PORT_CONNECTIVITY" É
§ port_extclkena0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena2§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena3§ STRING­   "PORT_CONNECTIVITY" É§	 port_fbin§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_pfdena§ STRING­   "PORT_CONNECTIVITY" É§ port_pllena§ STRING­   "PORT_CONNECTIVITY" É§ port_scanaclr§ STRING­   "PORT_CONNECTIVITY" É§ port_scanclk§ STRING­   "PORT_CONNECTIVITY" É§ port_scandata§ STRING­   "PORT_CONNECTIVITY" É§ port_scandataout§ STRING­   "PORT_CONNECTIVITY" É§ port_scandone§ STRING­   "PORT_CONNECTIVITY" É§ port_scanread§ STRING­   "PORT_CONNECTIVITY" É§ port_scanwrite§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout0§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout1§ STRING­   "PORT_CONNECTIVITY" É§ primary_clock§ STRING­   "inclk0" É§ qualify_conf_done§ STRING­   "OFF" É§
 scan_chain§ STRING­   "LONG" É§ sclkout0_phase_shift§ STRING­   "0" É § sclkout1_phase_shift§ STRING­   "0" É!§ self_reset_on_gated_loss_lock§ STRING­   "OFF" É"§ simulation_type§ STRING­   "functional" É#§ skip_vco§ STRING­   "off" É$§ source_is_pll§ STRING­   "off" É%§ spread_frequency§ NATURAL¯     É&§ ss§ NATURAL¯     É'§ switch_over_counter§ NATURAL¯     É(§ switch_over_on_gated_lock§ STRING­   "OFF" É)§ switch_over_on_lossclk§ STRING­   "OFF" É*§ switch_over_type§ STRING­   "AUTO" É+§ valid_lock_multiplier§ NATURAL¯    É,§
 vco_center§ NATURAL¯     É-§ vco_divide_by§ INTEGER¯     É.§ vco_max§ NATURAL¯     É/§ vco_min§ NATURAL¯     É0§ vco_multiply_by§ INTEGER¯     É1§ vco_post_scale§ NATURAL¯    É2 É3,É4§ aresetu§	 STD_LOGIC¬0 É5§ clkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É6§	 clkswitchu§	 STD_LOGIC¬0 É7§
 comparatoru§	 STD_LOGIC¬0 É8§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É9§ fbinu§	 STD_LOGIC¬1 É:§ inclku§ STD_LOGIC_VECTOR¯   b¯    0¬0 É;§ pfdenau§	 STD_LOGIC¬1 É<§ pllenau§	 STD_LOGIC¬1 É=§ scanaclru§	 STD_LOGIC¬0 É>§ scanclku§	 STD_LOGIC¬0 É?§ scandatau§	 STD_LOGIC¬0 É@§ scanreadu§	 STD_LOGIC¬0 ÉA§	 scanwriteu§	 STD_LOGIC¬0 ÉB§ activeclockv§	 STD_LOGIC ÉC§ clkv§ STD_LOGIC_VECTOR¯   b¯     ÉD§ clkbadv§ STD_LOGIC_VECTOR¯   b¯     ÉE§ clklossv§	 STD_LOGIC ÉF§ enable0v§	 STD_LOGIC ÉG§ enable1v§	 STD_LOGIC ÉH§ extclkv§ STD_LOGIC_VECTOR¯   b¯     ÉI§ lockedv§	 STD_LOGIC ÉJ§ scandataoutv§	 STD_LOGIC ÉK§ scandonev§	 STD_LOGIC ÉL§ sclkout0v§	 STD_LOGIC ÉM§ sclkout1v§	 STD_LOGICÉN ÉO*i ÉSp§	 sub_wire1§	 STD_LOGIC ÉTp§	 sub_wire2§	 STD_LOGIC ÉUp§	 sub_wire6§	 STD_LOGIC ÉVp§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     ÉWp§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     ÉXp§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     ÉYp§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     ÉZp§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É[p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É\p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     É]p§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     Éa/§ altpll_component§ altpll'2§	 altera_mf	§ altpll Éc)Éf§	 sub_wire1§	 sub_wire0¯     Ég§ sub_wire3_bv¯    b¯    ­   "0" Éh§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éi§ sub_wire5_bv¯    b¯    ­   "0" Éj§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Ém§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Éq§ altpll_component§ altpllÉr+6És§ bandwidth_type­   "AUTO"Ét§ clk0_divide_by¯   Éu§ clk0_duty_cycle¯2   Év§ clk0_multiply_by¯   Éw§ clk0_phase_shift­   "300"Éx§ clk0_time_delay­   "0"Éy§ compensate_clock­   "CLK0"Éz§ gate_lock_signal­   "NO"É{§ inclk0_input_frequency¯_v  É|§ intended_device_family­	   "Stratix"É}§ invalid_lock_multiplier¯   É~§	 lock_high¯   É§ lock_low¯   É§ lpm_type­   "altpll"É§ operation_mode­   "NORMAL"É§ pll_type­
   "ENHANCED"É§ spread_frequency¯    É§ valid_lock_multiplier¯   ÉÉ,6É§ clk§	 sub_wire0É§ clkena§	 sub_wire4É§	 extclkena§	 sub_wire8É§ inclk§	 sub_wire7É§ locked§	 sub_wire2É É§	 sub_wire6§ inclk0 É§ c0§	 sub_wire1 É§ locked§	 sub_wire2 É*§ SYN ª
V 000064 60 7 1556616039320 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1556616039377 ./compile/top.vhd*top
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§ top(É+É § ASIZE§ INTEGER¯    É!§ BWSIZE§ INTEGER¯    É"§ DSIZE§ INTEGER¯$    É#§ FLOWTHROUGH§ INTEGER¯    É$ É%,É&§ ADDR_ADV_LD_Nu§	 std_logic É'§ RD_WR_Nu§	 std_logic É(§ RESET_Nu§	 std_logic É)§ clku§	 std_logic É*§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É+§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É,§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É-§ ADV_LD_Nv§	 std_logic É.§ RW_Nv§	 std_logic É/§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É0§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É1§ SAv§ std_logic_vector§ ASIZE¯   b¯     É2§ DQw§ std_logic_vector§ DSIZE¯   b¯    É3 É4*§ top ª
V 000055 60 7 1556616039377 ./compile/top.vhd*top__opt
2I 000044 52 27089         1556616039443 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616039439 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1556616039439 ./compile/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616039378 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
I 000035 11 1527 1556616039378 top
#VLB_VERSION 59
#INFO
top
E 1556616039378
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
I 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1556616039501 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ zbt_ctrl_top(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$    É§ FLOWTHROUGH§ INTEGER¯    É É,É § ADDR_ADV_LD_Nu§	 std_logic É!§ RD_WR_Nu§	 std_logic É"§ RESET_Nu§	 std_logic É#§ clku§	 std_logic É$§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É%§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É&§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É'§ ADV_LD_Nv§	 std_logic É(§ RW_Nv§	 std_logic É)§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É*§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É+§ SAv§ std_logic_vector§ ASIZE¯   b¯     É,§ DQw§ std_logic_vector§ DSIZE¯   b¯    É- É.*§ zbt_ctrl_top ª
V 000073 60 7 1556616039501 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21486         1556616039551 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1556616039548 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    É08§ RTL.§ zbt_ctrl_top(É4i§ addr_ctrl_outÉ5+É6§ ASIZE§ INTEGER¯    É7§ BWSIZE§ INTEGER¯   É8 É9,É:§ clku§	 STD_LOGIC É;§ lb_addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     É<§ lb_adv_ld_nu§	 STD_LOGIC É=§ lb_bwu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     É>§ lb_rw_nu§	 STD_LOGIC É?§ resetu§	 STD_LOGIC É@§ ram_addrv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     ÉA§ ram_adv_ld_nv§	 STD_LOGIC ÉB§ ram_bw_nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     ÉC§ ram_rw_nv§	 STD_LOGICÉD ÉE*i ÉFi§
 data_inoutÉG+ÉH§ BWSIZE§ INTEGER¯    ÉI§ DSIZE§ INTEGER¯    ÉJ ÉK,ÉL§ clku§	 STD_LOGIC ÉM§ ctrl_in_rw_nu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉN§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉO§ resetu§	 STD_LOGIC ÉP§	 read_datav§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉQ§ dqw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    ÉR ÉS*i ÉTi§
 pipe_delayÉU+ÉV§ BWSIZE§ INTEGER¯    ÉW§ DSIZE§ INTEGER¯     ÉX§ FLOWTHROUGH§ INTEGER¯    ÉY ÉZ,É[§ clku§	 STD_LOGIC É\§
 lb_data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É]§ lb_rw_nu§	 STD_LOGIC É^§ ram_data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É_§ resetu§	 STD_LOGIC É`§ delay_data_inv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éa§
 delay_rw_nv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éb§ lb_data_outv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éc Éd*i Éei§
 pipe_stageÉf+Ég§ ASIZE§ INTEGER¯    Éh§ BWSIZE§ INTEGER¯    Éi§ DSIZE§ INTEGER¯    Éj Ék,Él§ addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ém§ addr_adv_ld_nu§	 STD_LOGIC Én§ clku§	 STD_LOGIC Éo§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éq§ dmu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ér§ rd_wr_nu§	 STD_LOGIC És§ resetu§	 STD_LOGIC Ét§ addr_adv_ld_n_regv§	 STD_LOGIC Éu§ addr_regv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Év§ data_in_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éw§ data_out_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éx§ dm_regv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éy§ rd_wr_n_regv§	 STD_LOGICÉz É{*i Ép§ addr_adv_ld_n_reg§	 STD_LOGIC Ép§ clkt§	 STD_LOGIC Ép§ rd_wr_n_reg§	 STD_LOGIC Ép§ reset_t§	 STD_LOGIC Ép§ addr_reg§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ép§ data_in_reg§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ delay_data_in§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§
 delay_rw_n§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ dm_reg§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ép§ lb_data_out§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§	 read_data§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É)É§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ lb_addr§ addr_reg§ ASIZE¯   b¯    É§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ lb_bw§ dm_reg§ BWSIZE¯   b¯    É§ lb_rw_n§ rd_wr_n_regÉ§ ram_addr§ SA§ ASIZE¯   b¯    É§ ram_adv_ld_n§ ADV_LD_NÉ§ ram_bw_n§ BW_N§ BWSIZE¯   b¯    É§ ram_rw_n§ RW_NÉ§ reset§ reset_tÉ É¡§ reset_t_§ RESET_N É£§ data_inout1§
 data_inoutÉ¤+6É¥§ BWSIZE§ BWSIZEÉ¦§ DSIZE§ DSIZEÉ§É¨,6É©§ clk§ clktÉª§ ctrl_in_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É«§ data_in§ delay_data_in§ DSIZE¯   b¯    É¬§ dq§ dq§ DSIZE¯   b¯    É­§	 read_data§	 read_data§ DSIZE¯   b¯    É®§ reset§ reset_tÉ¯ É±§ pipe_delay1§
 pipe_delayÉ²+6É³§ BWSIZE§ BWSIZEÉ´§ DSIZE§ DSIZEÉµ§ FLOWTHROUGH§ FLOWTHROUGHÉ¶É·,6É¸§ clk§ clktÉ¹§ delay_data_in§ delay_data_in§ DSIZE¯   b¯    Éº§
 delay_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É»§
 lb_data_in§ data_in_reg§ DSIZE¯   b¯    É¼§ lb_data_out§ lb_data_out§ DSIZE¯   b¯    É½§ lb_rw_n§ rd_wr_n_regÉ¾§ ram_data_out§	 read_data§ DSIZE¯   b¯    É¿§ reset§ reset_tÉÀ ÉÂ§ pipe_stage1§
 pipe_stageÉÃ+6ÉÄ§ ASIZE§ ASIZEÉÅ§ BWSIZE§ BWSIZEÉÆ§ DSIZE§ DSIZEÉÇÉÈ,6ÉÉ§ addr§ addr§ ASIZE¯   b¯    ÉÊ§ addr_adv_ld_n§ addr_adv_ld_nÉË§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉÌ§ addr_reg§ addr_reg§ ASIZE¯   b¯    ÉÍ§ clk§ clktÉÎ§ data_in§ data_in§ DSIZE¯   b¯    ÉÏ§ data_in_reg§ data_in_reg§ DSIZE¯   b¯    ÉÐ§ data_out§ lb_data_out§ DSIZE¯   b¯    ÉÑ§ data_out_reg§ data_out§ DSIZE¯   b¯    ÉÒ§ dm§ dm§ BWSIZE¯   b¯    ÉÓ§ dm_reg§ dm_reg§ BWSIZE¯   b¯    ÉÔ§ rd_wr_n§ rd_wr_nÉÕ§ rd_wr_n_reg§ rd_wr_n_regÉÖ§ reset§ reset_tÉ× ÉÝ§ clkt§ clk Éà*§ RTL ª
V 000080 60 7 1556616039548 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616039502 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1448 1556616039502 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616039502
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
I 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1556616039628 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
Ê    É`7C§	 gen_utils(Éb{§
 XOR_REDUCE§ ARG§ std_logic_vectorV§ UX01(Éds§ result§	 std_logic Ée)Éf§ result¬0 Ég/§ iu§ ARG`QÉh§ result§ resultY§ ARG§ i Éi*Q ÉjV§ result Ék* Éo{§	 GenParityÉp§ Datau§ std_logic_vector Éq§ ODDEVENu§	 std_logic Ér§ SIZEu§ POSITIVEÉsV§ std_logic_vectorÉt(Éus§ i§ NATURAL Évs§ result§ std_logic_vector§ Data§ Length¯   b¯     Éw)Éx§ i¯     ÉyS§ i§ SIZEQÉz§ result§ i¯   b§ i§ Data§ i¯   b§ i É{§ result§ i¯   §
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É|§ i§ i¯	    É}*Q É~V§ result É*§	 GenParity É{§ CheckParityÉ§ Datau§ std_logic_vector É§ ODDEVENu§	 std_logic É§ SIZEu§ POSITIVEÉV§	 std_logicÉ(És§ i§ NATURAL És§ result§	 std_logic É)É§ i¯     § result¬1 ÉS§ i§ SIZEQÉ§ result§ resultWÉ_§
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É§ i§ i¯	    É*Q ÉV§ result É*§ CheckParity Él§ logic_UXLHZ_table(g§
 std_ulogic§ LOWa§
 std_ulogic§ HIGH.É§
 std_ulogic É¦k§ cvt_to_UXLHZ§ logic_UXLHZ_tableÉ§¬UÉ¨¬XÉ©¬LÉª¬HÉ«¬ZÉ¬¬WÉ­¬LÉ®¬HÉ¯¬-É° Éµ{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic(É¶)É·V§ cvt_to_UXLHZ§ s É¸* Éº*§	 gen_utils ª
V 000080 60 7 1556616039628 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1556616039738 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
Ê   ÉD7C§ conversions(ÉGl§ basetype(§ binary§ octal§ decimal§ hex ÉI{§ max§ x§ y§ integerV§ integer(ÉJ)ÉKB§ x§ yJV§ x LV§ y *B ÉL*§ max ÉN{§ min§ x§ y§ integerV§ integer(ÉO)ÉPB§ x§ yJV§ x LV§ y *B ÉQ*§ min É]{§
 nextmultof§ x§ positive É^§ size§ positiveV§ positive(É_)É`N§ x\§ size(ÉaP¯    V§ size§ x§ size ÉbP0V§ size§ x§ size¯    Éc*N Éd*§
 nextmultof Éf{§ rtn_base§ base§ basetypeV§	 character(Ég)ÉhN§ base(ÉiP§ binaryV¬b ÉjP§ octalV¬o ÉkP§ decimalV¬d ÉlP§ hexV¬h Ém*N Én*§ rtn_base Ép{§ format§ r§ string Éq§ base§ basetype Ér§ rtn_len§ natural És§ justify§ justify_side Ét§ basespec§ b_specV§ string(Éus§ int_rtn_len§ integer Év)ÉwB§ basespec§ yesJÉx§ int_rtn_len§ rtn_len¯    ÉyLÉz§ int_rtn_len§ rtn_len É{*B É|B§ int_rtn_len§ r§ lengthJÉ}N§ basespec(É~P§ noV§ r ÉP§ yesV§ rtn_base§ base!¬"!§ r!¬" É*N ÉLÉN§ justify(ÉP§ leftÉN§ basespec(ÉP§ noÉV§ r!§ fill¬ § int_rtn_len§ r§ length ÉP§ yesÉV§ rtn_base§ base!¬"!§ r!¬"!É§ fill¬ § int_rtn_len§ r§ length É*N ÉP§ rightÉN§ basespec(ÉP§ noÉV§ fill¬ § int_rtn_len§ r§ length!§ r ÉP§ yesÉV§ fill¬ § int_rtn_len§ r§ length!É§ rtn_base§ base!¬"!§ r!¬" É*N É*N É*B É*§ format É{§	 cnvt_base§ x§ string É§ inbase§ natural`¯   a¯   V§ natural(És§ r§ t§ natural¯     És§ place§ positive¯    É)É/§ iu§ x§ reverse_rangeQÉ N§ x§ i(É¡P¬0§ t¯     É¢P¬1§ t¯    É£P¬2§ t¯    É¤P¬3§ t¯    É¥P¬4§ t¯    É¦P¬5§ t¯    É§P¬6§ t¯    É¨P¬7§ t¯    É©P¬8§ t¯    ÉªP¬9§ t¯	    É«P¬a¬A§ t¯
    É¬P¬b¬B§ t¯    É­P¬c¬C§ t¯    É®P¬d¬D§ t¯    É¯P¬e¬E§ t¯    É°P¬f¬F§ t¯    É±P¬_§ t¯     É²§ place§ place§ inbase É³P0É´G§ falseÉµH§ lf!É¶­0   "CNVT_BASE found input value larger than base: "!§ lf!É·­   "Input value: "!§ x§ i!É¸­	   " Base: "!§
 to_int_str§ inbase!§ lf!É¹­   "converting input to integer 0"ÉºI§ warning É»V¯     É¼*N É½B§ t§ inbase¯   JÉ¾G§ falseÉ¿H§ lf!ÉÀ­0   "CNVT_BASE found input value larger than base: "!§ lf!ÉÁ­   "Input value: "!§ x§ i!ÉÂ­	   " Base: "!§
 to_int_str§ inbase!§ lf!ÉÃ­   "converting input to integer 0"ÉÄI§ warning ÉÅV¯     ÉÆLÉÇ§ r§ r§ t§ place ÉÈ§ place§ place§ inbase ÉÉ*B ÉÊ*Q ÉËV§ r ÉÌ*§	 cnvt_base ÉÎ{§ extend§ x§	 std_logic ÉÏ§ len§ positiveV§ std_logic_vector(ÉÐs§ v§ std_logic_vector¯   a§ len0§ x ÉÑ)ÉÒV§ v ÉÓ*§ extend ÉØ{§
 to_bin_str§ x§ std_logic_vector ÉÙ§ rtn_len§ natural¯     ÉÚ§ justify§ justify_side§ right ÉÛ§ basespec§ b_spec§ yesV§ string(ÉÝs§ int§ std_logic_vector¯   a§ x§ length§ x ÉÞs§ r§ string¯   a§ x§ length0¬$ Éß)Éà/§ iu§ int`QÉá§ r§ ia§ i§
 to_bin_str§ int§ i§ basespec§ no Éâ*Q ÉãV§ format§ r§ binary§ rtn_len§ justify§ basespec Éä*§
 to_bin_str Éæ{§
 to_bin_str§ x§	 std_logic Éç§ rtn_len§ natural¯     Éè§ justify§ justify_side§ right Éé§ basespec§ b_spec§ yesV§ string(Éês§ r§ string¯   a¯    Éë)ÉìN§ x(ÉíP¬0§ r¯   ¬0 ÉîP¬1§ r¯   ¬1 ÉïP¬U§ r¯   ¬U ÉðP¬X§ r¯   ¬X ÉñP¬Z§ r¯   ¬Z ÉòP¬W§ r¯   ¬W ÉóP¬H§ r¯   ¬H ÉôP¬L§ r¯   ¬L ÉõP¬-§ r¯   ¬- Éö*N É÷V§ format§ r§ binary§ rtn_len§ justify§ basespec Éø*§
 to_bin_str Éú{§
 to_bin_str§ x§ natural Éû§ rtn_len§ natural¯     Éü§ justify§ justify_side§ right Éý§ basespec§ b_spec§ yesV§ string(Éþs§ int§ natural§ x Êÿ  s§ ptr§ positive`¯   a¯    ¯     És§ r§ string¯   a¯    0¬$ É)ÉB§ int¯    JÉV§ format­   "0"§ binary§ rtn_len§ justify§ basespec É*B ÉS§ int¯    QÉN§ int]¯   (É	P¯    § r§ ptr¬0 É
P¯   § r§ ptr¬1 ÉP0ÉG§ falseH§ lf!­   "TO_BIN_STR, shouldn't happen"ÉI§ failure ÉV­   "$" É@ É*N É§ int§ int¯    É§ ptr§ ptr¯    É*Q ÉV§ format§ r§ ptr¯   a¯    § binary§ rtn_len§ justify§ basespec É*§
 to_bin_str É{§
 to_hex_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesV§ string(És§ nxt§ positive§
 nextmultof§ x§ length¯    És§ int§ std_logic_vector¯   a§ nxt0¬0 És§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    És§ r§ string¯   a§ nxt¯   0¬$ É o§ slv4(§ std_logic_vector¯   a¯    É!)É"§ int§ nxt§ x§ length¯   a§ nxt§ x É#B§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ$§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É%*B É&/§ iu§ int`QÉ'UP§ i]¯   ¯    É(N§ slv4§ int§ ia§ i¯   (É)P­   "0000"§ r§ ptr¬0 É*P­   "0001"§ r§ ptr¬1 É+P­   "0010"§ r§ ptr¬2 É,P­   "0011"§ r§ ptr¬3 É-P­   "0100"§ r§ ptr¬4 É.P­   "0101"§ r§ ptr¬5 É/P­   "0110"§ r§ ptr¬6 É0P­   "0111"§ r§ ptr¬7 É1P­   "1000"§ r§ ptr¬8 É2P­   "1001"§ r§ ptr¬9 É3P­   "1010"§ r§ ptr¬A É4P­   "1011"§ r§ ptr¬B É5P­   "1100"§ r§ ptr¬C É6P­   "1101"§ r§ ptr¬D É7P­   "1110"§ r§ ptr¬E É8P­   "1111"§ r§ ptr¬F É9P­   "ZZZZ"§ r§ ptr¬Z É:P­   "WWWW"§ r§ ptr¬W É;P­   "LLLL"§ r§ ptr¬L É<P­   "HHHH"§ r§ ptr¬H É=P­   "UUUU"§ r§ ptr¬U É>P­   "XXXX"§ r§ ptr¬X É?P­   "----"§ r§ ptr¬- É@P0ÉAG§ falseÉBH§ lf!ÉC­"   "TO_HEX_STR found illegal value: "!ÉD§
 to_bin_str§ int§ ia§ i¯   !§ lf!ÉE­   "converting input to '-'"ÉFI§ warning ÉG§ r§ ptr¬- ÉH*N ÉI§ ptr§ ptr¯    ÉJ*Q ÉKV§ format§ r§ hex§ rtn_len§ justify§ basespec ÉL*§
 to_hex_str ÉN{§
 to_hex_str§ x§ natural ÉO§ rtn_len§ natural¯     ÉP§ justify§ justify_side§ right ÉQ§ basespec§ b_spec§ yesV§ string(ÉRs§ int§ natural§ x ÉSs§ ptr§ positive`¯   a¯   ¯    ÉTs§ r§ string¯   a¯   0¬$ ÉU)ÉVB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec *B ÉWS§ int¯    QÉXN§ int]¯   (ÉYP¯    § r§ ptr¬0 ÉZP¯   § r§ ptr¬1 É[P¯   § r§ ptr¬2 É\P¯   § r§ ptr¬3 É]P¯   § r§ ptr¬4 É^P¯   § r§ ptr¬5 É_P¯   § r§ ptr¬6 É`P¯   § r§ ptr¬7 ÉaP¯   § r§ ptr¬8 ÉbP¯	   § r§ ptr¬9 ÉcP¯
   § r§ ptr¬A ÉdP¯   § r§ ptr¬B ÉeP¯   § r§ ptr¬C ÉfP¯   § r§ ptr¬D ÉgP¯   § r§ ptr¬E ÉhP¯   § r§ ptr¬F ÉiP0ÉjG§ falseH§ lf!­   "TO_HEX_STR, shouldn't happen"ÉkI§ failure ÉlV­   "$" Ém*N Én§ int§ int¯    Éo§ ptr§ ptr¯    Ép*Q ÉqV§ format§ r§ ptr¯   a¯   § hex§ rtn_len§ justify§ basespec Ér*§
 to_hex_str Ét{§
 to_oct_str§ x§ std_logic_vector Éu§ rtn_len§ natural¯     Év§ justify§ justify_side§ right Éw§ basespec§ b_spec§ yesV§ string(Éys§ nxt§ positive§
 nextmultof§ x§ length¯    Ézs§ int§ std_logic_vector¯   a§ nxt0¬0 É{s§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    É|s§ r§ string¯   a§ nxt¯   0¬$ É}o§ slv3(§ std_logic_vector¯   a¯    É~)É§ int§ nxt§ x§ length¯   a§ nxt§ x ÉB§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É*B É/§ iu§ int`QÉUP§ i]¯   ¯    ÉN§ slv3§ int§ ia§ i¯   (ÉP­   "000"§ r§ ptr¬0 ÉP­   "001"§ r§ ptr¬1 ÉP­   "010"§ r§ ptr¬2 ÉP­   "011"§ r§ ptr¬3 ÉP­   "100"§ r§ ptr¬4 ÉP­   "101"§ r§ ptr¬5 ÉP­   "110"§ r§ ptr¬6 ÉP­   "111"§ r§ ptr¬7 ÉP­   "ZZZ"§ r§ ptr¬Z ÉP­   "WWW"§ r§ ptr¬W ÉP­   "LLL"§ r§ ptr¬L ÉP­   "HHH"§ r§ ptr¬H ÉP­   "UUU"§ r§ ptr¬U ÉP­   "XXX"§ r§ ptr¬X ÉP­   "---"§ r§ ptr¬- ÉP0ÉG§ falseÉH§ lf!É­"   "TO_OCT_STR found illegal value: "!É§
 to_bin_str§ int§ ia§ i¯   !§ lf!É­   "converting input to '-'"ÉI§ warning É§ r§ ptr¬- É*N É§ ptr§ ptr¯    É*Q É V§ format§ r§ octal§ rtn_len§ justify§ basespec É¡*§
 to_oct_str É£{§
 to_oct_str§ x§ natural É¤§ rtn_len§ natural¯     É¥§ justify§ justify_side§ right É¦§ basespec§ b_spec§ yesV§ string(É§s§ int§ natural§ x É¨s§ ptr§ positive`¯   a¯   ¯    É©s§ r§ string¯   a¯   0¬$ Éª)É«B§ x¯    JV§ format­   "0"§ octal§ rtn_len§ justify§ basespec *B É¬S§ int¯    QÉ­N§ int]¯   (É®P¯    § r§ ptr¬0 É¯P¯   § r§ ptr¬1 É°P¯   § r§ ptr¬2 É±P¯   § r§ ptr¬3 É²P¯   § r§ ptr¬4 É³P¯   § r§ ptr¬5 É´P¯   § r§ ptr¬6 ÉµP¯   § r§ ptr¬7 É¶P0É·G§ falseH§ lf!­   "TO_OCT_STR, shouldn't happen"É¸I§ failure É¹V­   "$" Éº*N É»§ int§ int¯    É¼§ ptr§ ptr¯    É½*Q É¾V§ format§ r§ ptr¯   a¯   § octal§ rtn_len§ justify§ basespec É¿*§
 to_oct_str ÉÁ{§
 to_int_str§ x§ natural ÉÂ§ rtn_len§ natural¯     ÉÃ§ justify§ justify_side§ right ÉÄ§ basespec§ b_spec§ yesV§ string(ÉÅs§ int§ natural§ x ÉÆs§ ptr§ positive`¯   a¯    ¯     ÉÇs§ r§ string¯   a¯    0¬$ ÉÈ)ÉÉB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec ÉÊLÉËS§ int¯    QÉÌN§ int]¯
   (ÉÍP¯    § r§ ptr¬0 ÉÎP¯   § r§ ptr¬1 ÉÏP¯   § r§ ptr¬2 ÉÐP¯   § r§ ptr¬3 ÉÑP¯   § r§ ptr¬4 ÉÒP¯   § r§ ptr¬5 ÉÓP¯   § r§ ptr¬6 ÉÔP¯   § r§ ptr¬7 ÉÕP¯   § r§ ptr¬8 ÉÖP¯	   § r§ ptr¬9 É×P0ÉØG§ falseH§ lf!­   "TO_INT_STR, shouldn't happen"ÉÙI§ failure ÉÚV­   "$" ÉÛ*N ÉÜ§ int§ int¯
    ÉÝ§ ptr§ ptr¯    ÉÞ*Q ÉßV§ format§ r§ ptr¯   a¯    § decimal§ rtn_len§ justify§ basespec Éà*B Éá*§
 to_int_str Éã{§
 to_int_str§ x§ std_logic_vector Éä§ rtn_len§ natural¯     Éå§ justify§ justify_side§ right Éæ§ basespec§ b_spec§ yesÉçV§ string(Éè)ÉéV§
 to_int_str§ to_nat§ x§ rtn_len§ justify§ basespec Éê*§
 to_int_str Éí{§ to_time_str§ x§ timeÉîV§ string(Éï)ÉðV§
 to_int_str§ to_nat§ x§ basespec§ no!­   " ns" Éñ*§ to_time_str Éó{§ fill§	 fill_char§	 character¬* Éô§ rtn_len§ integer¯   ÉõV§ string(Éös§ r§ string¯   a§ max§ rtn_len¯   0§	 fill_char É÷s§ len§ integer Éø)ÉùB§ rtn_len¯   JÉú§ len¯    ÉûLÉü§ len§ rtn_len Éý*B ÉþV§ r¯   a§ len Êþ  *§ fill É{§ to_nat§ x§ std_logic_vectorV§ natural(És§ t§ std_logic_vector¯   a§ x§ length§ x És§ int§ std_logic_vector¯   a¯   0¬0 És§ r§ natural¯     És§ place§ positive¯    É	)É
B§ x§ length¯    JÉ§ int§ max¯    § x§ length¯   a¯   § t¯   a§ x§ length ÉLÉ§ int¯   a¯   § t§ x§ length¯   a§ x§ length É*B É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬1¬H§ r§ r§ place ÉP¬0¬L@ ÉP0ÉG§ falseÉH§ lf!É­   "TO_NAT found illegal value: "!§
 to_bin_str§ int§ i!§ lf!É­   "converting input to integer 0"ÉI§ warning ÉV¯     É*N ÉTP§ i¯    É§ place§ place¯    É*Q ÉV§ r É*§ to_nat É!{§ to_nat§ x§	 std_logicÉ"V§ natural(É#)É$N§ x(É%P¬0V¯     É&P¬1V¯    É'P0É(G§ falseÉ)H§ lf!É*­   "TO_NAT found illegal value: "!§
 to_bin_str§ x!§ lf!É+­   "converting input to integer 0"É,I§ warning É-V¯     É.*N É/*§ to_nat É1{§ to_nat§ x§ timeÉ2V§ natural(É3)É4V§ x¯   § ns É5*§ to_nat É7{§ h§ x§ string É8§ rtn_len§ positive`¯   a¯    ¯    É9V§ std_logic_vector(É>s§ int§ string¯   a§ x§ length§ x É?s§ size§ positive§ max§ x§ length¯   § rtn_len É@s§ ptr§ integer`¯   a§ size§ size ÉAs§ r§ std_logic_vector¯   a§ size0¬0 ÉB)ÉC/§ iu§ int§ reverse_rangeQÉDN§ int§ i(ÉEP¬0§ r§ ptr¯   a§ ptr­   "0000" ÉFP¬1§ r§ ptr¯   a§ ptr­   "0001" ÉGP¬2§ r§ ptr¯   a§ ptr­   "0010" ÉHP¬3§ r§ ptr¯   a§ ptr­   "0011" ÉIP¬4§ r§ ptr¯   a§ ptr­   "0100" ÉJP¬5§ r§ ptr¯   a§ ptr­   "0101" ÉKP¬6§ r§ ptr¯   a§ ptr­   "0110" ÉLP¬7§ r§ ptr¯   a§ ptr­   "0111" ÉMP¬8§ r§ ptr¯   a§ ptr­   "1000" ÉNP¬9§ r§ ptr¯   a§ ptr­   "1001" ÉOP¬a¬A§ r§ ptr¯   a§ ptr­   "1010" ÉPP¬b¬B§ r§ ptr¯   a§ ptr­   "1011" ÉQP¬c¬C§ r§ ptr¯   a§ ptr­   "1100" ÉRP¬d¬D§ r§ ptr¯   a§ ptr­   "1101" ÉSP¬e¬E§ r§ ptr¯   a§ ptr­   "1110" ÉTP¬f¬F§ r§ ptr¯   a§ ptr­   "1111" ÉUP¬U§ r§ ptr¯   a§ ptr­   "UUUU" ÉVP¬X§ r§ ptr¯   a§ ptr­   "XXXX" ÉWP¬Z§ r§ ptr¯   a§ ptr­   "ZZZZ" ÉXP¬W§ r§ ptr¯   a§ ptr­   "WWWW" ÉYP¬H§ r§ ptr¯   a§ ptr­   "HHHH" ÉZP¬L§ r§ ptr¯   a§ ptr­   "LLLL" É[P¬-§ r§ ptr¯   a§ ptr­   "----" É\P¬_§ ptr§ ptr¯    É]P0É^G§ falseÉ_H§ lf!É`­.   "O conversion found illegal input character: "!Éa§ int§ i!§ lf!­    "converting character to '----'"ÉbI§ warning Éc§ r§ ptr¯   a§ ptr­   "----" Éd*N Ée§ ptr§ ptr¯    Éf*Q ÉgV§ r§ size§ rtn_len¯   a§ size Éh*§ h Éj{§ d§ x§ string Ék§ rtn_len§ positive`¯   a¯    ¯    ÉlV§ std_logic_vector(Ép)ÉqV§ to_slv§	 cnvt_base§ x¯
   § rtn_len Ér*§ d Ét{§ o§ x§ string Éu§ rtn_len§ positive`¯   a¯    ¯    ÉvV§ std_logic_vector(Ézs§ int§ string¯   a§ x§ length§ x É{s§ size§ positive§ max§ x§ length¯   § rtn_len É|s§ ptr§ integer`¯   a§ size§ size É}s§ r§ std_logic_vector¯   a§ size0¬0 É~)É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬0§ r§ ptr¯   a§ ptr­   "000" ÉP¬1§ r§ ptr¯   a§ ptr­   "001" ÉP¬2§ r§ ptr¯   a§ ptr­   "010" ÉP¬3§ r§ ptr¯   a§ ptr­   "011" ÉP¬4§ r§ ptr¯   a§ ptr­   "100" ÉP¬5§ r§ ptr¯   a§ ptr­   "101" ÉP¬6§ r§ ptr¯   a§ ptr­   "110" ÉP¬7§ r§ ptr¯   a§ ptr­   "111" ÉP¬U§ r§ ptr¯   a§ ptr­   "UUU" ÉP¬X§ r§ ptr¯   a§ ptr­   "XXX" ÉP¬Z§ r§ ptr¯   a§ ptr­   "ZZZ" ÉP¬W§ r§ ptr¯   a§ ptr­   "WWW" ÉP¬H§ r§ ptr¯   a§ ptr­   "HHH" ÉP¬L§ r§ ptr¯   a§ ptr­   "LLL" ÉP¬-§ r§ ptr¯   a§ ptr­   "---" ÉP¬_§ ptr§ ptr¯    ÉP0ÉG§ falseÉH§ lf!É­.   "O conversion found illegal input character: "!É§ int§ i!§ lf!­   "converting character to '---'"ÉI§ warning É§ r§ ptr¯   a§ ptr­   "---" É*N É§ ptr§ ptr¯    É*Q ÉV§ r§ size§ rtn_len¯   a§ size É*§ o É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    É V§ std_logic_vector(É¤s§ int§ string¯   a§ x§ length§ x É¥s§ size§ positive§ max§ x§ length§ rtn_len É¦s§ ptr§ integer`¯    a§ size¯   § size É§s§ r§ std_logic_vector¯   a§ size0¬0 É¨)É©/§ iu§ int§ reverse_rangeQÉªN§ int§ i(É«P¬0§ r§ ptr¬0 É¬P¬1§ r§ ptr¬1 É­P¬U§ r§ ptr¬U É®P¬X§ r§ ptr¬X É¯P¬Z§ r§ ptr¬Z É°P¬W§ r§ ptr¬W É±P¬H§ r§ ptr¬H É²P¬L§ r§ ptr¬L É³P¬-§ r§ ptr¬- É´P¬_§ ptr§ ptr¯    ÉµP0É¶G§ falseÉ·H§ lf!É¸­.   "B conversion found illegal input character: "!É¹§ int§ i!§ lf!­   "converting character to '-'"ÉºI§ warning É»§ r§ ptr¬- É¼*N É½§ ptr§ ptr¯    É¾*Q É¿V§ r§ size§ rtn_len¯   a§ size ÉÀ*§ b ÉÂ{§ h§ x§ stringÉÃV§ natural(ÉÈ)ÉÉV§	 cnvt_base§ x¯    ÉÊ*§ h ÉÌ{§ d§ x§ stringÉÍV§ natural(ÉÑ)ÉÒV§	 cnvt_base§ x¯
    ÉÓ*§ d ÉÕ{§ o§ x§ stringÉÖV§ natural(ÉÚ)ÉÛV§	 cnvt_base§ x¯    ÉÜ*§ o ÉÞ{§ b§ x§ stringÉßV§ natural(Éã)ÉäV§	 cnvt_base§ x¯    Éå*§ b Éç{§ to_slv§ x§ natural Éè§ rtn_len§ positive`¯   a¯    ¯    ÉéV§ std_logic_vector(Éës§ int§ natural§ x Éìs§ ptr§ positive¯     Éís§ r§ std_logic_vector¯   a¯    0¬0 Éî)ÉïS§ int¯    QÉðN§ int]¯   (ÉñP¯    § r§ ptr¬0 ÉòP¯   § r§ ptr¬1 ÉóP0ÉôG§ falseH§ lf!­   "TO_SLV, shouldn't happen"ÉõI§ failure ÉöV­   "0" É÷*N Éø§ int§ int¯    Éù§ ptr§ ptr¯    Éú*Q ÉûV§ r¯!   § rtn_lena¯     Éü*§ to_slv Éþ{§ to_sl§ x§ naturalÊý  V§	 std_logic(És§ r§	 std_logic¬0 É)ÉN§ x(ÉP¯    @ ÉP¯   § r¬1 ÉP0ÉG§ falseÉH§ lf!É	­'   "TO_SL found illegal input character: "!É
§
 to_int_str§ x!§ lf!­   "converting character to '-'"ÉI§ warning ÉV¬- É*N ÉV§ r É*§ to_sl É{§ to_time§ x§ naturalV§ time(É)ÉV§ x¯   § ns É*§ to_time É{§ to_int§ x§ std_logic_vectorV§ integer(És§ t§ std_logic_vector§ x§ lengthb¯   § x És§ int§ std_logic_vector¯    b¯   0¬0 És§ sign§	 std_logic¬0 És§ size§ integer¯     És§ inv§ boolean§ false És§ r§ integer¯     És§ place§ positive¯    É )É!B§ x§ length¯!   JÉ"§ sign§ t§ x§ length É#/§ iu§ t§ reverse_rangeQÉ$B§ sign¬1JÉ%B§ inv§ trueJÉ&§ t§ i_§ t§ i É'K§ t§ i¬1JÉ(§ inv§ true É)*B É**B É+§ size§ size¯    É,*Q É-§ inv§ false É./§ iu¯   a§ size¯   QÉ/N§ t§ i(É0P¬1¬H§ r§ r§ place É1P¬0¬L@ É2P0É3G§ falseÉ4H§ lf!É5­   " TO_INT found illegal value "É6I§ warning É7V¯     É8*N É9§ place§ place¯    É:*Q É;B§ sign¬1JÉ<V§ r É=LÉ>V§ r É?*B É@LÉA§ int§ t¯    b¯    ÉB§ sign§ t¯     ÉC/§ iu¯   a¯   QÉDB§ sign¬1JÉEB§ inv§ trueJÉF§ int§ i_§ int§ i ÉGK§ int§ i¬1JÉH§ inv§ true ÉI*B ÉJ*B ÉK*Q ÉL§ inv§ false ÉM/§ iu¯   a¯   QÉNN§ int§ i(ÉOP¬1¬H§ r§ r§ place ÉPP¬0¬L@ ÉQP0ÉRG§ falseÉSH§ lf!ÉT­   " TO_INT found illegal value "ÉUI§ warning ÉVV¯     ÉW*N ÉX§ place§ place¯    ÉY*Q ÉZB§ sign¬1JÉ[V§ r É\LÉ]V§ r É^*B É_*B É`*§ to_int Éb*§ conversions ª
V 000086 60 7 1556616039738 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 17562         1556616294917 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616294908 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A1_ipd§
 std_ulogic¬U ÉÐp§ A2_ipd§
 std_ulogic¬U ÉÑp§ A3_ipd§
 std_ulogic¬U ÉÒp§ A4_ipd§
 std_ulogic¬U ÉÓp§ A5_ipd§
 std_ulogic¬U ÉÔp§ A6_ipd§
 std_ulogic¬U ÉÕp§ A7_ipd§
 std_ulogic¬U ÉÖp§ A8_ipd§
 std_ulogic¬U É×p§ A9_ipd§
 std_ulogic¬U ÉØp§ A10_ipd§
 std_ulogic¬U ÉÙp§ A11_ipd§
 std_ulogic¬U ÉÚp§ A12_ipd§
 std_ulogic¬U ÉÛp§ A13_ipd§
 std_ulogic¬U ÉÜp§ A14_ipd§
 std_ulogic¬U ÉÝp§ A15_ipd§
 std_ulogic¬U ÉÞp§ A16_ipd§
 std_ulogic¬U Éßp§ DQA0_ipd§
 std_ulogic¬U Éàp§ DQA1_ipd§
 std_ulogic¬U Éáp§ DQA2_ipd§
 std_ulogic¬U Éâp§ DQA3_ipd§
 std_ulogic¬U Éãp§ DQA4_ipd§
 std_ulogic¬U Éäp§ DQA5_ipd§
 std_ulogic¬U Éåp§ DQA6_ipd§
 std_ulogic¬U Éæp§ DQA7_ipd§
 std_ulogic¬U Éçp§ DQA8_ipd§
 std_ulogic¬U Éèp§ DQB0_ipd§
 std_ulogic¬U Éép§ DQB1_ipd§
 std_ulogic¬U Éêp§ DQB2_ipd§
 std_ulogic¬U Éëp§ DQB3_ipd§
 std_ulogic¬U Éìp§ DQB4_ipd§
 std_ulogic¬U Éíp§ DQB5_ipd§
 std_ulogic¬U Éîp§ DQB6_ipd§
 std_ulogic¬U Éïp§ DQB7_ipd§
 std_ulogic¬U Éðp§ DQB8_ipd§
 std_ulogic¬U Éñp§ DQC0_ipd§
 std_ulogic¬U Éòp§ DQC1_ipd§
 std_ulogic¬U Éóp§ DQC2_ipd§
 std_ulogic¬U Éôp§ DQC3_ipd§
 std_ulogic¬U Éõp§ DQC4_ipd§
 std_ulogic¬U Éöp§ DQC5_ipd§
 std_ulogic¬U É÷p§ DQC6_ipd§
 std_ulogic¬U Éøp§ DQC7_ipd§
 std_ulogic¬U Éùp§ DQC8_ipd§
 std_ulogic¬U Éúp§ DQD0_ipd§
 std_ulogic¬U Éûp§ DQD1_ipd§
 std_ulogic¬U Éüp§ DQD2_ipd§
 std_ulogic¬U Éýp§ DQD3_ipd§
 std_ulogic¬U Éþp§ DQD4_ipd§
 std_ulogic¬U Êÿ   p§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U É	p§
 BWBNeg_ipd§
 std_ulogic¬U É
p§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É§ CLKInu§
 std_ulogic¬U É § CKENInu§
 std_ulogic¬U É!§	 AddressInu§ std_logic_vector¯   b¯     É"§ OENegInu§
 std_ulogic¬U É#§ RInu§
 std_ulogic¬U É$§ ADVInu§
 std_ulogic¬U É%§ CE2Inu§
 std_ulogic¬U É&§ LBONegInu§
 std_ulogic¬1 É'§ CE1NegInu§
 std_ulogic¬U É(§ CE2NegInu§
 std_ulogic¬U É),6§ BWDNIn§
 BWDNeg_ipdÉ*§ BWCNIn§
 BWCNeg_ipdÉ+§ BWBNIn§
 BWBNeg_ipdÉ,§ BWANIn§
 BWANeg_ipdÉ-§ CLKIn§ CLK_ipdÉ.§ CKENIn§ CLKENNeg_ipdÉ/§ OENegIn§	 OENeg_ipdÉ0§ RIn§ R_ipdÉ1§ ADVIn§ ADV_ipdÉ2§ CE2In§ CE2_ipdÉ3§ LBONegIn§
 LBONeg_ipdÉ4§ CE1NegIn§
 CE1Neg_ipdÉ5§ CE2NegIn§
 CE2Neg_ipdÉ6§ DataOut¯    § DQA0É7§ DataOut¯   § DQA1É8§ DataOut¯   § DQA2É9§ DataOut¯   § DQA3É:§ DataOut¯   § DQA4É;§ DataOut¯   § DQA5É<§ DataOut¯   § DQA6É=§ DataOut¯   § DQA7É>§ DataOut¯   § DQA8É?§ DataOut¯	   § DQB0É@§ DataOut¯
   § DQB1ÉA§ DataOut¯   § DQB2ÉB§ DataOut¯   § DQB3ÉC§ DataOut¯   § DQB4ÉD§ DataOut¯   § DQB5ÉE§ DataOut¯   § DQB6ÉF§ DataOut¯   § DQB7ÉG§ DataOut¯   § DQB8ÉH§ DataOut¯   § DQC0ÉI§ DataOut¯   § DQC1ÉJ§ DataOut¯   § DQC2ÉK§ DataOut¯   § DQC3ÉL§ DataOut¯   § DQC4ÉM§ DataOut¯   § DQC5ÉN§ DataOut¯   § DQC6ÉO§ DataOut¯   § DQC7ÉP§ DataOut¯   § DQC8ÉQ§ DataOut¯   § DQD0ÉR§ DataOut¯   § DQD1ÉS§ DataOut¯   § DQD2ÉT§ DataOut¯   § DQD3ÉU§ DataOut¯   § DQD4ÉV§ DataOut¯    § DQD5ÉW§ DataOut¯!   § DQD6ÉX§ DataOut¯"   § DQD7ÉY§ DataOut¯#   § DQD8ÉZ§ DatAIn¯    § DQA0_ipdÉ[§ DatAIn¯   § DQA1_ipdÉ\§ DatAIn¯   § DQA2_ipdÉ]§ DatAIn¯   § DQA3_ipdÉ^§ DatAIn¯   § DQA4_ipdÉ_§ DatAIn¯   § DQA5_ipdÉ`§ DatAIn¯   § DQA6_ipdÉa§ DatAIn¯   § DQA7_ipdÉb§ DatAIn¯   § DQA8_ipdÉc§ DatBIn¯    § DQB0_ipdÉd§ DatBIn¯   § DQB1_ipdÉe§ DatBIn¯   § DQB2_ipdÉf§ DatBIn¯   § DQB3_ipdÉg§ DatBIn¯   § DQB4_ipdÉh§ DatBIn¯   § DQB5_ipdÉi§ DatBIn¯   § DQB6_ipdÉj§ DatBIn¯   § DQB7_ipdÉk§ DatBIn¯   § DQB8_ipdÉl§ DatCIn¯    § DQC0_ipdÉm§ DatCIn¯   § DQC1_ipdÉn§ DatCIn¯   § DQC2_ipdÉo§ DatCIn¯   § DQC3_ipdÉp§ DatCIn¯   § DQC4_ipdÉq§ DatCIn¯   § DQC5_ipdÉr§ DatCIn¯   § DQC6_ipdÉs§ DatCIn¯   § DQC7_ipdÉt§ DatCIn¯   § DQC8_ipdÉu§ DatDIn¯    § DQD0_ipdÉv§ DatDIn¯   § DQD1_ipdÉw§ DatDIn¯   § DQD2_ipdÉx§ DatDIn¯   § DQD3_ipdÉy§ DatDIn¯   § DQD4_ipdÉz§ DatDIn¯   § DQD5_ipdÉ{§ DatDIn¯   § DQD6_ipdÉ|§ DatDIn¯   § DQD7_ipdÉ}§ DatDIn¯   § DQD8_ipdÉ~§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É)É § Burst_Setup;É¡)É¢B§ LBONegIn¬1JÉ£§	 Burst_Seq§ il É¤LÉ¥§	 Burst_Seq§ ln É¦*B É§D É¨*; É©§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉªl§ command_type(§ ds§ burst§ read§ write É«s§ Tviol_BWDN_CLK§ X01¬0 É¬s§ TD_BWDN_CLK§ VitalTimingDataType É­s§ Tviol_BWCN_CLK§ X01¬0 É®s§ TD_BWCN_CLK§ VitalTimingDataType É¯s§ Tviol_BWBN_CLK§ X01¬0 É°s§ TD_BWBN_CLK§ VitalTimingDataType É±s§ Tviol_BWAN_CLK§ X01¬0 É²s§ TD_BWAN_CLK§ VitalTimingDataType É³s§ Tviol_CKENIn_CLK§ X01¬0 É´s§ TD_CKENIn_CLK§ VitalTimingDataType Éµs§ Tviol_ADVIn_CLK§ X01¬0 É¶s§ TD_ADVIn_CLK§ VitalTimingDataType É·s§ Tviol_CE1NegIn_CLK§ X01¬0 É¸s§ TD_CE1NegIn_CLK§ VitalTimingDataType É¹s§ Tviol_CE2NegIn_CLK§ X01¬0 Éºs§ TD_CE2NegIn_CLK§ VitalTimingDataType É»s§ Tviol_CE2In_CLK§ X01¬0 É¼s§ TD_CE2In_CLK§ VitalTimingDataType É½s§ Tviol_RIn_CLK§ X01¬0 É¾s§
 TD_RIn_CLK§ VitalTimingDataType É¿s§ Tviol_DatDIn_CLK§ X01¬0 ÉÀs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÁs§ Tviol_DatCIn_CLK§ X01¬0 ÉÂs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÃs§ Tviol_DatBIn_CLK§ X01¬0 ÉÄs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÅs§ Tviol_DatAIn_CLK§ X01¬0 ÉÆs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÇs§ Tviol_AddressIn_CLK§ X01¬0 ÉÈs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÉs§	 Pviol_CLK§ X01¬0 ÉÊs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉËl§ MemStore(g¯    a¯Öü  .§ INTEGER`¯   a¯ÿ   ÉÌs§ MemDataA§ MemStore ÉÍs§ MemDataB§ MemStore ÉÎs§ MemDataC§ MemStore ÉÏs§ MemDataD§ MemStore ÉÐs§ MemAddr§ NATURAL`¯    a¯Öü   ÉÑs§ MemAddr1§ NATURAL`¯    a¯Öü   ÉÒs§	 startaddr§ NATURAL`¯    a¯Öü   ÉÓs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÔs§ memstart§ NATURAL`¯    a¯   ¯     ÉÕs§ offset§ INTEGER`¯   a¯   ¯     ÉÖs§ command§ command_type É×s§ BWD1§ UX01 ÉØs§ BWC1§ UX01 ÉÙs§ BWB1§ UX01 ÉÚs§ BWA1§ UX01 ÉÛs§ BWD2§ UX01 ÉÜs§ BWC2§ UX01 ÉÝs§ BWB2§ UX01 ÉÞs§ BWA2§ UX01 Éßs§ wr1§ BOOLEAN§ false Éàs§ wr2§ BOOLEAN§ false Éás§ wr3§ BOOLEAN§ false Éâs§	 Violation§ X01¬0 Éãs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éäs§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éå)ÉæB§ TimingChecksOnJÉç§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éè§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK Éö§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 É÷§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉøG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éù*B ÉúB§ rising_edge§ CLKInW§ CKENIn¬0JÉûG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉüG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉýG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode ÉþG_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode Êþ  G_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉB§ RIn¬1JÉ	§ command§ read É
LÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ§ MemDataB§ MemAddr1¯    É LÉ!§ MemDataB§ MemAddr1§ to_nat§ DatBIn É"*B É#*B É$B§ BWC2¬0JÉ%B§	 Violation¬XJÉ&§ MemDataC§ MemAddr1¯    É'LÉ(§ MemDataC§ MemAddr1§ to_nat§ DatCIn É)*B É**B É+B§ BWD2¬0JÉ,B§	 Violation¬XJÉ-§ MemDataD§ MemAddr1¯    É.LÉ/§ MemDataD§ MemAddr1§ to_nat§ DatDIn É0*B É1*B É2*B É3§ MemAddr1§ MemAddr É4§ OBuf2§ OBuf1 É5N§ state(É6P§ deselÉ7N§ command(É8P§ dsÉ9§ OBuf10¬Z É:P§ readÉ;§ state§ begin_rd É<§ MemAddr§ to_nat§	 AddressIn É=§	 startaddr§ MemAddr É>§ memstart§ to_nat§	 AddressIn¯   b¯     É?B§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬U ÉAK§ MemDataA§ MemAddr¯   JÉB§ OBuf1¯   b¯    0¬X ÉCLÉD§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉE*B ÉFB§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬U ÉHK§ MemDataB§ MemAddr¯   JÉI§ OBuf1¯   b¯	   0¬X ÉJLÉK§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉL*B ÉMB§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬U ÉOK§ MemDataC§ MemAddr¯   JÉP§ OBuf1¯   b¯   0¬X ÉQLÉR§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉS*B ÉTB§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬U ÉVK§ MemDataD§ MemAddr¯   JÉW§ OBuf1¯#   b¯   0¬X ÉXLÉY§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉZ*B É[P§ writeÉ\§ state§ begin_wr É]§ MemAddr§ to_nat§	 AddressIn É^§	 startaddr§ MemAddr É_§ memstart§ to_nat§	 AddressIn¯   b¯     É`§ OBuf10¬Z Éa§ BWA1§ BWANIn Éb§ BWB1§ BWBNIn Éc§ BWC1§ BWCNIn Éd§ BWD1§ BWDNIn Ée§ wr1§ TRUE ÉfP§ burstÉg§ OBuf10¬Z Éh*N ÉiP§ begin_rdÉj§	 Burst_Cnt¯     ÉkN§ command(ÉlP§ dsÉm§ state§ desel Én§ OBuf10¬Z ÉoP§ readÉp§ state§ begin_rd Éq§ MemAddr§ to_nat§	 AddressIn Ér§	 startaddr§ MemAddr És§ memstart§ to_nat§	 AddressIn¯   b¯     ÉtB§ MemDataA§ MemAddr¯   JÉu§ OBuf1¯   b¯    0¬U ÉvK§ MemDataA§ MemAddr¯   JÉw§ OBuf1¯   b¯    0¬X ÉxLÉy§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éz*B É{B§ MemDataB§ MemAddr¯   JÉ|§ OBuf1¯   b¯	   0¬U É}K§ MemDataB§ MemAddr¯   JÉ~§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É *B É¡§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É¢§ MemAddr§	 startaddr§ offset É£B§ MemDataA§ MemAddr¯   JÉ¤§ OBuf1¯   b¯    0¬U É¥K§ MemDataA§ MemAddr¯   JÉ¦§ OBuf1¯   b¯    0¬X É§LÉ¨§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É©*B ÉªB§ MemDataB§ MemAddr¯   JÉ«§ OBuf1¯   b¯	   0¬U É¬K§ MemDataB§ MemAddr¯   JÉ­§ OBuf1¯   b¯	   0¬X É®LÉ¯§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É°*B É±B§ MemDataC§ MemAddr¯   JÉ²§ OBuf1¯   b¯   0¬U É³K§ MemDataC§ MemAddr¯   JÉ´§ OBuf1¯   b¯   0¬X ÉµLÉ¶§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É·*B É¸B§ MemDataD§ MemAddr¯   JÉ¹§ OBuf1¯#   b¯   0¬U ÉºK§ MemDataD§ MemAddr¯   JÉ»§ OBuf1¯#   b¯   0¬X É¼LÉ½§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¾*B É¿*N ÉÀP§ begin_wrÉÁ§ BWA2§ BWA1 ÉÂ§ BWB2§ BWB1 ÉÃ§ BWC2§ BWC1 ÉÄ§ BWD2§ BWD1 ÉÅ§	 Burst_Cnt¯     ÉÆN§ command(ÉÇP§ dsÉÈ§ state§ desel ÉÉ§ OBuf10¬Z ÉÊP§ readÉË§ state§ begin_rd ÉÌ§ MemAddr§ to_nat§	 AddressIn ÉÍ§	 startaddr§ MemAddr ÉÎ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÏB§ MemDataA§ MemAddr¯   JÉÐ§ OBuf1¯   b¯    0¬U ÉÑK§ MemDataA§ MemAddr¯   JÉÒ§ OBuf1¯   b¯    0¬X ÉÓLÉÔ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÕ*B ÉÖB§ MemDataB§ MemAddr¯   JÉ×§ OBuf1¯   b¯	   0¬U ÉØK§ MemDataB§ MemAddr¯   JÉÙ§ OBuf1¯   b¯	   0¬X ÉÚLÉÛ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÜ*B ÉÝB§ MemDataC§ MemAddr¯   JÉÞ§ OBuf1¯   b¯   0¬U ÉßK§ MemDataC§ MemAddr¯   JÉà§ OBuf1¯   b¯   0¬X ÉáLÉâ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éã*B ÉäB§ MemDataD§ MemAddr¯   JÉå§ OBuf1¯#   b¯   0¬U ÉæK§ MemDataD§ MemAddr¯   JÉç§ OBuf1¯#   b¯   0¬X ÉèLÉé§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éê*B ÉëP§ writeÉì§ state§ begin_wr Éí§ MemAddr§ to_nat§	 AddressIn Éî§	 startaddr§ MemAddr Éï§ OBuf10¬Z Éð§ BWA1§ BWANIn Éñ§ BWB1§ BWBNIn Éò§ BWC1§ BWCNIn Éó§ BWD1§ BWDNIn Éô§ wr1§ TRUE ÉõP§ burstÉö§ state§ burst_wr É÷§	 Burst_Cnt§	 Burst_Cnt¯    ÉøB§	 Burst_Cnt¯   JÉù§	 Burst_Cnt¯     Éú*B Éû§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éü§ MemAddr§	 startaddr§ offset Éý§ BWA1§ BWANIn Éþ§ BWB1§ BWBNIn Êý  § BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§	 Burst_Cnt§	 Burst_Cnt¯    É7B§	 Burst_Cnt¯   JÉ8§	 Burst_Cnt¯     É9*B É:§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É;§ MemAddr§	 startaddr§ offset É<B§ MemDataA§ MemAddr¯   JÉ=§ OBuf1¯   b¯    0¬U É>K§ MemDataA§ MemAddr¯   JÉ?§ OBuf1¯   b¯    0¬X É@LÉA§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉB*B ÉCB§ MemDataB§ MemAddr¯   JÉD§ OBuf1¯   b¯	   0¬U ÉEK§ MemDataB§ MemAddr¯   JÉF§ OBuf1¯   b¯	   0¬X ÉGLÉH§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉI*B ÉJB§ MemDataC§ MemAddr¯   JÉK§ OBuf1¯   b¯   0¬U ÉLK§ MemDataC§ MemAddr¯   JÉM§ OBuf1¯   b¯   0¬X ÉNLÉO§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉP*B ÉQB§ MemDataD§ MemAddr¯   JÉR§ OBuf1¯#   b¯   0¬U ÉSK§ MemDataD§ MemAddr¯   JÉT§ OBuf1¯#   b¯   0¬X ÉULÉV§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉW*B ÉX*N ÉYP§ burst_wrÉZN§ command(É[P§ dsÉ\§ state§ desel É]§ OBuf10¬Z É^P§ readÉ_§ state§ begin_rd É`§ MemAddr§ to_nat§	 AddressIn Éa§	 startaddr§ MemAddr Éb§ memstart§ to_nat§	 AddressIn¯   b¯     ÉcB§ MemDataA§ MemAddr¯   JÉd§ OBuf1¯   b¯    0¬U ÉeK§ MemDataA§ MemAddr¯   JÉf§ OBuf1¯   b¯    0¬X ÉgLÉh§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éi*B ÉjB§ MemDataB§ MemAddr¯   JÉk§ OBuf1¯   b¯	   0¬U ÉlK§ MemDataB§ MemAddr¯   JÉm§ OBuf1¯   b¯	   0¬X ÉnLÉo§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Ép*B ÉqB§ MemDataC§ MemAddr¯   JÉr§ OBuf1¯   b¯   0¬U ÉsK§ MemDataC§ MemAddr¯   JÉt§ OBuf1¯   b¯   0¬X ÉuLÉv§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éw*B ÉxB§ MemDataD§ MemAddr¯   JÉy§ OBuf1¯#   b¯   0¬U ÉzK§ MemDataD§ MemAddr¯   JÉ{§ OBuf1¯#   b¯   0¬X É|LÉ}§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É~*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ§ D_zd§ OBuf2 É *B É¡*; É¢§
 DataOutBlk/§ iu¯#   b¯    AÉ£§ DataOut_Delay;§ D_zd§ iÉ¤s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É¥)É¦§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É§*; É¨*A§
 DataOutBlk É©*9§ Behavior Éª§	 WireDelay9(É«)É¬§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É­§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É®§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É¯§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É°§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É±§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É²§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É³§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É´§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 Éµ§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É¶§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É·§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¸§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É¹§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 Éº§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É»§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É¼§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É½§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¾§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É¿§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÀ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÁ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÂ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÃ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÄ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÅ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÆ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÇ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÈ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÉ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉÊ§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉË§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÌ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÍ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÎ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÏ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÐ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÑ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÒ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÓ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÔ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÕ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉÖ§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 É×§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉØ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÙ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÚ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÛ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÜ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÝ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉÞ§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éß§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éà§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éá§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éâ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éã§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éä§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éå§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éæ§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éç§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éè§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éé§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éê§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éë§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éì§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éí§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éî*9§	 WireDelay Éð*§ rtl ª
V 000076 60 7 1556616294908 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 27089         1556616301430 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616301426 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1556616301426 ./compile/top.vhd*top|21+RTL__opt
2I 000044 52 17562         1556616330075 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616330067 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A1_ipd§
 std_ulogic¬U ÉÐp§ A2_ipd§
 std_ulogic¬U ÉÑp§ A3_ipd§
 std_ulogic¬U ÉÒp§ A4_ipd§
 std_ulogic¬U ÉÓp§ A5_ipd§
 std_ulogic¬U ÉÔp§ A6_ipd§
 std_ulogic¬U ÉÕp§ A7_ipd§
 std_ulogic¬U ÉÖp§ A8_ipd§
 std_ulogic¬U É×p§ A9_ipd§
 std_ulogic¬U ÉØp§ A10_ipd§
 std_ulogic¬U ÉÙp§ A11_ipd§
 std_ulogic¬U ÉÚp§ A12_ipd§
 std_ulogic¬U ÉÛp§ A13_ipd§
 std_ulogic¬U ÉÜp§ A14_ipd§
 std_ulogic¬U ÉÝp§ A15_ipd§
 std_ulogic¬U ÉÞp§ A16_ipd§
 std_ulogic¬U Éßp§ DQA0_ipd§
 std_ulogic¬U Éàp§ DQA1_ipd§
 std_ulogic¬U Éáp§ DQA2_ipd§
 std_ulogic¬U Éâp§ DQA3_ipd§
 std_ulogic¬U Éãp§ DQA4_ipd§
 std_ulogic¬U Éäp§ DQA5_ipd§
 std_ulogic¬U Éåp§ DQA6_ipd§
 std_ulogic¬U Éæp§ DQA7_ipd§
 std_ulogic¬U Éçp§ DQA8_ipd§
 std_ulogic¬U Éèp§ DQB0_ipd§
 std_ulogic¬U Éép§ DQB1_ipd§
 std_ulogic¬U Éêp§ DQB2_ipd§
 std_ulogic¬U Éëp§ DQB3_ipd§
 std_ulogic¬U Éìp§ DQB4_ipd§
 std_ulogic¬U Éíp§ DQB5_ipd§
 std_ulogic¬U Éîp§ DQB6_ipd§
 std_ulogic¬U Éïp§ DQB7_ipd§
 std_ulogic¬U Éðp§ DQB8_ipd§
 std_ulogic¬U Éñp§ DQC0_ipd§
 std_ulogic¬U Éòp§ DQC1_ipd§
 std_ulogic¬U Éóp§ DQC2_ipd§
 std_ulogic¬U Éôp§ DQC3_ipd§
 std_ulogic¬U Éõp§ DQC4_ipd§
 std_ulogic¬U Éöp§ DQC5_ipd§
 std_ulogic¬U É÷p§ DQC6_ipd§
 std_ulogic¬U Éøp§ DQC7_ipd§
 std_ulogic¬U Éùp§ DQC8_ipd§
 std_ulogic¬U Éúp§ DQD0_ipd§
 std_ulogic¬U Éûp§ DQD1_ipd§
 std_ulogic¬U Éüp§ DQD2_ipd§
 std_ulogic¬U Éýp§ DQD3_ipd§
 std_ulogic¬U Éþp§ DQD4_ipd§
 std_ulogic¬U Êÿ   p§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U É	p§
 BWBNeg_ipd§
 std_ulogic¬U É
p§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É§ CLKInu§
 std_ulogic¬U É § CKENInu§
 std_ulogic¬U É!§	 AddressInu§ std_logic_vector¯   b¯     É"§ OENegInu§
 std_ulogic¬U É#§ RInu§
 std_ulogic¬U É$§ ADVInu§
 std_ulogic¬U É%§ CE2Inu§
 std_ulogic¬U É&§ LBONegInu§
 std_ulogic¬1 É'§ CE1NegInu§
 std_ulogic¬U É(§ CE2NegInu§
 std_ulogic¬U É),6§ BWDNIn§
 BWDNeg_ipdÉ*§ BWCNIn§
 BWCNeg_ipdÉ+§ BWBNIn§
 BWBNeg_ipdÉ,§ BWANIn§
 BWANeg_ipdÉ-§ CLKIn§ CLK_ipdÉ.§ CKENIn§ CLKENNeg_ipdÉ/§ OENegIn§	 OENeg_ipdÉ0§ RIn§ R_ipdÉ1§ ADVIn§ ADV_ipdÉ2§ CE2In§ CE2_ipdÉ3§ LBONegIn§
 LBONeg_ipdÉ4§ CE1NegIn§
 CE1Neg_ipdÉ5§ CE2NegIn§
 CE2Neg_ipdÉ6§ DataOut¯    § DQA0É7§ DataOut¯   § DQA1É8§ DataOut¯   § DQA2É9§ DataOut¯   § DQA3É:§ DataOut¯   § DQA4É;§ DataOut¯   § DQA5É<§ DataOut¯   § DQA6É=§ DataOut¯   § DQA7É>§ DataOut¯   § DQA8É?§ DataOut¯	   § DQB0É@§ DataOut¯
   § DQB1ÉA§ DataOut¯   § DQB2ÉB§ DataOut¯   § DQB3ÉC§ DataOut¯   § DQB4ÉD§ DataOut¯   § DQB5ÉE§ DataOut¯   § DQB6ÉF§ DataOut¯   § DQB7ÉG§ DataOut¯   § DQB8ÉH§ DataOut¯   § DQC0ÉI§ DataOut¯   § DQC1ÉJ§ DataOut¯   § DQC2ÉK§ DataOut¯   § DQC3ÉL§ DataOut¯   § DQC4ÉM§ DataOut¯   § DQC5ÉN§ DataOut¯   § DQC6ÉO§ DataOut¯   § DQC7ÉP§ DataOut¯   § DQC8ÉQ§ DataOut¯   § DQD0ÉR§ DataOut¯   § DQD1ÉS§ DataOut¯   § DQD2ÉT§ DataOut¯   § DQD3ÉU§ DataOut¯   § DQD4ÉV§ DataOut¯    § DQD5ÉW§ DataOut¯!   § DQD6ÉX§ DataOut¯"   § DQD7ÉY§ DataOut¯#   § DQD8ÉZ§ DatAIn¯    § DQA0_ipdÉ[§ DatAIn¯   § DQA1_ipdÉ\§ DatAIn¯   § DQA2_ipdÉ]§ DatAIn¯   § DQA3_ipdÉ^§ DatAIn¯   § DQA4_ipdÉ_§ DatAIn¯   § DQA5_ipdÉ`§ DatAIn¯   § DQA6_ipdÉa§ DatAIn¯   § DQA7_ipdÉb§ DatAIn¯   § DQA8_ipdÉc§ DatBIn¯    § DQB0_ipdÉd§ DatBIn¯   § DQB1_ipdÉe§ DatBIn¯   § DQB2_ipdÉf§ DatBIn¯   § DQB3_ipdÉg§ DatBIn¯   § DQB4_ipdÉh§ DatBIn¯   § DQB5_ipdÉi§ DatBIn¯   § DQB6_ipdÉj§ DatBIn¯   § DQB7_ipdÉk§ DatBIn¯   § DQB8_ipdÉl§ DatCIn¯    § DQC0_ipdÉm§ DatCIn¯   § DQC1_ipdÉn§ DatCIn¯   § DQC2_ipdÉo§ DatCIn¯   § DQC3_ipdÉp§ DatCIn¯   § DQC4_ipdÉq§ DatCIn¯   § DQC5_ipdÉr§ DatCIn¯   § DQC6_ipdÉs§ DatCIn¯   § DQC7_ipdÉt§ DatCIn¯   § DQC8_ipdÉu§ DatDIn¯    § DQD0_ipdÉv§ DatDIn¯   § DQD1_ipdÉw§ DatDIn¯   § DQD2_ipdÉx§ DatDIn¯   § DQD3_ipdÉy§ DatDIn¯   § DQD4_ipdÉz§ DatDIn¯   § DQD5_ipdÉ{§ DatDIn¯   § DQD6_ipdÉ|§ DatDIn¯   § DQD7_ipdÉ}§ DatDIn¯   § DQD8_ipdÉ~§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É)É § Burst_Setup;É¡)É¢B§ LBONegIn¬1JÉ£§	 Burst_Seq§ il É¤LÉ¥§	 Burst_Seq§ ln É¦*B É§D É¨*; É©§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉªl§ command_type(§ ds§ burst§ read§ write É«s§ Tviol_BWDN_CLK§ X01¬0 É¬s§ TD_BWDN_CLK§ VitalTimingDataType É­s§ Tviol_BWCN_CLK§ X01¬0 É®s§ TD_BWCN_CLK§ VitalTimingDataType É¯s§ Tviol_BWBN_CLK§ X01¬0 É°s§ TD_BWBN_CLK§ VitalTimingDataType É±s§ Tviol_BWAN_CLK§ X01¬0 É²s§ TD_BWAN_CLK§ VitalTimingDataType É³s§ Tviol_CKENIn_CLK§ X01¬0 É´s§ TD_CKENIn_CLK§ VitalTimingDataType Éµs§ Tviol_ADVIn_CLK§ X01¬0 É¶s§ TD_ADVIn_CLK§ VitalTimingDataType É·s§ Tviol_CE1NegIn_CLK§ X01¬0 É¸s§ TD_CE1NegIn_CLK§ VitalTimingDataType É¹s§ Tviol_CE2NegIn_CLK§ X01¬0 Éºs§ TD_CE2NegIn_CLK§ VitalTimingDataType É»s§ Tviol_CE2In_CLK§ X01¬0 É¼s§ TD_CE2In_CLK§ VitalTimingDataType É½s§ Tviol_RIn_CLK§ X01¬0 É¾s§
 TD_RIn_CLK§ VitalTimingDataType É¿s§ Tviol_DatDIn_CLK§ X01¬0 ÉÀs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÁs§ Tviol_DatCIn_CLK§ X01¬0 ÉÂs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÃs§ Tviol_DatBIn_CLK§ X01¬0 ÉÄs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÅs§ Tviol_DatAIn_CLK§ X01¬0 ÉÆs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÇs§ Tviol_AddressIn_CLK§ X01¬0 ÉÈs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÉs§	 Pviol_CLK§ X01¬0 ÉÊs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉËl§ MemStore(g¯    a¯Öü  .§ INTEGER`¯   a¯ÿ   ÉÌs§ MemDataA§ MemStore ÉÍs§ MemDataB§ MemStore ÉÎs§ MemDataC§ MemStore ÉÏs§ MemDataD§ MemStore ÉÐs§ MemAddr§ NATURAL`¯    a¯Öü   ÉÑs§ MemAddr1§ NATURAL`¯    a¯Öü   ÉÒs§	 startaddr§ NATURAL`¯    a¯Öü   ÉÓs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÔs§ memstart§ NATURAL`¯    a¯   ¯     ÉÕs§ offset§ INTEGER`¯   a¯   ¯     ÉÖs§ command§ command_type É×s§ BWD1§ UX01 ÉØs§ BWC1§ UX01 ÉÙs§ BWB1§ UX01 ÉÚs§ BWA1§ UX01 ÉÛs§ BWD2§ UX01 ÉÜs§ BWC2§ UX01 ÉÝs§ BWB2§ UX01 ÉÞs§ BWA2§ UX01 Éßs§ wr1§ BOOLEAN§ false Éàs§ wr2§ BOOLEAN§ false Éás§ wr3§ BOOLEAN§ false Éâs§	 Violation§ X01¬0 Éãs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éäs§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éå)ÉæB§ TimingChecksOnJÉç§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éè§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK Éö§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 É÷§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉøG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éù*B ÉúB§ rising_edge§ CLKInW§ CKENIn¬0JÉûG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉüG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉýG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode ÉþG_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode Êþ  G_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉB§ RIn¬1JÉ	§ command§ read É
LÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ§ MemDataB§ MemAddr1¯    É LÉ!§ MemDataB§ MemAddr1§ to_nat§ DatBIn É"*B É#*B É$B§ BWC2¬0JÉ%B§	 Violation¬XJÉ&§ MemDataC§ MemAddr1¯    É'LÉ(§ MemDataC§ MemAddr1§ to_nat§ DatCIn É)*B É**B É+B§ BWD2¬0JÉ,B§	 Violation¬XJÉ-§ MemDataD§ MemAddr1¯    É.LÉ/§ MemDataD§ MemAddr1§ to_nat§ DatDIn É0*B É1*B É2*B É3§ MemAddr1§ MemAddr É4§ OBuf2§ OBuf1 É5N§ state(É6P§ deselÉ7N§ command(É8P§ dsÉ9§ OBuf10¬Z É:P§ readÉ;§ state§ begin_rd É<§ MemAddr§ to_nat§	 AddressIn É=§	 startaddr§ MemAddr É>§ memstart§ to_nat§	 AddressIn¯   b¯     É?B§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬U ÉAK§ MemDataA§ MemAddr¯   JÉB§ OBuf1¯   b¯    0¬X ÉCLÉD§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉE*B ÉFB§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬U ÉHK§ MemDataB§ MemAddr¯   JÉI§ OBuf1¯   b¯	   0¬X ÉJLÉK§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉL*B ÉMB§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬U ÉOK§ MemDataC§ MemAddr¯   JÉP§ OBuf1¯   b¯   0¬X ÉQLÉR§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉS*B ÉTB§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬U ÉVK§ MemDataD§ MemAddr¯   JÉW§ OBuf1¯#   b¯   0¬X ÉXLÉY§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉZ*B É[P§ writeÉ\§ state§ begin_wr É]§ MemAddr§ to_nat§	 AddressIn É^§	 startaddr§ MemAddr É_§ memstart§ to_nat§	 AddressIn¯   b¯     É`§ OBuf10¬Z Éa§ BWA1§ BWANIn Éb§ BWB1§ BWBNIn Éc§ BWC1§ BWCNIn Éd§ BWD1§ BWDNIn Ée§ wr1§ TRUE ÉfP§ burstÉg§ OBuf10¬Z Éh*N ÉiP§ begin_rdÉj§	 Burst_Cnt¯     ÉkN§ command(ÉlP§ dsÉm§ state§ desel Én§ OBuf10¬Z ÉoP§ readÉp§ state§ begin_rd Éq§ MemAddr§ to_nat§	 AddressIn Ér§	 startaddr§ MemAddr És§ memstart§ to_nat§	 AddressIn¯   b¯     ÉtB§ MemDataA§ MemAddr¯   JÉu§ OBuf1¯   b¯    0¬U ÉvK§ MemDataA§ MemAddr¯   JÉw§ OBuf1¯   b¯    0¬X ÉxLÉy§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éz*B É{B§ MemDataB§ MemAddr¯   JÉ|§ OBuf1¯   b¯	   0¬U É}K§ MemDataB§ MemAddr¯   JÉ~§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É *B É¡§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É¢§ MemAddr§	 startaddr§ offset É£B§ MemDataA§ MemAddr¯   JÉ¤§ OBuf1¯   b¯    0¬U É¥K§ MemDataA§ MemAddr¯   JÉ¦§ OBuf1¯   b¯    0¬X É§LÉ¨§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É©*B ÉªB§ MemDataB§ MemAddr¯   JÉ«§ OBuf1¯   b¯	   0¬U É¬K§ MemDataB§ MemAddr¯   JÉ­§ OBuf1¯   b¯	   0¬X É®LÉ¯§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É°*B É±B§ MemDataC§ MemAddr¯   JÉ²§ OBuf1¯   b¯   0¬U É³K§ MemDataC§ MemAddr¯   JÉ´§ OBuf1¯   b¯   0¬X ÉµLÉ¶§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É·*B É¸B§ MemDataD§ MemAddr¯   JÉ¹§ OBuf1¯#   b¯   0¬U ÉºK§ MemDataD§ MemAddr¯   JÉ»§ OBuf1¯#   b¯   0¬X É¼LÉ½§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¾*B É¿*N ÉÀP§ begin_wrÉÁ§ BWA2§ BWA1 ÉÂ§ BWB2§ BWB1 ÉÃ§ BWC2§ BWC1 ÉÄ§ BWD2§ BWD1 ÉÅ§	 Burst_Cnt¯     ÉÆN§ command(ÉÇP§ dsÉÈ§ state§ desel ÉÉ§ OBuf10¬Z ÉÊP§ readÉË§ state§ begin_rd ÉÌ§ MemAddr§ to_nat§	 AddressIn ÉÍ§	 startaddr§ MemAddr ÉÎ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÏB§ MemDataA§ MemAddr¯   JÉÐ§ OBuf1¯   b¯    0¬U ÉÑK§ MemDataA§ MemAddr¯   JÉÒ§ OBuf1¯   b¯    0¬X ÉÓLÉÔ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÕ*B ÉÖB§ MemDataB§ MemAddr¯   JÉ×§ OBuf1¯   b¯	   0¬U ÉØK§ MemDataB§ MemAddr¯   JÉÙ§ OBuf1¯   b¯	   0¬X ÉÚLÉÛ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÜ*B ÉÝB§ MemDataC§ MemAddr¯   JÉÞ§ OBuf1¯   b¯   0¬U ÉßK§ MemDataC§ MemAddr¯   JÉà§ OBuf1¯   b¯   0¬X ÉáLÉâ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éã*B ÉäB§ MemDataD§ MemAddr¯   JÉå§ OBuf1¯#   b¯   0¬U ÉæK§ MemDataD§ MemAddr¯   JÉç§ OBuf1¯#   b¯   0¬X ÉèLÉé§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éê*B ÉëP§ writeÉì§ state§ begin_wr Éí§ MemAddr§ to_nat§	 AddressIn Éî§	 startaddr§ MemAddr Éï§ OBuf10¬Z Éð§ BWA1§ BWANIn Éñ§ BWB1§ BWBNIn Éò§ BWC1§ BWCNIn Éó§ BWD1§ BWDNIn Éô§ wr1§ TRUE ÉõP§ burstÉö§ state§ burst_wr É÷§	 Burst_Cnt§	 Burst_Cnt¯    ÉøB§	 Burst_Cnt¯   JÉù§	 Burst_Cnt¯     Éú*B Éû§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éü§ MemAddr§	 startaddr§ offset Éý§ BWA1§ BWANIn Éþ§ BWB1§ BWBNIn Êý  § BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§	 Burst_Cnt§	 Burst_Cnt¯    É7B§	 Burst_Cnt¯   JÉ8§	 Burst_Cnt¯     É9*B É:§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É;§ MemAddr§	 startaddr§ offset É<B§ MemDataA§ MemAddr¯   JÉ=§ OBuf1¯   b¯    0¬U É>K§ MemDataA§ MemAddr¯   JÉ?§ OBuf1¯   b¯    0¬X É@LÉA§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉB*B ÉCB§ MemDataB§ MemAddr¯   JÉD§ OBuf1¯   b¯	   0¬U ÉEK§ MemDataB§ MemAddr¯   JÉF§ OBuf1¯   b¯	   0¬X ÉGLÉH§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉI*B ÉJB§ MemDataC§ MemAddr¯   JÉK§ OBuf1¯   b¯   0¬U ÉLK§ MemDataC§ MemAddr¯   JÉM§ OBuf1¯   b¯   0¬X ÉNLÉO§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉP*B ÉQB§ MemDataD§ MemAddr¯   JÉR§ OBuf1¯#   b¯   0¬U ÉSK§ MemDataD§ MemAddr¯   JÉT§ OBuf1¯#   b¯   0¬X ÉULÉV§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉW*B ÉX*N ÉYP§ burst_wrÉZN§ command(É[P§ dsÉ\§ state§ desel É]§ OBuf10¬Z É^P§ readÉ_§ state§ begin_rd É`§ MemAddr§ to_nat§	 AddressIn Éa§	 startaddr§ MemAddr Éb§ memstart§ to_nat§	 AddressIn¯   b¯     ÉcB§ MemDataA§ MemAddr¯   JÉd§ OBuf1¯   b¯    0¬U ÉeK§ MemDataA§ MemAddr¯   JÉf§ OBuf1¯   b¯    0¬X ÉgLÉh§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éi*B ÉjB§ MemDataB§ MemAddr¯   JÉk§ OBuf1¯   b¯	   0¬U ÉlK§ MemDataB§ MemAddr¯   JÉm§ OBuf1¯   b¯	   0¬X ÉnLÉo§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Ép*B ÉqB§ MemDataC§ MemAddr¯   JÉr§ OBuf1¯   b¯   0¬U ÉsK§ MemDataC§ MemAddr¯   JÉt§ OBuf1¯   b¯   0¬X ÉuLÉv§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éw*B ÉxB§ MemDataD§ MemAddr¯   JÉy§ OBuf1¯#   b¯   0¬U ÉzK§ MemDataD§ MemAddr¯   JÉ{§ OBuf1¯#   b¯   0¬X É|LÉ}§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É~*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ§ D_zd§ OBuf2 É *B É¡*; É¢§
 DataOutBlk/§ iu¯   b¯    AÉ£§ DataOut_Delay;§ D_zd§ iÉ¤s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É¥)É¦§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É§*; É¨*A§
 DataOutBlk É©*9§ Behavior Éª§	 WireDelay9(É«)É¬§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É­§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É®§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É¯§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É°§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É±§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É²§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É³§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É´§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 Éµ§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É¶§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É·§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¸§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É¹§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 Éº§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É»§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É¼§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É½§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¾§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É¿§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÀ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÁ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÂ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÃ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÄ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÅ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÆ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÇ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÈ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÉ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉÊ§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉË§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÌ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÍ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÎ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÏ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÐ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÑ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÒ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÓ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÔ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÕ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉÖ§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 É×§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉØ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÙ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÚ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÛ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÜ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÝ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉÞ§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éß§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éà§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éá§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éâ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éã§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éä§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éå§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éæ§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éç§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éè§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éé§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éê§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éë§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éì§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éí§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éî*9§	 WireDelay Éð*§ rtl ª
V 000076 60 7 1556616330067 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2V 000068 60 562 1556616363294 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É,2§ addr_ctrl_out(É.+É/§ ASIZE§ integer¯    É0§ BWSIZE§ integer¯   É1 É3,É4§ clku§	 std_logic É7§ resetu§	 std_logic É9§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É:§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É;§ lb_rw_nu§	 std_logic É<§ ram_rw_nv§	 std_logic É=§ lb_adv_ld_nu§	 std_logic É>§ ram_adv_ld_nv§	 std_logic É?§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É@§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    ÉA ÉB*§ addr_ctrl_out ª
V 000071 60 7 1556616363294 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616363485 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1556616363482 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1556616363482 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616363295 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1556616363295 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616363295
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1556616363560 ./src/data_inout.vhd*data_inout
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É-2§
 data_inout(É/+É0§ DSIZE§ integer¯$    É1§ BWSIZE§ integer¯   É2 É4,É5§ clku§	 std_logic É8§ resetu§	 std_logic É:§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É;§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É<§ dqw§ std_logic_vector§ DSIZE¯   b¯     É=§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    É> É?*§
 data_inout ª
V 000065 60 7 1556616363560 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616363595 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1556616363590 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éd§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éf§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ég§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éh§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éi§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éj§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ék§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Él§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ém§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Én§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éo§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ép§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éq§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ér§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z És§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z Ét§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z Éu§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 É*B ÉB§ clk¬1JÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1556616363590 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616363561 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616363561 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616363561
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1556616363705 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É"2§
 idt71v3556(É#+É%§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É&§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É'§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É(§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É)§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É*§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É+§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É,§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É6§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 É7§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 É8§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 É9§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 É:§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 É;§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 É<§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 É=§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 É>§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 É?§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 É@§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉA§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉB§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉC§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉD§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉE§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉF§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Éf§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Éh§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éi§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ék§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay Él§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Én§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Ép§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éq§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ér§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay És§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Éx§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éy§ thold_A0_CLK§ VitalDelayType§	 UnitDelay Éz§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É{§ thold_R_CLK§ VitalDelayType§	 UnitDelay É|§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É}§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É~§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ InstancePath§ STRING§ DefaultInstancePath É§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É§ MsgOn§ BOOLEAN§ DefaultMsgOn É§ XOn§ BOOLEAN§
 DefaultXon É§ SeverityMode§ SEVERITY_LEVEL§ WARNING É§ TimingModel§ STRING§ DefaultTimingModelÉ É,É§ A0u§	 std_logic¬U É§ A1u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É§ DQA5w§	 std_logic¬U É § DQA6w§	 std_logic¬U É¡§ DQA7w§	 std_logic¬U É¢§ DQA8w§	 std_logic¬U É£§ DQB0w§	 std_logic¬U É¤§ DQB1w§	 std_logic¬U É¥§ DQB2w§	 std_logic¬U É¦§ DQB3w§	 std_logic¬U É§§ DQB4w§	 std_logic¬U É¨§ DQB5w§	 std_logic¬U É©§ DQB6w§	 std_logic¬U Éª§ DQB7w§	 std_logic¬U É«§ DQB8w§	 std_logic¬U É¬§ DQC0w§	 std_logic¬U É­§ DQC1w§	 std_logic¬U É®§ DQC2w§	 std_logic¬U É¯§ DQC3w§	 std_logic¬U É°§ DQC4w§	 std_logic¬U É±§ DQC5w§	 std_logic¬U É²§ DQC6w§	 std_logic¬U É³§ DQC7w§	 std_logic¬U É´§ DQC8w§	 std_logic¬U Éµ§ DQD0w§	 std_logic¬U É¶§ DQD1w§	 std_logic¬U É·§ DQD2w§	 std_logic¬U É¸§ DQD3w§	 std_logic¬U É¹§ DQD4w§	 std_logic¬U Éº§ DQD5w§	 std_logic¬U É»§ DQD6w§	 std_logic¬U É¼§ DQD7w§	 std_logic¬U É½§ DQD8w§	 std_logic¬U É¾§ ADVu§	 std_logic¬U É¿§ Ru§	 std_logic¬U ÉÀ§ CLKENNegu§	 std_logic¬U ÉÁ§ BWDNegu§	 std_logic¬U ÉÂ§ BWCNegu§	 std_logic¬U ÉÃ§ BWBNegu§	 std_logic¬U ÉÄ§ BWANegu§	 std_logic¬U ÉÅ§ CE1Negu§	 std_logic¬U ÉÆ§ CE2Negu§	 std_logic¬U ÉÇ§ CE2u§	 std_logic¬U ÉÈ§ CLKu§	 std_logic¬U ÉÉ§ LBONegu§	 std_logic¬1 ÉÊ§ OENegu§	 std_logic¬UÉË ÉÌd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÍ*§
 idt71v3556 ª
V 000065 60 7 1556616363705 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1556616363815 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1556616363796 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÒ8§ rtl.§
 idt71v3556(ÉÓd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÕk§ partID§ STRING­   "idt71v3156" É×p§ A0_ipd§
 std_ulogic¬U ÉØp§ A1_ipd§
 std_ulogic¬U ÉÙp§ A2_ipd§
 std_ulogic¬U ÉÚp§ A3_ipd§
 std_ulogic¬U ÉÛp§ A4_ipd§
 std_ulogic¬U ÉÜp§ A5_ipd§
 std_ulogic¬U ÉÝp§ A6_ipd§
 std_ulogic¬U ÉÞp§ A7_ipd§
 std_ulogic¬U Éßp§ A8_ipd§
 std_ulogic¬U Éàp§ A9_ipd§
 std_ulogic¬U Éáp§ A10_ipd§
 std_ulogic¬U Éâp§ A11_ipd§
 std_ulogic¬U Éãp§ A12_ipd§
 std_ulogic¬U Éäp§ A13_ipd§
 std_ulogic¬U Éåp§ A14_ipd§
 std_ulogic¬U Éæp§ A15_ipd§
 std_ulogic¬U Éçp§ A16_ipd§
 std_ulogic¬U Éèp§ DQA0_ipd§
 std_ulogic¬U Éép§ DQA1_ipd§
 std_ulogic¬U Éêp§ DQA2_ipd§
 std_ulogic¬U Éëp§ DQA3_ipd§
 std_ulogic¬U Éìp§ DQA4_ipd§
 std_ulogic¬U Éíp§ DQA5_ipd§
 std_ulogic¬U Éîp§ DQA6_ipd§
 std_ulogic¬U Éïp§ DQA7_ipd§
 std_ulogic¬U Éðp§ DQA8_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQB8_ipd§
 std_ulogic¬U Éúp§ DQC0_ipd§
 std_ulogic¬U Éûp§ DQC1_ipd§
 std_ulogic¬U Éüp§ DQC2_ipd§
 std_ulogic¬U Éýp§ DQC3_ipd§
 std_ulogic¬U Éþp§ DQC4_ipd§
 std_ulogic¬U Êÿ   p§ DQC5_ipd§
 std_ulogic¬U Ép§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U É	p§ DQD5_ipd§
 std_ulogic¬U É
p§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U Ép§
 BWBNeg_ipd§
 std_ulogic¬U Ép§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É!§	 WireDelay9É")É$§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É%§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É&§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É'§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É(§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É)§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É*§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É+§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É,§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É-§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É.§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É/§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É0§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É1§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É2§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É3§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É4§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É5§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É6§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É7§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 É8§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 É9§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 É:§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 É;§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 É<§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 É=§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 É>§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 É?§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 É@§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉA§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉB§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉC§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉD§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉE§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉF§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉG§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉH§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉI§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉJ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉK§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉL§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉM§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉN§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉO§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉP§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉQ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉR§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉS§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉT§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉU§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉV§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 ÉW§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 ÉX§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 ÉY§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV ÉZ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R É[§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg É\§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg É]§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg É^§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg É_§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg É`§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éa§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éb§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éc§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éd§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Ée§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Ég*9 Él§ Behavior9Én,Éo§ BWDNInu§
 std_ulogic¬U Ép§ BWCNInu§
 std_ulogic¬U Éq§ BWBNInu§
 std_ulogic¬U Ér§ BWANInu§
 std_ulogic¬U És§ DatDInu§ std_logic_vector¯   b¯     Ét§ DatCInu§ std_logic_vector¯   b¯     Éu§ DatBInu§ std_logic_vector¯   b¯     Év§ DatAInu§ std_logic_vector¯   b¯     Éw§ DataOutv§ std_logic_vector¯#   b¯    Éx0¬Z Éy§ CLKInu§
 std_ulogic¬U Éz§ CKENInu§
 std_ulogic¬U É{§	 AddressInu§ std_logic_vector¯   b¯     É|§ OENegInu§
 std_ulogic¬U É}§ RInu§
 std_ulogic¬U É~§ ADVInu§
 std_ulogic¬U É§ CE2Inu§
 std_ulogic¬U É§ LBONegInu§
 std_ulogic¬1 É§ CE1NegInu§
 std_ulogic¬U É§ CE2NegInu§
 std_ulogic¬UÉ É,6É§ BWDNIn§
 BWDNeg_ipdÉ§ BWCNIn§
 BWCNeg_ipdÉ§ BWBNIn§
 BWBNeg_ipdÉ§ BWANIn§
 BWANeg_ipdÉ§ CLKIn§ CLK_ipdÉ§ CKENIn§ CLKENNeg_ipdÉ§ OENegIn§	 OENeg_ipdÉ§ RIn§ R_ipdÉ§ ADVIn§ ADV_ipdÉ§ CE2In§ CE2_ipdÉ§ LBONegIn§
 LBONeg_ipdÉ§ CE1NegIn§
 CE1Neg_ipdÉ§ CE2NegIn§
 CE2Neg_ipdÉ§ DataOut¯    § DQA0É§ DataOut¯   § DQA1É§ DataOut¯   § DQA2É§ DataOut¯   § DQA3É§ DataOut¯   § DQA4É§ DataOut¯   § DQA5É§ DataOut¯   § DQA6É§ DataOut¯   § DQA7É§ DataOut¯   § DQA8É§ DataOut¯	   § DQB0É§ DataOut¯
   § DQB1É§ DataOut¯   § DQB2É§ DataOut¯   § DQB3É§ DataOut¯   § DQB4É § DataOut¯   § DQB5É¡§ DataOut¯   § DQB6É¢§ DataOut¯   § DQB7É£§ DataOut¯   § DQB8É¤§ DataOut¯   § DQC0É¥§ DataOut¯   § DQC1É¦§ DataOut¯   § DQC2É§§ DataOut¯   § DQC3É¨§ DataOut¯   § DQC4É©§ DataOut¯   § DQC5Éª§ DataOut¯   § DQC6É«§ DataOut¯   § DQC7É¬§ DataOut¯   § DQC8É­§ DataOut¯   § DQD0É®§ DataOut¯   § DQD1É¯§ DataOut¯   § DQD2É°§ DataOut¯   § DQD3É±§ DataOut¯   § DQD4É²§ DataOut¯    § DQD5É³§ DataOut¯!   § DQD6É´§ DataOut¯"   § DQD7Éµ§ DataOut¯#   § DQD8É¶§ DatAIn¯    § DQA0_ipdÉ·§ DatAIn¯   § DQA1_ipdÉ¸§ DatAIn¯   § DQA2_ipdÉ¹§ DatAIn¯   § DQA3_ipdÉº§ DatAIn¯   § DQA4_ipdÉ»§ DatAIn¯   § DQA5_ipdÉ¼§ DatAIn¯   § DQA6_ipdÉ½§ DatAIn¯   § DQA7_ipdÉ¾§ DatAIn¯   § DQA8_ipdÉ¿§ DatBIn¯    § DQB0_ipdÉÀ§ DatBIn¯   § DQB1_ipdÉÁ§ DatBIn¯   § DQB2_ipdÉÂ§ DatBIn¯   § DQB3_ipdÉÃ§ DatBIn¯   § DQB4_ipdÉÄ§ DatBIn¯   § DQB5_ipdÉÅ§ DatBIn¯   § DQB6_ipdÉÆ§ DatBIn¯   § DQB7_ipdÉÇ§ DatBIn¯   § DQB8_ipdÉÈ§ DatCIn¯    § DQC0_ipdÉÉ§ DatCIn¯   § DQC1_ipdÉÊ§ DatCIn¯   § DQC2_ipdÉË§ DatCIn¯   § DQC3_ipdÉÌ§ DatCIn¯   § DQC4_ipdÉÍ§ DatCIn¯   § DQC5_ipdÉÎ§ DatCIn¯   § DQC6_ipdÉÏ§ DatCIn¯   § DQC7_ipdÉÐ§ DatCIn¯   § DQC8_ipdÉÑ§ DatDIn¯    § DQD0_ipdÉÒ§ DatDIn¯   § DQD1_ipdÉÓ§ DatDIn¯   § DQD2_ipdÉÔ§ DatDIn¯   § DQD3_ipdÉÕ§ DatDIn¯   § DQD4_ipdÉÖ§ DatDIn¯   § DQD5_ipdÉ×§ DatDIn¯   § DQD6_ipdÉØ§ DatDIn¯   § DQD7_ipdÉÙ§ DatDIn¯   § DQD8_ipdÉÚ§	 AddressIn¯    § A0_ipdÉÛ§	 AddressIn¯   § A1_ipdÉÜ§	 AddressIn¯   § A2_ipdÉÝ§	 AddressIn¯   § A3_ipdÉÞ§	 AddressIn¯   § A4_ipdÉß§	 AddressIn¯   § A5_ipdÉà§	 AddressIn¯   § A6_ipdÉá§	 AddressIn¯   § A7_ipdÉâ§	 AddressIn¯   § A8_ipdÉã§	 AddressIn¯	   § A9_ipdÉä§	 AddressIn¯
   § A10_ipdÉå§	 AddressIn¯   § A11_ipdÉæ§	 AddressIn¯   § A12_ipdÉç§	 AddressIn¯   § A13_ipdÉè§	 AddressIn¯   § A14_ipdÉé§	 AddressIn¯   § A15_ipdÉê§	 AddressIn¯   § A16_ipdÉë Éîl§	 mem_state(§ deselÉï§ begin_rdÉð§ begin_wrÉñ§ burst_rdÉò§ burst_wrÉó Éõp§ state§	 mem_state É÷l§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Éøl§ seqtab(g¯    a¯   .§ sequence Éúk§ il0§ sequence¯    ¯   ¯   ¯    Éûk§ il1§ sequence¯    ¯   ¯   ¯    Éük§ il2§ sequence¯    ¯   ¯   ¯    Éýk§ il3§ sequence¯    ¯   ¯   ¯    Éþk§ il§ seqtab§ il0§ il1§ il2§ il3 Êÿ  k§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É
)É§ Burst_Setup;É)ÉB§ LBONegIn¬1JÉ§	 Burst_Seq§ il ÉLÉ§	 Burst_Seq§ ln É*B ÉD É*;§ Burst_Setup É§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCInÉ§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RInÉ§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ!l§ command_type(§ dsÉ"§ burstÉ#§ readÉ$§ writeÉ% É(s§ Tviol_BWDN_CLK§ X01¬0 É)s§ TD_BWDN_CLK§ VitalTimingDataType É+s§ Tviol_BWCN_CLK§ X01¬0 É,s§ TD_BWCN_CLK§ VitalTimingDataType É.s§ Tviol_BWBN_CLK§ X01¬0 É/s§ TD_BWBN_CLK§ VitalTimingDataType É1s§ Tviol_BWAN_CLK§ X01¬0 É2s§ TD_BWAN_CLK§ VitalTimingDataType É4s§ Tviol_CKENIn_CLK§ X01¬0 É5s§ TD_CKENIn_CLK§ VitalTimingDataType É7s§ Tviol_ADVIn_CLK§ X01¬0 É8s§ TD_ADVIn_CLK§ VitalTimingDataType É:s§ Tviol_CE1NegIn_CLK§ X01¬0 É;s§ TD_CE1NegIn_CLK§ VitalTimingDataType É=s§ Tviol_CE2NegIn_CLK§ X01¬0 É>s§ TD_CE2NegIn_CLK§ VitalTimingDataType É@s§ Tviol_CE2In_CLK§ X01¬0 ÉAs§ TD_CE2In_CLK§ VitalTimingDataType ÉCs§ Tviol_RIn_CLK§ X01¬0 ÉDs§
 TD_RIn_CLK§ VitalTimingDataType ÉFs§ Tviol_DatDIn_CLK§ X01¬0 ÉGs§ TD_DatDIn_CLK§ VitalTimingDataType ÉIs§ Tviol_DatCIn_CLK§ X01¬0 ÉJs§ TD_DatCIn_CLK§ VitalTimingDataType ÉLs§ Tviol_DatBIn_CLK§ X01¬0 ÉMs§ TD_DatBIn_CLK§ VitalTimingDataType ÉOs§ Tviol_DatAIn_CLK§ X01¬0 ÉPs§ TD_DatAIn_CLK§ VitalTimingDataType ÉRs§ Tviol_AddressIn_CLK§ X01¬0 ÉSs§ TD_AddressIn_CLK§ VitalTimingDataType ÉUs§	 Pviol_CLK§ X01¬0 ÉVs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉYl§ MemStore(g¯    a¯Öü  .§ INTEGERÉZ`¯   a¯ÿ   É\s§ MemDataA§ MemStore É]s§ MemDataB§ MemStore É^s§ MemDataC§ MemStore É_s§ MemDataD§ MemStore Éas§ MemAddr§ NATURAL`¯    a¯Öü   Ébs§ MemAddr1§ NATURAL`¯    a¯Öü   Écs§	 startaddr§ NATURAL`¯    a¯Öü   Ées§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     Éfs§ memstart§ NATURAL`¯    a¯   ¯     Égs§ offset§ INTEGER`¯   a¯   ¯     Éis§ command§ command_type Éks§ BWD1§ UX01 Éls§ BWC1§ UX01 Éms§ BWB1§ UX01 Éns§ BWA1§ UX01 Éps§ BWD2§ UX01 Éqs§ BWC2§ UX01 Érs§ BWB2§ UX01 Éss§ BWA2§ UX01 Éus§ wr1§ boolean§ false Évs§ wr2§ boolean§ false Éws§ wr3§ boolean§ false Ézs§	 Violation§ X01¬0 É|s§ OBuf1§ std_logic_vector¯#   b¯    É}0¬Z É~s§ OBuf2§ std_logic_vector¯#   b¯    É0¬Z É)ÉB§ TimingChecksOnJÉ§ VitalSetupHoldCheckÉ§
 TestSignal§ BWDNInÉ§ TestSignalName­   "BWD"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ§ HoldHigh§ thold_BWANeg_CLKÉ§ HoldLow§ thold_BWANeg_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_BWDN_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_BWDN_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ BWCNInÉ§ TestSignalName­   "BWC"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ § HoldHigh§ thold_BWANeg_CLKÉ¡§ HoldLow§ thold_BWANeg_CLKÉ¢§ CheckEnabled§ CKENIn¬0É£§ RefTransition¬/É¤§	 HeaderMsg§ InstancePath!§ partIDÉ¥§
 TimingData§ TD_BWCN_CLKÉ¦§ XOn§ XOnÉ§§ MsgOn§ MsgOnÉ¨§	 Violation§ Tviol_BWCN_CLK Éª§ VitalSetupHoldCheckÉ«§
 TestSignal§ BWBNInÉ¬§ TestSignalName­   "BWB"É­§	 RefSignal§ CLKInÉ®§ RefSignalName­   "CLK"É¯§	 SetupHigh§ tsetup_BWANeg_CLKÉ°§ SetupLow§ tsetup_BWANeg_CLKÉ±§ HoldHigh§ thold_BWANeg_CLKÉ²§ HoldLow§ thold_BWANeg_CLKÉ³§ CheckEnabled§ CKENIn¬0É´§ RefTransition¬/Éµ§	 HeaderMsg§ InstancePath!§ partIDÉ¶§
 TimingData§ TD_BWBN_CLKÉ·§ XOn§ XOnÉ¸§ MsgOn§ MsgOnÉ¹§	 Violation§ Tviol_BWBN_CLK É»§ VitalSetupHoldCheckÉ¼§
 TestSignal§ BWANInÉ½§ TestSignalName­   "BWA"É¾§	 RefSignal§ CLKInÉ¿§ RefSignalName­   "CLK"ÉÀ§	 SetupHigh§ tsetup_BWANeg_CLKÉÁ§ SetupLow§ tsetup_BWANeg_CLKÉÂ§ HoldHigh§ thold_BWANeg_CLKÉÃ§ HoldLow§ thold_BWANeg_CLKÉÄ§ CheckEnabled§ CKENIn¬0ÉÅ§ RefTransition¬/ÉÆ§	 HeaderMsg§ InstancePath!§ partIDÉÇ§
 TimingData§ TD_BWAN_CLKÉÈ§ XOn§ XOnÉÉ§ MsgOn§ MsgOnÉÊ§	 Violation§ Tviol_BWAN_CLK ÉÌ§ VitalSetupHoldCheckÉÍ§
 TestSignal§ CKENInÉÎ§ TestSignalName­
   "CLKENNeg"ÉÏ§	 RefSignal§ CLKInÉÐ§ RefSignalName­   "CLK"ÉÑ§	 SetupHigh§ tsetup_CLKENNeg_CLKÉÒ§ SetupLow§ tsetup_CLKENNeg_CLKÉÓ§ HoldHigh§ thold_CLKENNeg_CLKÉÔ§ HoldLow§ thold_CLKENNeg_CLKÉÕ§ CheckEnabled§ TRUEÉÖ§ RefTransition¬/É×§	 HeaderMsg§ InstancePath!§ partIDÉØ§
 TimingData§ TD_CKENIn_CLKÉÙ§ XOn§ XOnÉÚ§ MsgOn§ MsgOnÉÛ§	 Violation§ Tviol_CKENIn_CLK ÉÝ§ VitalSetupHoldCheckÉÞ§
 TestSignal§ ADVInÉß§ TestSignalName­   "ADV"Éà§	 RefSignal§ CLKInÉá§ RefSignalName­   "CLK"Éâ§	 SetupHigh§ tsetup_ADV_CLKÉã§ SetupLow§ tsetup_ADV_CLKÉä§ HoldHigh§ thold_ADV_CLKÉå§ HoldLow§ thold_ADV_CLKÉæ§ CheckEnabled§ CKENIn¬0Éç§ RefTransition¬/Éè§	 HeaderMsg§ InstancePath!§ partIDÉé§
 TimingData§ TD_ADVIn_CLKÉê§ XOn§ XOnÉë§ MsgOn§ MsgOnÉì§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheckÉï§
 TestSignal§ CE1NegInÉð§ TestSignalName­   "CE1Neg"Éñ§	 RefSignal§ CLKInÉò§ RefSignalName­   "CLK"Éó§	 SetupHigh§ tsetup_CE2_CLKÉô§ SetupLow§ tsetup_CE2_CLKÉõ§ HoldHigh§ thold_CE2_CLKÉö§ HoldLow§ thold_CE2_CLKÉ÷§ CheckEnabled§ CKENIn¬0Éø§ RefTransition¬/Éù§	 HeaderMsg§ InstancePath!§ partIDÉú§
 TimingData§ TD_CE1NegIn_CLKÉû§ XOn§ XOnÉü§ MsgOn§ MsgOnÉý§	 Violation§ Tviol_CE1NegIn_CLK Êþ  § VitalSetupHoldCheckÉ§
 TestSignal§ CE2NegInÉ§ TestSignalName­   "CE2Neg"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ	§ CheckEnabled§ CKENIn¬0É
§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2NegIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_CE2NegIn_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ CE2InÉ§ TestSignalName­   "CE2"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2In_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ §	 Violation§ Tviol_CE2In_CLK É"§ VitalSetupHoldCheckÉ#§
 TestSignal§ RInÉ$§ TestSignalName­   "R"É%§	 RefSignal§ CLKInÉ&§ RefSignalName­   "CLK"É'§	 SetupHigh§ tsetup_R_CLKÉ(§ SetupLow§ tsetup_R_CLKÉ)§ HoldHigh§ thold_R_CLKÉ*§ HoldLow§ thold_R_CLKÉ+§ CheckEnabled§ CKENIn¬0É,§ RefTransition¬/É-§	 HeaderMsg§ InstancePath!§ partIDÉ.§
 TimingData§
 TD_RIn_CLKÉ/§ XOn§ XOnÉ0§ MsgOn§ MsgOnÉ1§	 Violation§ Tviol_RIn_CLK É3§ VitalSetupHoldCheckÉ4§
 TestSignal§	 AddressInÉ5§ TestSignalName­	   "Address"É6§	 RefSignal§ CLKInÉ7§ RefSignalName­   "CLK"É8§	 SetupHigh§ tsetup_A0_CLKÉ9§ SetupLow§ tsetup_A0_CLKÉ:§ HoldHigh§ thold_A0_CLKÉ;§ HoldLow§ thold_A0_CLKÉ<§ CheckEnabled§ CKENIn¬0É=§ RefTransition¬/É>§	 HeaderMsg§ InstancePath!§ partIDÉ?§
 TimingData§ TD_AddressIn_CLKÉ@§ XOn§ XOnÉA§ MsgOn§ MsgOnÉB§	 Violation§ Tviol_AddressIn_CLK ÉD§ VitalSetupHoldCheckÉE§
 TestSignal§ DatDInÉF§ TestSignalName­   "DatD"ÉG§	 RefSignal§ CLKInÉH§ RefSignalName­   "CLK"ÉI§	 SetupHigh§ tsetup_DQA0_CLKÉJ§ SetupLow§ tsetup_DQA0_CLKÉK§ HoldHigh§ thold_DQA0_CLKÉL§ HoldLow§ thold_DQA0_CLKÉM§ CheckEnabled§ CKENIn¬0ÉN§ RefTransition¬/ÉO§	 HeaderMsg§ InstancePath!§ partIDÉP§
 TimingData§ TD_DatDIn_CLKÉQ§ XOn§ XOnÉR§ MsgOn§ MsgOnÉS§	 Violation§ Tviol_DatDIn_CLK ÉU§ VitalSetupHoldCheckÉV§
 TestSignal§ DatCInÉW§ TestSignalName­   "DatC"ÉX§	 RefSignal§ CLKInÉY§ RefSignalName­   "CLK"ÉZ§	 SetupHigh§ tsetup_DQA0_CLKÉ[§ SetupLow§ tsetup_DQA0_CLKÉ\§ HoldHigh§ thold_DQA0_CLKÉ]§ HoldLow§ thold_DQA0_CLKÉ^§ CheckEnabled§ CKENIn¬0É_§ RefTransition¬/É`§	 HeaderMsg§ InstancePath!§ partIDÉa§
 TimingData§ TD_DatCIn_CLKÉb§ XOn§ XOnÉc§ MsgOn§ MsgOnÉd§	 Violation§ Tviol_DatCIn_CLK Éf§ VitalSetupHoldCheckÉg§
 TestSignal§ DatBInÉh§ TestSignalName­   "DatB"Éi§	 RefSignal§ CLKInÉj§ RefSignalName­   "CLK"Ék§	 SetupHigh§ tsetup_DQA0_CLKÉl§ SetupLow§ tsetup_DQA0_CLKÉm§ HoldHigh§ thold_DQA0_CLKÉn§ HoldLow§ thold_DQA0_CLKÉo§ CheckEnabled§ CKENIn¬0Ép§ RefTransition¬/Éq§	 HeaderMsg§ InstancePath!§ partIDÉr§
 TimingData§ TD_DatBIn_CLKÉs§ XOn§ XOnÉt§ MsgOn§ MsgOnÉu§	 Violation§ Tviol_DatBIn_CLK Éw§ VitalSetupHoldCheckÉx§
 TestSignal§ DatAInÉy§ TestSignalName­   "DatA"Éz§	 RefSignal§ CLKInÉ{§ RefSignalName­   "CLK"É|§	 SetupHigh§ tsetup_DQA0_CLKÉ}§ SetupLow§ tsetup_DQA0_CLKÉ~§ HoldHigh§ thold_DQA0_CLKÉ§ HoldLow§ thold_DQA0_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_DatAIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_DatAIn_CLK É§ VitalPeriodPulseCheckÉ§
 TestSignal§ CLKInÉ§ TestSignalName­   "CLK"É§ Period§ tperiod_CLK_posedgeÉ§ PulseWidthLow§ tpw_CLK_negedgeÉ§ PulseWidthHigh§ tpw_CLK_posedgeÉ§
 PeriodData§ PD_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§	 Pviol_CLKÉ§	 HeaderMsg§ InstancePath!§ partIDÉ§ CheckEnabled§ CKENIn¬0 É§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKÉX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKXÉ§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKXÉ§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKXÉ§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKXÉ§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKXÉ§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKXÉ§ Tviol_BWDN_CLK ÉG§	 Violation¬0É H§ InstancePath!§ partID!­   ": simulation may be"!É¡­&   " inaccurate due to timing violations"É¢I§ SeverityMode É¤*B ÉªB§ rising_edge§ CLKInW§ CKENIn¬0JÉ«G_§ Is_X§ BWDNInÉ¬H§ InstancePath!§ partID!­   ": Unusable value for BWDN"É­I§ SeverityMode É®G_§ Is_X§ BWCNInÉ¯H§ InstancePath!§ partID!­   ": Unusable value for BWCN"É°I§ SeverityMode É±G_§ Is_X§ BWBNInÉ²H§ InstancePath!§ partID!­   ": Unusable value for BWBN"É³I§ SeverityMode É´G_§ Is_X§ BWANInÉµH§ InstancePath!§ partID!­   ": Unusable value for BWAN"É¶I§ SeverityMode É·G_§ Is_X§ RInÉ¸H§ InstancePath!§ partID!­   ": Unusable value for R"É¹I§ SeverityMode ÉºG_§ Is_X§ ADVInÉ»H§ InstancePath!§ partID!­   ": Unusable value for ADV"É¼I§ SeverityMode É½G_§ Is_X§ CE2InÉ¾H§ InstancePath!§ partID!­   ": Unusable value for CE2"É¿I§ SeverityMode ÉÀG_§ Is_X§ CE1NegInÉÁH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"ÉÂI§ SeverityMode ÉÃG_§ Is_X§ CE2NegInÉÄH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"ÉÅI§ SeverityMode ÉÈB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1XÉÉ§ CE2In¬0JÉÊ§ command§ ds ÉËK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1WÉÌ§ ADVIn¬0JÉÍB§ RIn¬1JÉÎ§ command§ read ÉÏLÉÐ§ command§ write ÉÑ*B ÉÒK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0WÉÓ§ CE2In¬1JÉÔ§ command§ burst ÉÕLÉÖG§ falseÉ×H§ InstancePath!§ partID!­   ": Could not decode "ÉØ!­
   "command."ÉÙI§ SeverityMode ÉÚ*B ÉÜ§ wr3§ wr2 ÉÝ§ wr2§ wr1 ÉÞ§ wr1§ false ÉàB§ wr3JÉáB§ BWA2¬0JÉâB§	 Violation¬XJÉã§ MemDataA§ MemAddr1¯    ÉäLÉå§ MemDataA§ MemAddr1§ to_nat§ DatAIn Éæ*B Éç*B ÉèB§ BWB2¬0JÉéB§	 Violation¬XJÉê§ MemDataB§ MemAddr1¯    ÉëLÉì§ MemDataB§ MemAddr1§ to_nat§ DatBIn Éí*B Éî*B ÉïB§ BWC2¬0JÉðB§	 Violation¬XJÉñ§ MemDataC§ MemAddr1¯    ÉòLÉó§ MemDataC§ MemAddr1§ to_nat§ DatCIn Éô*B Éõ*B ÉöB§ BWD2¬0JÉ÷B§	 Violation¬XJÉø§ MemDataD§ MemAddr1¯    ÉùLÉú§ MemDataD§ MemAddr1§ to_nat§ DatDIn Éû*B Éü*B Éý*B Êý  § MemAddr1§ MemAddr É§ OBuf2§ OBuf1 ÉN§ state(ÉP§ deselÉN§ command(ÉP§ dsÉ§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§ OBuf10¬Z É7*N É9P§ begin_rdÉ:§	 Burst_Cnt¯     É;N§ command(É<P§ dsÉ=§ state§ desel É>§ OBuf10¬Z É?P§ readÉ@§ state§ begin_rd ÉA§ MemAddr§ to_nat§	 AddressIn ÉB§	 startaddr§ MemAddr ÉC§ memstart§ to_nat§	 AddressIn¯   b¯     ÉDB§ MemDataA§ MemAddr¯   JÉE§ OBuf1¯   b¯    0¬U ÉFK§ MemDataA§ MemAddr¯   JÉG§ OBuf1¯   b¯    0¬X ÉHLÉI§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉJ*B ÉKB§ MemDataB§ MemAddr¯   JÉL§ OBuf1¯   b¯	   0¬U ÉMK§ MemDataB§ MemAddr¯   JÉN§ OBuf1¯   b¯	   0¬X ÉOLÉP§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉQ*B ÉRB§ MemDataC§ MemAddr¯   JÉS§ OBuf1¯   b¯   0¬U ÉTK§ MemDataC§ MemAddr¯   JÉU§ OBuf1¯   b¯   0¬X ÉVLÉW§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉX*B ÉYB§ MemDataD§ MemAddr¯   JÉZ§ OBuf1¯#   b¯   0¬U É[K§ MemDataD§ MemAddr¯   JÉ\§ OBuf1¯#   b¯   0¬X É]LÉ^§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É_*B É`P§ writeÉa§ state§ begin_wr Éb§ MemAddr§ to_nat§	 AddressIn Éc§	 startaddr§ MemAddr Éd§ memstart§ to_nat§	 AddressIn¯   b¯     Ée§ OBuf10¬Z Éf§ BWA1§ BWANIn Ég§ BWB1§ BWBNIn Éh§ BWC1§ BWCNIn Éi§ BWD1§ BWDNIn Éj§ wr1§ TRUE ÉkP§ burstÉl§ state§ burst_rd Ém§	 Burst_Cnt§	 Burst_Cnt¯    ÉnB§	 Burst_Cnt¯   JÉo§	 Burst_Cnt¯     Ép*B Éq§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Ér§ MemAddr§	 startaddr§ offset ÉsB§ MemDataA§ MemAddr¯   JÉt§ OBuf1¯   b¯    0¬U ÉuK§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬X ÉwLÉx§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éy*B ÉzB§ MemDataB§ MemAddr¯   JÉ{§ OBuf1¯   b¯	   0¬U É|K§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬X É~LÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B É*N ÉP§ begin_wrÉ§ BWA2§ BWA1 É§ BWB2§ BWB1 É§ BWC2§ BWC1 É§ BWD2§ BWD1 É§	 Burst_Cnt¯     ÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z ÉP§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É B§ MemDataA§ MemAddr¯   JÉ¡§ OBuf1¯   b¯    0¬U É¢K§ MemDataA§ MemAddr¯   JÉ£§ OBuf1¯   b¯    0¬X É¤LÉ¥§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É¦*B É§B§ MemDataB§ MemAddr¯   JÉ¨§ OBuf1¯   b¯	   0¬U É©K§ MemDataB§ MemAddr¯   JÉª§ OBuf1¯   b¯	   0¬X É«LÉ¬§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É­*B É®B§ MemDataC§ MemAddr¯   JÉ¯§ OBuf1¯   b¯   0¬U É°K§ MemDataC§ MemAddr¯   JÉ±§ OBuf1¯   b¯   0¬X É²LÉ³§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É´*B ÉµB§ MemDataD§ MemAddr¯   JÉ¶§ OBuf1¯#   b¯   0¬U É·K§ MemDataD§ MemAddr¯   JÉ¸§ OBuf1¯#   b¯   0¬X É¹LÉº§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É»*B É¼P§ writeÉ½§ state§ begin_wr É¾§ MemAddr§ to_nat§	 AddressIn É¿§	 startaddr§ MemAddr ÉÀ§ OBuf10¬Z ÉÁ§ BWA1§ BWANIn ÉÂ§ BWB1§ BWBNIn ÉÃ§ BWC1§ BWCNIn ÉÄ§ BWD1§ BWDNIn ÉÅ§ wr1§ TRUE ÉÆP§ burstÉÇ§ state§ burst_wr ÉÈ§	 Burst_Cnt§	 Burst_Cnt¯    ÉÉB§	 Burst_Cnt¯   JÉÊ§	 Burst_Cnt¯     ÉË*B ÉÌ§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt ÉÍ§ MemAddr§	 startaddr§ offset ÉÎ§ BWA1§ BWANIn ÉÏ§ BWB1§ BWBNIn ÉÐ§ BWC1§ BWCNIn ÉÑ§ BWD1§ BWDNIn ÉÒ§ wr1§ TRUE ÉÓ*N ÉÕP§ burst_rdÉÖN§ command(É×P§ dsÉØ§ state§ desel ÉÙ§ OBuf10¬Z ÉÚP§ readÉÛ§ state§ begin_rd ÉÜ§ MemAddr§ to_nat§	 AddressIn ÉÝ§	 startaddr§ MemAddr ÉÞ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉßB§ MemDataA§ MemAddr¯   JÉà§ OBuf1¯   b¯    0¬U ÉáK§ MemDataA§ MemAddr¯   JÉâ§ OBuf1¯   b¯    0¬X ÉãLÉä§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éå*B ÉæB§ MemDataB§ MemAddr¯   JÉç§ OBuf1¯   b¯	   0¬U ÉèK§ MemDataB§ MemAddr¯   JÉé§ OBuf1¯   b¯	   0¬X ÉêLÉë§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éì*B ÉíB§ MemDataC§ MemAddr¯   JÉî§ OBuf1¯   b¯   0¬U ÉïK§ MemDataC§ MemAddr¯   JÉð§ OBuf1¯   b¯   0¬X ÉñLÉò§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éó*B ÉôB§ MemDataD§ MemAddr¯   JÉõ§ OBuf1¯#   b¯   0¬U ÉöK§ MemDataD§ MemAddr¯   JÉ÷§ OBuf1¯#   b¯   0¬X ÉøLÉù§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éú*B ÉûP§ writeÉü§ state§ begin_wr Éý§ MemAddr§ to_nat§	 AddressIn Éþ§	 startaddr§ MemAddr Êü  § memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    É	B§	 Burst_Cnt¯   JÉ
§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É**N É,P§ burst_wrÉ-N§ command(É.P§ dsÉ/§ state§ desel É0§ OBuf10¬Z É1P§ readÉ2§ state§ begin_rd É3§ MemAddr§ to_nat§	 AddressIn É4§	 startaddr§ MemAddr É5§ memstart§ to_nat§	 AddressIn¯   b¯     É6B§ MemDataA§ MemAddr¯   JÉ7§ OBuf1¯   b¯    0¬U É8K§ MemDataA§ MemAddr¯   JÉ9§ OBuf1¯   b¯    0¬X É:LÉ;§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É<*B É=B§ MemDataB§ MemAddr¯   JÉ>§ OBuf1¯   b¯	   0¬U É?K§ MemDataB§ MemAddr¯   JÉ@§ OBuf1¯   b¯	   0¬X ÉALÉB§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉC*B ÉDB§ MemDataC§ MemAddr¯   JÉE§ OBuf1¯   b¯   0¬U ÉFK§ MemDataC§ MemAddr¯   JÉG§ OBuf1¯   b¯   0¬X ÉHLÉI§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉJ*B ÉKB§ MemDataD§ MemAddr¯   JÉL§ OBuf1¯#   b¯   0¬U ÉMK§ MemDataD§ MemAddr¯   JÉN§ OBuf1¯#   b¯   0¬X ÉOLÉP§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉQ*B ÉRP§ writeÉS§ state§ begin_wr ÉT§ MemAddr§ to_nat§	 AddressIn ÉU§	 startaddr§ MemAddr ÉV§ memstart§ to_nat§	 AddressIn¯   b¯     ÉW§ OBuf10¬Z ÉX§ BWA1§ BWANIn ÉY§ BWB1§ BWBNIn ÉZ§ BWC1§ BWCNIn É[§ BWD1§ BWDNIn É\§ wr1§ TRUE É]P§ burstÉ^§	 Burst_Cnt§	 Burst_Cnt¯    É_B§	 Burst_Cnt¯   JÉ`§	 Burst_Cnt¯     Éa*B Éb§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éc§ MemAddr§	 startaddr§ offset Éd§ BWA1§ BWANIn Ée§ BWB1§ BWBNIn Éf§ BWC1§ BWCNIn Ég§ BWD1§ BWDNIn Éh§ wr1§ TRUE Éi*N Ék*N ÉmB§ OENegIn¬0JÉn§ D_zd0¬Z§ OBuf2}¯   § ns Éo*B Éq*B ÉsB§ OENegIn¬1JÉt§ D_zd0¬Z ÉuLÉv§ D_zd§ OBuf2 Éw*B Éy*; É~§
 DataOutBlk/§ iu¯#   b¯    AÉ§ DataOut_Delay;§ D_zd§ iÉs§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É)É§ VitalPathDelay01ZÉ§	 OutSignal§ DataOut§ iÉ§ OutSignalName­   "Data"É§ OutTemp§ D_zd§ iÉ§ Mode§ VitalTransportÉ§
 GlitchData§ D_GlitchData§ iÉ§ PathsÉ¯   § InputChangeTime§ CLKIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_CLK_DQA0É§ PathCondition§ OENegIn¬0É¯   § InputChangeTime§ OENegIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_OENeg_DQA0É§ PathCondition§ TRUEÉÉ É*; É*A É*9 É*§ rtl ª
V 000072 60 7 1556616363796 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616363706 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1556616363706 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616363706
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
I 000044 52 6458          1556616363938 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1556616363935 ./src/main.vhd*main|21+RTL
Ver. 1.01
Ê    É*8§ RTL.§ main(É/i§ topÉ1+É2§ FLOWTHROUGH§ integer¯     É3§ ASIZE§ integer¯    É4§ DSIZE§ integer¯    É5§ BWSIZE§ integer¯   É6 É8,É:§ clku§	 std_logic É<§ RESET_Nu§	 std_logic É?§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É@§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉA§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ RD_WR_Nu§	 std_logic ÉC§ ADDR_ADV_LD_Nu§	 std_logic ÉD§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉH§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉI§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉJ§ RW_Nv§	 std_logic ÉK§ ADV_LD_Nv§	 std_logic ÉL§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉM ÉN*i ÉPp§ clkm§	 std_logic ÉR)ÉS§ clkm§ clk ÉT§ TOP_T§ topÉU+6ÉV§ FLOWTHROUGH§ FLOWTHROUGHÉW§ ASIZE§ ASIZEÉX§ DSIZE§ DSIZEÉY§ BWSIZE§ BWSIZEÉZÉ[,6É\§ clk§ clkmÉ]§ RESET_N§ RESET_NÉ`§ ADDR§ ADDRÉa§ DATA_IN§ DATA_INÉb§ DATA_OUT§ DATA_OUTÉc§ RD_WR_N§ RD_WR_NÉd§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉe§ DM§ DMÉi§ SA§ SAÉj§ DQ§ DQÉk§ RW_N§ RW_NÉl§ ADV_LD_N§ ADV_LD_NÉm§ BW_N§ BW_NÉn Éo* ª
V 000060 60 7 1556616363935 ./src/main.vhd*main|21+RTL__opt
2V 000062 60 574 1556616363994 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É.2§
 pipe_delay(É0+É1§ FLOWTHROUGH§ integer¯     É2§ DSIZE§ integer¯$    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ lb_rw_nu§	 std_logic É=§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É?§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É@§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     ÉC§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    ÉD ÉH*§
 pipe_delay ª
V 000065 60 7 1556616363994 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1556616364036 RTL
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1556616364032 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ém§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Én§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éo§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ép§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éq§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ér§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH És§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ét§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éu§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Év§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éw§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éx§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éy§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éz§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É{§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É|§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É}§
 delay_rw_n§ DSIZE¯    §	 rw_n_pipe¯   § FLOWTHROUGH É~§
 delay_rw_n§ DSIZE¯!   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯"   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯#   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯$   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉB§ clk¬1JÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1556616364032 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2V 000041 11 447 1556616363995 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
V 000042 11 1092 1556616363995 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1556616363995
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
V 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1556616364126 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§
 pipe_stage(É0+É1§ DSIZE§ integer¯    É2§ ASIZE§ integer¯$    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ addru§ std_logic_vector§ ASIZE¯   b¯     É=§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É>§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É?§ rd_wr_nu§	 std_logic É@§ addr_adv_ld_nu§	 std_logic ÉA§ dmu§ std_logic_vector§ BWSIZE¯   b¯     ÉC§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     ÉD§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     ÉE§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     ÉF§ rd_wr_n_regv§	 std_logic ÉG§ addr_adv_ld_n_regv§	 std_logic ÉH§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    ÉI ÉJ*§
 pipe_stage ª
V 000065 60 7 1556616364126 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616364167 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1556616364164 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]*B É^B§ clk¬1JÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Ée*B Ég*; Éj*§ RTL ª
V 000072 60 7 1556616364164 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616364127 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1556616364127 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616364127
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1556616364287 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1556616364284 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1556616364284 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1556616364318 ./src/top.vhd*top
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É&§ work É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É	2§ top(É+É§ FLOWTHROUGH§ integer¯     É§ ASIZE§ integer¯    É§ DSIZE§ integer¯$    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ RESET_Nu§	 std_logic É§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É§ RD_WR_Nu§	 std_logic É§ ADDR_ADV_LD_Nu§	 std_logic É§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É"§ SAv§ std_logic_vector§ ASIZE¯   b¯     É#§ DQw§ std_logic_vector§ DSIZE¯   b¯     É$§ RW_Nv§	 std_logic É%§ ADV_LD_Nv§	 std_logic É&§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    É' É(*§ top ª
V 000051 60 7 1556616364318 ./src/top.vhd*top__opt
2I 000044 52 23113         1556616364373 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1556616364370 ./src/top.vhd*top|21+RTL
Ver. 1.01
Ê    É.8§ RTL.§ top(É3i§ PLL1É5,É6§ inclk0u§	 std_logic É8§ c0v§	 std_logic É9§ lockedv§	 std_logicÉ: É;*i É=i§ zbt_ctrl_topÉ?+É@§ FLOWTHROUGH§ integer¯     ÉA§ ASIZE§ integer¯    ÉB§ DSIZE§ integer¯$    ÉC§ BWSIZE§ integer¯   ÉD ÉF,ÉH§ clku§	 std_logic ÉI§ RESET_Nu§	 std_logic ÉL§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     ÉM§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉN§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉO§ RD_WR_Nu§	 std_logic ÉP§ ADDR_ADV_LD_Nu§	 std_logic ÉQ§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉU§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉV§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉW§ RW_Nv§	 std_logic ÉX§ ADV_LD_Nv§	 std_logic ÉY§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉZ É[*i É]i§
 idt71v3556É^+É_§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 Éf§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 Ég§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 Éh§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 Éi§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 Éj§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 Él§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 Én§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 Éo§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01É É,É§§ A0u§	 std_logic¬U É¨§ A1u§	 std_logic¬U É©§ A2u§	 std_logic¬U Éª§ A3u§	 std_logic¬U É«§ A4u§	 std_logic¬U É¬§ A5u§	 std_logic¬U É­§ A6u§	 std_logic¬U É®§ A7u§	 std_logic¬U É¯§ A8u§	 std_logic¬U É°§ A9u§	 std_logic¬U É±§ A10u§	 std_logic¬U É²§ A11u§	 std_logic¬U É³§ A12u§	 std_logic¬U É´§ A13u§	 std_logic¬U Éµ§ A14u§	 std_logic¬U É¶§ A15u§	 std_logic¬U É·§ A16u§	 std_logic¬U É¸§ DQA0w§	 std_logic¬U É¹§ DQA1w§	 std_logic¬U Éº§ DQA2w§	 std_logic¬U É»§ DQA3w§	 std_logic¬U É¼§ DQA4w§	 std_logic¬U É½§ DQA5w§	 std_logic¬U É¾§ DQA6w§	 std_logic¬U É¿§ DQA7w§	 std_logic¬U ÉÀ§ DQA8w§	 std_logic¬U ÉÁ§ DQB0w§	 std_logic¬U ÉÂ§ DQB1w§	 std_logic¬U ÉÃ§ DQB2w§	 std_logic¬U ÉÄ§ DQB3w§	 std_logic¬U ÉÅ§ DQB4w§	 std_logic¬U ÉÆ§ DQB5w§	 std_logic¬U ÉÇ§ DQB6w§	 std_logic¬U ÉÈ§ DQB7w§	 std_logic¬U ÉÉ§ DQB8w§	 std_logic¬U ÉÊ§ DQC0w§	 std_logic¬U ÉË§ DQC1w§	 std_logic¬U ÉÌ§ DQC2w§	 std_logic¬U ÉÍ§ DQC3w§	 std_logic¬U ÉÎ§ DQC4w§	 std_logic¬U ÉÏ§ DQC5w§	 std_logic¬U ÉÐ§ DQC6w§	 std_logic¬U ÉÑ§ DQC7w§	 std_logic¬U ÉÒ§ DQC8w§	 std_logic¬U ÉÓ§ DQD0w§	 std_logic¬U ÉÔ§ DQD1w§	 std_logic¬U ÉÕ§ DQD2w§	 std_logic¬U ÉÖ§ DQD3w§	 std_logic¬U É×§ DQD4w§	 std_logic¬U ÉØ§ DQD5w§	 std_logic¬U ÉÙ§ DQD6w§	 std_logic¬U ÉÚ§ DQD7w§	 std_logic¬U ÉÛ§ DQD8w§	 std_logic¬U ÉÜ§ ADVu§	 std_logic¬U ÉÝ§ Ru§	 std_logic¬U ÉÞ§ CLKENNegu§	 std_logic¬U Éß§ BWDNegu§	 std_logic¬U Éà§ BWCNegu§	 std_logic¬U Éá§ BWBNegu§	 std_logic¬U Éâ§ BWANegu§	 std_logic¬U Éã§ CE1Negu§	 std_logic¬U Éä§ CE2Negu§	 std_logic¬U Éå§ CE2u§	 std_logic¬U Éæ§ clku§	 std_logic¬U Éç§ LBONegu§	 std_logic¬1 Éè§ OENegu§	 std_logic¬UÉê Éë*i Éíp§ PLL_clk§ locked§	 std_logic Éîp§ sat§ std_logic_vector§ ASIZE¯   b¯    § SA Éïp§ clkzbt§	 std_logic Éðp§
 adv_ld_n_m§	 std_logic Éñp§ rw_n_m§	 std_logic Éòp§ bw_n_m§ std_logic_vector§ BWSIZE¯   b¯     Éó)Éô§ BW_N§ bw_n_m Éõ§ RW_N§ rw_n_m Éö§ ADV_LD_N§
 adv_ld_n_m É÷§ sat§ ADDR Éø§	 PLL1_inst§ PLL1,6Éù§ inclk0§ clkÉú§ locked§ lockedÉû§ c0§ PLL_clkÉü Éþ§ zbt_ctrl_top_inst1§ zbt_ctrl_topÊÿ   +6É§ FLOWTHROUGH§ FLOWTHROUGHÉ§ ASIZE§ ASIZEÉ§ DSIZE§ DSIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ PLL_clkÉ§ RESET_N§ RESET_NÉ§ ADDR§ ADDRÉ§ DATA_IN§ DATA_INÉ§ DATA_OUT§ DATA_OUTÉ§ RD_WR_N§ RD_WR_NÉ§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉ§ DM§ DMÉ§ SA§ SAÉ§ DQ§ DQÉ§ RW_N§ RW_NÉ§ ADV_LD_N§ ADV_LD_NÉ§ BW_N§ BW_NÉ É§ idt71v3556p§
 idt71v3556É,6É'§ A0§ sat¯    É(§ A1§ sat¯   É)§ A2§ sat¯   É*§ A3§ sat¯   É+§ A4§ sat¯   É,§ A5§ sat¯   É-§ A6§ sat¯   É.§ A7§ sat¯   É/§ A8§ sat¯   É0§ A9§ sat¯	   É1§ A10§ sat¯
   É2§ A11§ sat¯   É3§ A12§ sat¯   É4§ A13§ sat¯   É5§ A14§ sat¯   É6§ A15§ sat¯   É7§ A16§ sat¯   É8§ DQA0§ DQ¯    É9§ DQA1§ DQ¯   É:§ DQA2§ DQ¯   É;§ DQA3§ DQ¯   É<§ DQA4§ DQ¯   É=§ DQA5§ DQ¯   É>§ DQA6§ DQ¯   É?§ DQA7§ DQ¯   É@§ DQA8§ DQ¯   ÉA§ DQB0§ DQ¯	   ÉB§ DQB1§ DQ¯
   ÉC§ DQB2§ DQ¯   ÉD§ DQB3§ DQ¯   ÉE§ DQB4§ DQ¯   ÉF§ DQB5§ DQ¯   ÉG§ DQB6§ DQ¯   ÉH§ DQB7§ DQ¯   ÉI§ DQB8§ DQ¯   ÉJ§ DQC0§ DQ¯   ÉK§ DQC1§ DQ¯   ÉL§ DQC2§ DQ¯   ÉM§ DQC3§ DQ¯   ÉN§ DQC4§ DQ¯   ÉO§ DQC5§ DQ¯   ÉP§ DQC6§ DQ¯   ÉQ§ DQC7§ DQ¯   ÉR§ DQC8§ DQ¯   ÉS§ DQD0§ DQ¯   ÉT§ DQD1§ DQ¯   ÉU§ DQD2§ DQ¯   ÉV§ DQD3§ DQ¯   ÉW§ DQD4§ DQ¯   ÉX§ DQD5§ DQ¯    ÉY§ DQD6§ DQ¯!   ÉZ§ DQD7§ DQ¯"   É[§ DQD8§ DQ¯#   É\§ ADV§
 adv_ld_n_mÉ]§ R§ rw_n_mÉ_§ BWDNeg§ bw_n_m¯   É`§ BWCNeg§ bw_n_m¯   Éa§ BWBNeg§ bw_n_m¯   Éb§ BWANeg§ bw_n_m¯    Éf§ clk§ clkÉm Éo* ª
V 000058 60 7 1556616364370 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616364319 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1556616364319 top
#VLB_VERSION 59
#INFO
top
E 1556616364319
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1556616364427 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§ zbt_ctrl_top(É0+É1§ FLOWTHROUGH§ integer¯     É2§ ASIZE§ integer¯    É3§ DSIZE§ integer¯$    É4§ BWSIZE§ integer¯   É5 É7,É9§ clku§	 std_logic É;§ RESET_Nu§	 std_logic É>§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É?§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É@§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉA§ RD_WR_Nu§	 std_logic ÉB§ ADDR_ADV_LD_Nu§	 std_logic ÉC§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉG§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉH§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉI§ RW_Nv§	 std_logic ÉJ§ ADV_LD_Nv§	 std_logic ÉK§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉL ÉM*§ zbt_ctrl_top ª
V 000069 60 7 1556616364427 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1556616364487 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1556616364484 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯$    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1556616364484 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616364428 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1556616364428 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616364428
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000072 60 562 1556616364517 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ addr_ctrl_out(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯   É É,É§ clku§	 std_logic É§ lb_adv_ld_nu§	 std_logic É § lb_rw_nu§	 std_logic É!§ resetu§	 std_logic É"§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É#§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É$§ ram_adv_ld_nv§	 std_logic É%§ ram_rw_nv§	 std_logic É&§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É'§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É( É)*§ addr_ctrl_out ª
V 000075 60 7 1556616364517 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616364559 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1556616364556 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    É+8§ RTL.§ addr_ctrl_out(É/p§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     É1)É5;§ clk§ resetÉ6)É7B§ reset¬1JÉ8§ ram_addr0¬0 É9§ ram_rw_n¬0 É:§ ram_adv_ld_n¬0 É;§ ram_bw_n0¬0 É<K§ rising_edge§ clkJÉ=§ ram_addr§ lb_addr É>§ ram_rw_n§ lb_rw_n É?§ ram_adv_ld_n§ lb_adv_ld_n É@§ ram_bw_n§ lb_bw_n ÉA*B ÉB*; ÉE§ lb_bw_n_§ lb_bw ÉG*§ RTL ª
V 000082 60 7 1556616364556 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616364518 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 993 1556616364518 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616364518
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
I 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1556616364631 ./compile/data_inout.vhd*data_inout
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 data_inout(É+É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É § ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É!§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É"§	 read_datav§ std_logic_vector§ DSIZE¯   b¯     É#§ dqw§ std_logic_vector§ DSIZE¯   b¯    É$ É%*§
 data_inout ª
V 000069 60 7 1556616364631 ./compile/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616364680 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1556616364674 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    É'8§ RTL.§
 data_inout(É+p§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     É,p§
 write_data§ std_logic_vector§ DSIZE¯   b¯     É.)É2;§ clk§ resetÉ3)É4B§ reset¬1JÉ5§	 tri_r_n_w0¬0 É6§
 write_data0¬0 É7*B É8B§ clk¬1JÉ9§	 tri_r_n_w_§ ctrl_in_rw_n É:§
 write_data§ data_in É;*B É<*; É?§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É@§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉA§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉB§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉC§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉD§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉE§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉF§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉG§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉH§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉI§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉJ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉK§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉL§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉM§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉN§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z ÉO§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z ÉP§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z ÉQ§	 read_data§ dq ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée*§ RTL ª
V 000076 60 7 1556616364674 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616364632 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616364632 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616364632
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
I 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1556616364761 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§
 idt71v3556(É+É § InstancePath§ STRING§ DefaultInstancePath É!§ MsgOn§ BOOLEAN§ DefaultMsgOn É"§ SeverityMode§ SEVERITY_LEVEL§ WARNING É#§ thold_A0_CLK§ VitalDelayType§	 UnitDelay É$§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É%§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É&§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É'§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É(§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É)§ thold_R_CLK§ VitalDelayType§	 UnitDelay É*§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É+§ TimingModel§ STRING§ DefaultTimingModel É,§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É6§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É7§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É8§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É9§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É:§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É;§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É<§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É=§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É>§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É?§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É@§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 ÉA§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 ÉB§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 ÉC§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 ÉD§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 ÉE§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 ÉF§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉZ§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É[§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É\§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É]§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É^§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É_§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É`§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 Éa§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 Éb§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Él§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 Én§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éo§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ép§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Éq§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Ér§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay És§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Éw§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éx§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay Éy§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Éz§ XOn§ BOOLEAN§
 DefaultXonÉ{ É|,É}§ A0u§	 std_logic¬U É~§ A1u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ ADVu§	 std_logic¬U É§ BWANegu§	 std_logic¬U É§ BWBNegu§	 std_logic¬U É§ BWCNegu§	 std_logic¬U É§ BWDNegu§	 std_logic¬U É§ CE1Negu§	 std_logic¬U É§ CE2u§	 std_logic¬U É§ CE2Negu§	 std_logic¬U É§ CLKu§	 std_logic¬U É§ CLKENNegu§	 std_logic¬U É§ LBONegu§	 std_logic¬1 É§ OENegu§	 std_logic¬U É§ Ru§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É § DQA5w§	 std_logic¬U É¡§ DQA6w§	 std_logic¬U É¢§ DQA7w§	 std_logic¬U É£§ DQA8w§	 std_logic¬U É¤§ DQB0w§	 std_logic¬U É¥§ DQB1w§	 std_logic¬U É¦§ DQB2w§	 std_logic¬U É§§ DQB3w§	 std_logic¬U É¨§ DQB4w§	 std_logic¬U É©§ DQB5w§	 std_logic¬U Éª§ DQB6w§	 std_logic¬U É«§ DQB7w§	 std_logic¬U É¬§ DQB8w§	 std_logic¬U É­§ DQC0w§	 std_logic¬U É®§ DQC1w§	 std_logic¬U É¯§ DQC2w§	 std_logic¬U É°§ DQC3w§	 std_logic¬U É±§ DQC4w§	 std_logic¬U É²§ DQC5w§	 std_logic¬U É³§ DQC6w§	 std_logic¬U É´§ DQC7w§	 std_logic¬U Éµ§ DQC8w§	 std_logic¬U É¶§ DQD0w§	 std_logic¬U É·§ DQD1w§	 std_logic¬U É¸§ DQD2w§	 std_logic¬U É¹§ DQD3w§	 std_logic¬U Éº§ DQD4w§	 std_logic¬U É»§ DQD5w§	 std_logic¬U É¼§ DQD6w§	 std_logic¬U É½§ DQD7w§	 std_logic¬U É¾§ DQD8w§	 std_logic¬UÉ¿ ÉÁd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÃ*§
 idt71v3556 ª
V 000069 60 7 1556616364761 ./compile/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17562         1556616364830 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616364821 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A1_ipd§
 std_ulogic¬U ÉÐp§ A2_ipd§
 std_ulogic¬U ÉÑp§ A3_ipd§
 std_ulogic¬U ÉÒp§ A4_ipd§
 std_ulogic¬U ÉÓp§ A5_ipd§
 std_ulogic¬U ÉÔp§ A6_ipd§
 std_ulogic¬U ÉÕp§ A7_ipd§
 std_ulogic¬U ÉÖp§ A8_ipd§
 std_ulogic¬U É×p§ A9_ipd§
 std_ulogic¬U ÉØp§ A10_ipd§
 std_ulogic¬U ÉÙp§ A11_ipd§
 std_ulogic¬U ÉÚp§ A12_ipd§
 std_ulogic¬U ÉÛp§ A13_ipd§
 std_ulogic¬U ÉÜp§ A14_ipd§
 std_ulogic¬U ÉÝp§ A15_ipd§
 std_ulogic¬U ÉÞp§ A16_ipd§
 std_ulogic¬U Éßp§ DQA0_ipd§
 std_ulogic¬U Éàp§ DQA1_ipd§
 std_ulogic¬U Éáp§ DQA2_ipd§
 std_ulogic¬U Éâp§ DQA3_ipd§
 std_ulogic¬U Éãp§ DQA4_ipd§
 std_ulogic¬U Éäp§ DQA5_ipd§
 std_ulogic¬U Éåp§ DQA6_ipd§
 std_ulogic¬U Éæp§ DQA7_ipd§
 std_ulogic¬U Éçp§ DQA8_ipd§
 std_ulogic¬U Éèp§ DQB0_ipd§
 std_ulogic¬U Éép§ DQB1_ipd§
 std_ulogic¬U Éêp§ DQB2_ipd§
 std_ulogic¬U Éëp§ DQB3_ipd§
 std_ulogic¬U Éìp§ DQB4_ipd§
 std_ulogic¬U Éíp§ DQB5_ipd§
 std_ulogic¬U Éîp§ DQB6_ipd§
 std_ulogic¬U Éïp§ DQB7_ipd§
 std_ulogic¬U Éðp§ DQB8_ipd§
 std_ulogic¬U Éñp§ DQC0_ipd§
 std_ulogic¬U Éòp§ DQC1_ipd§
 std_ulogic¬U Éóp§ DQC2_ipd§
 std_ulogic¬U Éôp§ DQC3_ipd§
 std_ulogic¬U Éõp§ DQC4_ipd§
 std_ulogic¬U Éöp§ DQC5_ipd§
 std_ulogic¬U É÷p§ DQC6_ipd§
 std_ulogic¬U Éøp§ DQC7_ipd§
 std_ulogic¬U Éùp§ DQC8_ipd§
 std_ulogic¬U Éúp§ DQD0_ipd§
 std_ulogic¬U Éûp§ DQD1_ipd§
 std_ulogic¬U Éüp§ DQD2_ipd§
 std_ulogic¬U Éýp§ DQD3_ipd§
 std_ulogic¬U Éþp§ DQD4_ipd§
 std_ulogic¬U Êÿ   p§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U É	p§
 BWBNeg_ipd§
 std_ulogic¬U É
p§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É§ CLKInu§
 std_ulogic¬U É § CKENInu§
 std_ulogic¬U É!§	 AddressInu§ std_logic_vector¯   b¯     É"§ OENegInu§
 std_ulogic¬U É#§ RInu§
 std_ulogic¬U É$§ ADVInu§
 std_ulogic¬U É%§ CE2Inu§
 std_ulogic¬U É&§ LBONegInu§
 std_ulogic¬1 É'§ CE1NegInu§
 std_ulogic¬U É(§ CE2NegInu§
 std_ulogic¬U É),6§ BWDNIn§
 BWDNeg_ipdÉ*§ BWCNIn§
 BWCNeg_ipdÉ+§ BWBNIn§
 BWBNeg_ipdÉ,§ BWANIn§
 BWANeg_ipdÉ-§ CLKIn§ CLK_ipdÉ.§ CKENIn§ CLKENNeg_ipdÉ/§ OENegIn§	 OENeg_ipdÉ0§ RIn§ R_ipdÉ1§ ADVIn§ ADV_ipdÉ2§ CE2In§ CE2_ipdÉ3§ LBONegIn§
 LBONeg_ipdÉ4§ CE1NegIn§
 CE1Neg_ipdÉ5§ CE2NegIn§
 CE2Neg_ipdÉ6§ DataOut¯    § DQA0É7§ DataOut¯   § DQA1É8§ DataOut¯   § DQA2É9§ DataOut¯   § DQA3É:§ DataOut¯   § DQA4É;§ DataOut¯   § DQA5É<§ DataOut¯   § DQA6É=§ DataOut¯   § DQA7É>§ DataOut¯   § DQA8É?§ DataOut¯	   § DQB0É@§ DataOut¯
   § DQB1ÉA§ DataOut¯   § DQB2ÉB§ DataOut¯   § DQB3ÉC§ DataOut¯   § DQB4ÉD§ DataOut¯   § DQB5ÉE§ DataOut¯   § DQB6ÉF§ DataOut¯   § DQB7ÉG§ DataOut¯   § DQB8ÉH§ DataOut¯   § DQC0ÉI§ DataOut¯   § DQC1ÉJ§ DataOut¯   § DQC2ÉK§ DataOut¯   § DQC3ÉL§ DataOut¯   § DQC4ÉM§ DataOut¯   § DQC5ÉN§ DataOut¯   § DQC6ÉO§ DataOut¯   § DQC7ÉP§ DataOut¯   § DQC8ÉQ§ DataOut¯   § DQD0ÉR§ DataOut¯   § DQD1ÉS§ DataOut¯   § DQD2ÉT§ DataOut¯   § DQD3ÉU§ DataOut¯   § DQD4ÉV§ DataOut¯    § DQD5ÉW§ DataOut¯!   § DQD6ÉX§ DataOut¯"   § DQD7ÉY§ DataOut¯#   § DQD8ÉZ§ DatAIn¯    § DQA0_ipdÉ[§ DatAIn¯   § DQA1_ipdÉ\§ DatAIn¯   § DQA2_ipdÉ]§ DatAIn¯   § DQA3_ipdÉ^§ DatAIn¯   § DQA4_ipdÉ_§ DatAIn¯   § DQA5_ipdÉ`§ DatAIn¯   § DQA6_ipdÉa§ DatAIn¯   § DQA7_ipdÉb§ DatAIn¯   § DQA8_ipdÉc§ DatBIn¯    § DQB0_ipdÉd§ DatBIn¯   § DQB1_ipdÉe§ DatBIn¯   § DQB2_ipdÉf§ DatBIn¯   § DQB3_ipdÉg§ DatBIn¯   § DQB4_ipdÉh§ DatBIn¯   § DQB5_ipdÉi§ DatBIn¯   § DQB6_ipdÉj§ DatBIn¯   § DQB7_ipdÉk§ DatBIn¯   § DQB8_ipdÉl§ DatCIn¯    § DQC0_ipdÉm§ DatCIn¯   § DQC1_ipdÉn§ DatCIn¯   § DQC2_ipdÉo§ DatCIn¯   § DQC3_ipdÉp§ DatCIn¯   § DQC4_ipdÉq§ DatCIn¯   § DQC5_ipdÉr§ DatCIn¯   § DQC6_ipdÉs§ DatCIn¯   § DQC7_ipdÉt§ DatCIn¯   § DQC8_ipdÉu§ DatDIn¯    § DQD0_ipdÉv§ DatDIn¯   § DQD1_ipdÉw§ DatDIn¯   § DQD2_ipdÉx§ DatDIn¯   § DQD3_ipdÉy§ DatDIn¯   § DQD4_ipdÉz§ DatDIn¯   § DQD5_ipdÉ{§ DatDIn¯   § DQD6_ipdÉ|§ DatDIn¯   § DQD7_ipdÉ}§ DatDIn¯   § DQD8_ipdÉ~§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É)É § Burst_Setup;É¡)É¢B§ LBONegIn¬1JÉ£§	 Burst_Seq§ il É¤LÉ¥§	 Burst_Seq§ ln É¦*B É§D É¨*; É©§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉªl§ command_type(§ ds§ burst§ read§ write É«s§ Tviol_BWDN_CLK§ X01¬0 É¬s§ TD_BWDN_CLK§ VitalTimingDataType É­s§ Tviol_BWCN_CLK§ X01¬0 É®s§ TD_BWCN_CLK§ VitalTimingDataType É¯s§ Tviol_BWBN_CLK§ X01¬0 É°s§ TD_BWBN_CLK§ VitalTimingDataType É±s§ Tviol_BWAN_CLK§ X01¬0 É²s§ TD_BWAN_CLK§ VitalTimingDataType É³s§ Tviol_CKENIn_CLK§ X01¬0 É´s§ TD_CKENIn_CLK§ VitalTimingDataType Éµs§ Tviol_ADVIn_CLK§ X01¬0 É¶s§ TD_ADVIn_CLK§ VitalTimingDataType É·s§ Tviol_CE1NegIn_CLK§ X01¬0 É¸s§ TD_CE1NegIn_CLK§ VitalTimingDataType É¹s§ Tviol_CE2NegIn_CLK§ X01¬0 Éºs§ TD_CE2NegIn_CLK§ VitalTimingDataType É»s§ Tviol_CE2In_CLK§ X01¬0 É¼s§ TD_CE2In_CLK§ VitalTimingDataType É½s§ Tviol_RIn_CLK§ X01¬0 É¾s§
 TD_RIn_CLK§ VitalTimingDataType É¿s§ Tviol_DatDIn_CLK§ X01¬0 ÉÀs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÁs§ Tviol_DatCIn_CLK§ X01¬0 ÉÂs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÃs§ Tviol_DatBIn_CLK§ X01¬0 ÉÄs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÅs§ Tviol_DatAIn_CLK§ X01¬0 ÉÆs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÇs§ Tviol_AddressIn_CLK§ X01¬0 ÉÈs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÉs§	 Pviol_CLK§ X01¬0 ÉÊs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉËl§ MemStore(g¯    a¯Öü  .§ INTEGER`¯   a¯ÿ   ÉÌs§ MemDataA§ MemStore ÉÍs§ MemDataB§ MemStore ÉÎs§ MemDataC§ MemStore ÉÏs§ MemDataD§ MemStore ÉÐs§ MemAddr§ NATURAL`¯    a¯Öü   ÉÑs§ MemAddr1§ NATURAL`¯    a¯Öü   ÉÒs§	 startaddr§ NATURAL`¯    a¯Öü   ÉÓs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÔs§ memstart§ NATURAL`¯    a¯   ¯     ÉÕs§ offset§ INTEGER`¯   a¯   ¯     ÉÖs§ command§ command_type É×s§ BWD1§ UX01 ÉØs§ BWC1§ UX01 ÉÙs§ BWB1§ UX01 ÉÚs§ BWA1§ UX01 ÉÛs§ BWD2§ UX01 ÉÜs§ BWC2§ UX01 ÉÝs§ BWB2§ UX01 ÉÞs§ BWA2§ UX01 Éßs§ wr1§ BOOLEAN§ false Éàs§ wr2§ BOOLEAN§ false Éás§ wr3§ BOOLEAN§ false Éâs§	 Violation§ X01¬0 Éãs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éäs§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éå)ÉæB§ TimingChecksOnJÉç§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éè§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK Éö§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 É÷§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉøG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éù*B ÉúB§ rising_edge§ CLKInW§ CKENIn¬0JÉûG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉüG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉýG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode ÉþG_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode Êþ  G_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉB§ RIn¬1JÉ	§ command§ read É
LÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ§ MemDataB§ MemAddr1¯    É LÉ!§ MemDataB§ MemAddr1§ to_nat§ DatBIn É"*B É#*B É$B§ BWC2¬0JÉ%B§	 Violation¬XJÉ&§ MemDataC§ MemAddr1¯    É'LÉ(§ MemDataC§ MemAddr1§ to_nat§ DatCIn É)*B É**B É+B§ BWD2¬0JÉ,B§	 Violation¬XJÉ-§ MemDataD§ MemAddr1¯    É.LÉ/§ MemDataD§ MemAddr1§ to_nat§ DatDIn É0*B É1*B É2*B É3§ MemAddr1§ MemAddr É4§ OBuf2§ OBuf1 É5N§ state(É6P§ deselÉ7N§ command(É8P§ dsÉ9§ OBuf10¬Z É:P§ readÉ;§ state§ begin_rd É<§ MemAddr§ to_nat§	 AddressIn É=§	 startaddr§ MemAddr É>§ memstart§ to_nat§	 AddressIn¯   b¯     É?B§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬U ÉAK§ MemDataA§ MemAddr¯   JÉB§ OBuf1¯   b¯    0¬X ÉCLÉD§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉE*B ÉFB§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬U ÉHK§ MemDataB§ MemAddr¯   JÉI§ OBuf1¯   b¯	   0¬X ÉJLÉK§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉL*B ÉMB§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬U ÉOK§ MemDataC§ MemAddr¯   JÉP§ OBuf1¯   b¯   0¬X ÉQLÉR§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉS*B ÉTB§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬U ÉVK§ MemDataD§ MemAddr¯   JÉW§ OBuf1¯#   b¯   0¬X ÉXLÉY§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉZ*B É[P§ writeÉ\§ state§ begin_wr É]§ MemAddr§ to_nat§	 AddressIn É^§	 startaddr§ MemAddr É_§ memstart§ to_nat§	 AddressIn¯   b¯     É`§ OBuf10¬Z Éa§ BWA1§ BWANIn Éb§ BWB1§ BWBNIn Éc§ BWC1§ BWCNIn Éd§ BWD1§ BWDNIn Ée§ wr1§ TRUE ÉfP§ burstÉg§ OBuf10¬Z Éh*N ÉiP§ begin_rdÉj§	 Burst_Cnt¯     ÉkN§ command(ÉlP§ dsÉm§ state§ desel Én§ OBuf10¬Z ÉoP§ readÉp§ state§ begin_rd Éq§ MemAddr§ to_nat§	 AddressIn Ér§	 startaddr§ MemAddr És§ memstart§ to_nat§	 AddressIn¯   b¯     ÉtB§ MemDataA§ MemAddr¯   JÉu§ OBuf1¯   b¯    0¬U ÉvK§ MemDataA§ MemAddr¯   JÉw§ OBuf1¯   b¯    0¬X ÉxLÉy§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éz*B É{B§ MemDataB§ MemAddr¯   JÉ|§ OBuf1¯   b¯	   0¬U É}K§ MemDataB§ MemAddr¯   JÉ~§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É *B É¡§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É¢§ MemAddr§	 startaddr§ offset É£B§ MemDataA§ MemAddr¯   JÉ¤§ OBuf1¯   b¯    0¬U É¥K§ MemDataA§ MemAddr¯   JÉ¦§ OBuf1¯   b¯    0¬X É§LÉ¨§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É©*B ÉªB§ MemDataB§ MemAddr¯   JÉ«§ OBuf1¯   b¯	   0¬U É¬K§ MemDataB§ MemAddr¯   JÉ­§ OBuf1¯   b¯	   0¬X É®LÉ¯§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É°*B É±B§ MemDataC§ MemAddr¯   JÉ²§ OBuf1¯   b¯   0¬U É³K§ MemDataC§ MemAddr¯   JÉ´§ OBuf1¯   b¯   0¬X ÉµLÉ¶§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É·*B É¸B§ MemDataD§ MemAddr¯   JÉ¹§ OBuf1¯#   b¯   0¬U ÉºK§ MemDataD§ MemAddr¯   JÉ»§ OBuf1¯#   b¯   0¬X É¼LÉ½§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¾*B É¿*N ÉÀP§ begin_wrÉÁ§ BWA2§ BWA1 ÉÂ§ BWB2§ BWB1 ÉÃ§ BWC2§ BWC1 ÉÄ§ BWD2§ BWD1 ÉÅ§	 Burst_Cnt¯     ÉÆN§ command(ÉÇP§ dsÉÈ§ state§ desel ÉÉ§ OBuf10¬Z ÉÊP§ readÉË§ state§ begin_rd ÉÌ§ MemAddr§ to_nat§	 AddressIn ÉÍ§	 startaddr§ MemAddr ÉÎ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÏB§ MemDataA§ MemAddr¯   JÉÐ§ OBuf1¯   b¯    0¬U ÉÑK§ MemDataA§ MemAddr¯   JÉÒ§ OBuf1¯   b¯    0¬X ÉÓLÉÔ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÕ*B ÉÖB§ MemDataB§ MemAddr¯   JÉ×§ OBuf1¯   b¯	   0¬U ÉØK§ MemDataB§ MemAddr¯   JÉÙ§ OBuf1¯   b¯	   0¬X ÉÚLÉÛ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÜ*B ÉÝB§ MemDataC§ MemAddr¯   JÉÞ§ OBuf1¯   b¯   0¬U ÉßK§ MemDataC§ MemAddr¯   JÉà§ OBuf1¯   b¯   0¬X ÉáLÉâ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éã*B ÉäB§ MemDataD§ MemAddr¯   JÉå§ OBuf1¯#   b¯   0¬U ÉæK§ MemDataD§ MemAddr¯   JÉç§ OBuf1¯#   b¯   0¬X ÉèLÉé§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éê*B ÉëP§ writeÉì§ state§ begin_wr Éí§ MemAddr§ to_nat§	 AddressIn Éî§	 startaddr§ MemAddr Éï§ OBuf10¬Z Éð§ BWA1§ BWANIn Éñ§ BWB1§ BWBNIn Éò§ BWC1§ BWCNIn Éó§ BWD1§ BWDNIn Éô§ wr1§ TRUE ÉõP§ burstÉö§ state§ burst_wr É÷§	 Burst_Cnt§	 Burst_Cnt¯    ÉøB§	 Burst_Cnt¯   JÉù§	 Burst_Cnt¯     Éú*B Éû§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éü§ MemAddr§	 startaddr§ offset Éý§ BWA1§ BWANIn Éþ§ BWB1§ BWBNIn Êý  § BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§	 Burst_Cnt§	 Burst_Cnt¯    É7B§	 Burst_Cnt¯   JÉ8§	 Burst_Cnt¯     É9*B É:§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É;§ MemAddr§	 startaddr§ offset É<B§ MemDataA§ MemAddr¯   JÉ=§ OBuf1¯   b¯    0¬U É>K§ MemDataA§ MemAddr¯   JÉ?§ OBuf1¯   b¯    0¬X É@LÉA§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉB*B ÉCB§ MemDataB§ MemAddr¯   JÉD§ OBuf1¯   b¯	   0¬U ÉEK§ MemDataB§ MemAddr¯   JÉF§ OBuf1¯   b¯	   0¬X ÉGLÉH§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉI*B ÉJB§ MemDataC§ MemAddr¯   JÉK§ OBuf1¯   b¯   0¬U ÉLK§ MemDataC§ MemAddr¯   JÉM§ OBuf1¯   b¯   0¬X ÉNLÉO§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉP*B ÉQB§ MemDataD§ MemAddr¯   JÉR§ OBuf1¯#   b¯   0¬U ÉSK§ MemDataD§ MemAddr¯   JÉT§ OBuf1¯#   b¯   0¬X ÉULÉV§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉW*B ÉX*N ÉYP§ burst_wrÉZN§ command(É[P§ dsÉ\§ state§ desel É]§ OBuf10¬Z É^P§ readÉ_§ state§ begin_rd É`§ MemAddr§ to_nat§	 AddressIn Éa§	 startaddr§ MemAddr Éb§ memstart§ to_nat§	 AddressIn¯   b¯     ÉcB§ MemDataA§ MemAddr¯   JÉd§ OBuf1¯   b¯    0¬U ÉeK§ MemDataA§ MemAddr¯   JÉf§ OBuf1¯   b¯    0¬X ÉgLÉh§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éi*B ÉjB§ MemDataB§ MemAddr¯   JÉk§ OBuf1¯   b¯	   0¬U ÉlK§ MemDataB§ MemAddr¯   JÉm§ OBuf1¯   b¯	   0¬X ÉnLÉo§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Ép*B ÉqB§ MemDataC§ MemAddr¯   JÉr§ OBuf1¯   b¯   0¬U ÉsK§ MemDataC§ MemAddr¯   JÉt§ OBuf1¯   b¯   0¬X ÉuLÉv§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éw*B ÉxB§ MemDataD§ MemAddr¯   JÉy§ OBuf1¯#   b¯   0¬U ÉzK§ MemDataD§ MemAddr¯   JÉ{§ OBuf1¯#   b¯   0¬X É|LÉ}§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É~*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ§ D_zd§ OBuf2 É *B É¡*; É¢§
 DataOutBlk/§ iu¯   b¯    AÉ£§ DataOut_Delay;§ D_zd§ iÉ¤s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É¥)É¦§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É§*; É¨*A§
 DataOutBlk É©*9§ Behavior Éª§	 WireDelay9(É«)É¬§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É­§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É®§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É¯§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É°§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É±§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É²§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É³§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É´§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 Éµ§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É¶§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É·§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¸§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É¹§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 Éº§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É»§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É¼§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É½§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¾§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É¿§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÀ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÁ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÂ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÃ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÄ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÅ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÆ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÇ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÈ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÉ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉÊ§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉË§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÌ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÍ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÎ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÏ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÐ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÑ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÒ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÓ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÔ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÕ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉÖ§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 É×§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉØ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÙ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÚ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÛ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÜ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÝ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉÞ§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éß§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éà§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éá§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éâ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éã§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éä§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éå§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éæ§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éç§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éè§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éé§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éê§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éë§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éì§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éí§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éî*9§	 WireDelay Éð*§ rtl ª
V 000076 60 7 1556616364821 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616364762 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
I 000042 11 4822 1556616364762 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616364762
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
I 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 820 1556616364905 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 pipe_stage(É+É§ ASIZE§ INTEGER¯$    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯   É É,É§ addr_adv_ld_nu§	 std_logic É § clku§	 std_logic É!§ rd_wr_nu§	 std_logic É"§ resetu§	 std_logic É#§ addru§ std_logic_vector§ ASIZE¯   b¯     É$§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É%§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É&§ dmu§ std_logic_vector§ BWSIZE¯   b¯     É'§ addr_adv_ld_n_regv§	 std_logic É(§ rd_wr_n_regv§	 std_logic É)§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     É*§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     É+§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     É,§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É- É.*§
 pipe_stage ª
V 000069 60 7 1556616364905 ./compile/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616364958 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1556616364955 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    É08§ RTL.§
 pipe_stage(É2)É6;§ clk§ resetÉ7)É8B§ reset¬1JÉ9§ addr_reg0¬0 É:§ data_in_reg0¬0 É;§ data_out_reg0¬0 É<§ rd_wr_n_reg¬0 É=§ addr_adv_ld_n_reg¬0 É>§ dm_reg0¬0 É?*B É@B§ clk¬1JÉA§ addr_reg§ addr ÉB§ data_in_reg§ data_in ÉC§ data_out_reg§ data_out ÉD§ rd_wr_n_reg§ rd_wr_n ÉE§ addr_adv_ld_n_reg§ addr_adv_ld_n ÉF§ dm_reg§ dm ÉG*B ÉH*; ÉJ*§ RTL ª
V 000076 60 7 1556616364955 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616364906 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1596 1556616364906 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616364906
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
I 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 56191         1556616365021 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1556616365018 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É%8§ SYN.§ pll1(É)i§ altpllÉ*+É+§	 bandwidth§ NATURAL¯     É,§ bandwidth_type§ STRING­   "UNUSED" É-§ c0_high§ NATURAL¯    É.§
 c0_initial§ NATURAL¯    É/§ c0_low§ NATURAL¯    É0§ c0_mode§ STRING­   "bypass" É1§ c0_ph§ NATURAL¯     É2§ c0_test_source§ INTEGER¯    É3§ c1_high§ NATURAL¯    É4§
 c1_initial§ NATURAL¯    É5§ c1_low§ NATURAL¯    É6§ c1_mode§ STRING­   "bypass" É7§ c1_ph§ NATURAL¯     É8§ c1_test_source§ INTEGER¯    É9§ c1_use_casc_in§ STRING­   "off" É:§ c2_high§ NATURAL¯    É;§
 c2_initial§ NATURAL¯    É<§ c2_low§ NATURAL¯    É=§ c2_mode§ STRING­   "bypass" É>§ c2_ph§ NATURAL¯     É?§ c2_test_source§ INTEGER¯    É@§ c2_use_casc_in§ STRING­   "off" ÉA§ c3_high§ NATURAL¯    ÉB§
 c3_initial§ NATURAL¯    ÉC§ c3_low§ NATURAL¯    ÉD§ c3_mode§ STRING­   "bypass" ÉE§ c3_ph§ NATURAL¯     ÉF§ c3_test_source§ INTEGER¯    ÉG§ c3_use_casc_in§ STRING­   "off" ÉH§ c4_high§ NATURAL¯    ÉI§
 c4_initial§ NATURAL¯    ÉJ§ c4_low§ NATURAL¯    ÉK§ c4_mode§ STRING­   "bypass" ÉL§ c4_ph§ NATURAL¯     ÉM§ c4_test_source§ INTEGER¯    ÉN§ c4_use_casc_in§ STRING­   "off" ÉO§ c5_high§ NATURAL¯    ÉP§
 c5_initial§ NATURAL¯    ÉQ§ c5_low§ NATURAL¯    ÉR§ c5_mode§ STRING­   "bypass" ÉS§ c5_ph§ NATURAL¯     ÉT§ c5_test_source§ INTEGER¯    ÉU§ c5_use_casc_in§ STRING­   "off" ÉV§ charge_pump_current§ NATURAL¯    ÉW§ clk0_counter§ STRING­   "g0" ÉX§ clk0_divide_by§ POSITIVE¯    ÉY§ clk0_duty_cycle§ NATURAL¯2    ÉZ§ clk0_multiply_by§ POSITIVE¯    É[§ clk0_output_frequency§ NATURAL¯     É\§ clk0_phase_shift§ STRING­   "0" É]§ clk0_time_delay§ STRING­   "0" É^§ clk1_counter§ STRING­   "g1" É_§ clk1_divide_by§ POSITIVE¯    É`§ clk1_duty_cycle§ NATURAL¯2    Éa§ clk1_multiply_by§ POSITIVE¯    Éb§ clk1_output_frequency§ NATURAL¯     Éc§ clk1_phase_shift§ STRING­   "0" Éd§ clk1_time_delay§ STRING­   "0" Ée§ clk2_counter§ STRING­   "g2" Éf§ clk2_divide_by§ POSITIVE¯    Ég§ clk2_duty_cycle§ NATURAL¯2    Éh§ clk2_multiply_by§ POSITIVE¯    Éi§ clk2_output_frequency§ NATURAL¯     Éj§ clk2_phase_shift§ STRING­   "0" Ék§ clk2_time_delay§ STRING­   "0" Él§ clk3_counter§ STRING­   "g3" Ém§ clk3_divide_by§ POSITIVE¯    Én§ clk3_duty_cycle§ NATURAL¯2    Éo§ clk3_multiply_by§ POSITIVE¯    Ép§ clk3_phase_shift§ STRING­   "0" Éq§ clk3_time_delay§ STRING­   "0" Ér§ clk4_counter§ STRING­   "l0" És§ clk4_divide_by§ POSITIVE¯    Ét§ clk4_duty_cycle§ NATURAL¯2    Éu§ clk4_multiply_by§ POSITIVE¯    Év§ clk4_phase_shift§ STRING­   "0" Éw§ clk4_time_delay§ STRING­   "0" Éx§ clk5_counter§ STRING­   "l1" Éy§ clk5_divide_by§ POSITIVE¯    Éz§ clk5_duty_cycle§ NATURAL¯2    É{§ clk5_multiply_by§ POSITIVE¯    É|§ clk5_phase_shift§ STRING­   "0" É}§ clk5_time_delay§ STRING­   "0" É~§ compensate_clock§ STRING­   "CLK0" É§ down_spread§ STRING­   "0.0" É§ e0_high§ NATURAL¯    É§
 e0_initial§ NATURAL¯    É§ e0_low§ NATURAL¯    É§ e0_mode§ STRING­   "bypass" É§ e0_ph§ NATURAL¯     É§ e0_time_delay§ NATURAL¯     É§ e1_high§ NATURAL¯    É§
 e1_initial§ NATURAL¯    É§ e1_low§ NATURAL¯    É§ e1_mode§ STRING­   "bypass" É§ e1_ph§ NATURAL¯     É§ e1_time_delay§ NATURAL¯     É§ e2_high§ NATURAL¯    É§
 e2_initial§ NATURAL¯    É§ e2_low§ NATURAL¯    É§ e2_mode§ STRING­   "bypass" É§ e2_ph§ NATURAL¯     É§ e2_time_delay§ NATURAL¯     É§ e3_high§ NATURAL¯    É§
 e3_initial§ NATURAL¯    É§ e3_low§ NATURAL¯    É§ e3_mode§ STRING­   "bypass" É§ e3_ph§ NATURAL¯     É§ e3_time_delay§ NATURAL¯     É§ enable0_counter§ STRING­   "l0" É§ enable1_counter§ STRING­   "l0" É§ enable_switch_over_counter§ STRING­   "OFF" É§ extclk0_counter§ STRING­   "e0" É§ extclk0_divide_by§ POSITIVE¯    É§ extclk0_duty_cycle§ NATURAL¯2    É§ extclk0_multiply_by§ POSITIVE¯    É§ extclk0_phase_shift§ STRING­   "0" É § extclk0_time_delay§ STRING­   "0" É¡§ extclk1_counter§ STRING­   "e1" É¢§ extclk1_divide_by§ POSITIVE¯    É£§ extclk1_duty_cycle§ NATURAL¯2    É¤§ extclk1_multiply_by§ POSITIVE¯    É¥§ extclk1_phase_shift§ STRING­   "0" É¦§ extclk1_time_delay§ STRING­   "0" É§§ extclk2_counter§ STRING­   "e2" É¨§ extclk2_divide_by§ POSITIVE¯    É©§ extclk2_duty_cycle§ NATURAL¯2    Éª§ extclk2_multiply_by§ POSITIVE¯    É«§ extclk2_phase_shift§ STRING­   "0" É¬§ extclk2_time_delay§ STRING­   "0" É­§ extclk3_counter§ STRING­   "e3" É®§ extclk3_divide_by§ POSITIVE¯    É¯§ extclk3_duty_cycle§ NATURAL¯2    É°§ extclk3_multiply_by§ POSITIVE¯    É±§ extclk3_phase_shift§ STRING­   "0" É²§ extclk3_time_delay§ STRING­   "0" É³§ feedback_source§ STRING­	   "EXTCLK0" É´§ g0_high§ NATURAL¯    Éµ§
 g0_initial§ NATURAL¯    É¶§ g0_low§ NATURAL¯    É·§ g0_mode§ STRING­   "bypass" É¸§ g0_ph§ NATURAL¯     É¹§ g0_time_delay§ NATURAL¯     Éº§ g1_high§ NATURAL¯    É»§
 g1_initial§ NATURAL¯    É¼§ g1_low§ NATURAL¯    É½§ g1_mode§ STRING­   "bypass" É¾§ g1_ph§ NATURAL¯     É¿§ g1_time_delay§ NATURAL¯     ÉÀ§ g2_high§ NATURAL¯    ÉÁ§
 g2_initial§ NATURAL¯    ÉÂ§ g2_low§ NATURAL¯    ÉÃ§ g2_mode§ STRING­   "bypass" ÉÄ§ g2_ph§ NATURAL¯     ÉÅ§ g2_time_delay§ NATURAL¯     ÉÆ§ g3_high§ NATURAL¯    ÉÇ§
 g3_initial§ NATURAL¯    ÉÈ§ g3_low§ NATURAL¯    ÉÉ§ g3_mode§ STRING­   "bypass" ÉÊ§ g3_ph§ NATURAL¯     ÉË§ g3_time_delay§ NATURAL¯     ÉÌ§ gate_lock_counter§ INTEGER¯     ÉÍ§ gate_lock_signal§ STRING­   "NO" ÉÎ§ inclk0_input_frequency§ POSITIVE ÉÏ§ inclk1_input_frequency§ NATURAL¯     ÉÐ§ intended_device_family§ STRING­	   "Stratix" ÉÑ§ invalid_lock_multiplier§ NATURAL¯    ÉÒ§ l0_high§ NATURAL¯    ÉÓ§
 l0_initial§ NATURAL¯    ÉÔ§ l0_low§ NATURAL¯    ÉÕ§ l0_mode§ STRING­   "bypass" ÉÖ§ l0_ph§ NATURAL¯     É×§ l0_time_delay§ NATURAL¯     ÉØ§ l1_high§ NATURAL¯    ÉÙ§
 l1_initial§ NATURAL¯    ÉÚ§ l1_low§ NATURAL¯    ÉÛ§ l1_mode§ STRING­   "bypass" ÉÜ§ l1_ph§ NATURAL¯     ÉÝ§ l1_time_delay§ NATURAL¯     ÉÞ§	 lock_high§ NATURAL¯    Éß§ lock_low§ NATURAL¯    Éà§ loop_filter_c§ NATURAL¯    Éá§ loop_filter_r§ STRING­   " 1.000000" Éâ§ lpm_hint§ STRING­   "UNUSED" Éã§ lpm_type§ STRING­   "altpll" Éä§ m§ NATURAL¯     Éå§ m2§ NATURAL¯    Éæ§	 m_initial§ NATURAL¯    Éç§ m_ph§ NATURAL¯     Éè§ m_test_source§ INTEGER¯    Éé§ m_time_delay§ NATURAL¯     Éê§ n§ NATURAL¯    Éë§ n2§ NATURAL¯    Éì§ n_time_delay§ NATURAL¯     Éí§ operation_mode§ STRING­   "NORMAL" Éî§ pfd_max§ NATURAL¯     Éï§ pfd_min§ NATURAL¯     Éð§ pll_type§ STRING­   "AUTO" Éñ§ port_activeclock§ STRING­   "PORT_CONNECTIVITY" Éò§ port_areset§ STRING­   "PORT_CONNECTIVITY" Éó§	 port_clk0§ STRING­   "PORT_CONNECTIVITY" Éô§	 port_clk1§ STRING­   "PORT_CONNECTIVITY" Éõ§	 port_clk2§ STRING­   "PORT_CONNECTIVITY" Éö§	 port_clk3§ STRING­   "PORT_CONNECTIVITY" É÷§	 port_clk4§ STRING­   "PORT_CONNECTIVITY" Éø§	 port_clk5§ STRING­   "PORT_CONNECTIVITY" Éù§ port_clkbad0§ STRING­   "PORT_CONNECTIVITY" Éú§ port_clkbad1§ STRING­   "PORT_CONNECTIVITY" Éû§ port_clkena0§ STRING­   "PORT_CONNECTIVITY" Éü§ port_clkena1§ STRING­   "PORT_CONNECTIVITY" Éý§ port_clkena2§ STRING­   "PORT_CONNECTIVITY" Éþ§ port_clkena3§ STRING­   "PORT_CONNECTIVITY" Êÿ   § port_clkena4§ STRING­   "PORT_CONNECTIVITY" É§ port_clkena5§ STRING­   "PORT_CONNECTIVITY" É§ port_clkloss§ STRING­   "PORT_CONNECTIVITY" É§ port_clkswitch§ STRING­   "PORT_CONNECTIVITY" É§ port_enable0§ STRING­   "PORT_CONNECTIVITY" É§ port_enable1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk2§ STRING­   "PORT_CONNECTIVITY" É	§ port_extclk3§ STRING­   "PORT_CONNECTIVITY" É
§ port_extclkena0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena2§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena3§ STRING­   "PORT_CONNECTIVITY" É§	 port_fbin§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_pfdena§ STRING­   "PORT_CONNECTIVITY" É§ port_pllena§ STRING­   "PORT_CONNECTIVITY" É§ port_scanaclr§ STRING­   "PORT_CONNECTIVITY" É§ port_scanclk§ STRING­   "PORT_CONNECTIVITY" É§ port_scandata§ STRING­   "PORT_CONNECTIVITY" É§ port_scandataout§ STRING­   "PORT_CONNECTIVITY" É§ port_scandone§ STRING­   "PORT_CONNECTIVITY" É§ port_scanread§ STRING­   "PORT_CONNECTIVITY" É§ port_scanwrite§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout0§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout1§ STRING­   "PORT_CONNECTIVITY" É§ primary_clock§ STRING­   "inclk0" É§ qualify_conf_done§ STRING­   "OFF" É§
 scan_chain§ STRING­   "LONG" É§ sclkout0_phase_shift§ STRING­   "0" É § sclkout1_phase_shift§ STRING­   "0" É!§ self_reset_on_gated_loss_lock§ STRING­   "OFF" É"§ simulation_type§ STRING­   "functional" É#§ skip_vco§ STRING­   "off" É$§ source_is_pll§ STRING­   "off" É%§ spread_frequency§ NATURAL¯     É&§ ss§ NATURAL¯     É'§ switch_over_counter§ NATURAL¯     É(§ switch_over_on_gated_lock§ STRING­   "OFF" É)§ switch_over_on_lossclk§ STRING­   "OFF" É*§ switch_over_type§ STRING­   "AUTO" É+§ valid_lock_multiplier§ NATURAL¯    É,§
 vco_center§ NATURAL¯     É-§ vco_divide_by§ INTEGER¯     É.§ vco_max§ NATURAL¯     É/§ vco_min§ NATURAL¯     É0§ vco_multiply_by§ INTEGER¯     É1§ vco_post_scale§ NATURAL¯    É2 É3,É4§ aresetu§	 STD_LOGIC¬0 É5§ clkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É6§	 clkswitchu§	 STD_LOGIC¬0 É7§
 comparatoru§	 STD_LOGIC¬0 É8§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É9§ fbinu§	 STD_LOGIC¬1 É:§ inclku§ STD_LOGIC_VECTOR¯   b¯    0¬0 É;§ pfdenau§	 STD_LOGIC¬1 É<§ pllenau§	 STD_LOGIC¬1 É=§ scanaclru§	 STD_LOGIC¬0 É>§ scanclku§	 STD_LOGIC¬0 É?§ scandatau§	 STD_LOGIC¬0 É@§ scanreadu§	 STD_LOGIC¬0 ÉA§	 scanwriteu§	 STD_LOGIC¬0 ÉB§ activeclockv§	 STD_LOGIC ÉC§ clkv§ STD_LOGIC_VECTOR¯   b¯     ÉD§ clkbadv§ STD_LOGIC_VECTOR¯   b¯     ÉE§ clklossv§	 STD_LOGIC ÉF§ enable0v§	 STD_LOGIC ÉG§ enable1v§	 STD_LOGIC ÉH§ extclkv§ STD_LOGIC_VECTOR¯   b¯     ÉI§ lockedv§	 STD_LOGIC ÉJ§ scandataoutv§	 STD_LOGIC ÉK§ scandonev§	 STD_LOGIC ÉL§ sclkout0v§	 STD_LOGIC ÉM§ sclkout1v§	 STD_LOGICÉN ÉO*i ÉSp§	 sub_wire1§	 STD_LOGIC ÉTp§	 sub_wire2§	 STD_LOGIC ÉUp§	 sub_wire6§	 STD_LOGIC ÉVp§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     ÉWp§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     ÉXp§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     ÉYp§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     ÉZp§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É[p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É\p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     É]p§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     Éa/§ altpll_component§ altpll'2§	 altera_mf	§ altpll Éc)Éf§	 sub_wire1§	 sub_wire0¯     Ég§ sub_wire3_bv¯    b¯    ­   "0" Éh§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éi§ sub_wire5_bv¯    b¯    ­   "0" Éj§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Ém§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Éq§ altpll_component§ altpllÉr+6És§ bandwidth_type­   "AUTO"Ét§ clk0_divide_by¯   Éu§ clk0_duty_cycle¯2   Év§ clk0_multiply_by¯   Éw§ clk0_phase_shift­   "300"Éx§ clk0_time_delay­   "0"Éy§ compensate_clock­   "CLK0"Éz§ gate_lock_signal­   "NO"É{§ inclk0_input_frequency¯_v  É|§ intended_device_family­	   "Stratix"É}§ invalid_lock_multiplier¯   É~§	 lock_high¯   É§ lock_low¯   É§ lpm_type­   "altpll"É§ operation_mode­   "NORMAL"É§ pll_type­
   "ENHANCED"É§ spread_frequency¯    É§ valid_lock_multiplier¯   ÉÉ,6É§ clk§	 sub_wire0É§ clkena§	 sub_wire4É§	 extclkena§	 sub_wire8É§ inclk§	 sub_wire7É§ locked§	 sub_wire2É É§	 sub_wire6§ inclk0 É§ c0§	 sub_wire1 É§ locked§	 sub_wire2 É*§ SYN ª
V 000064 60 7 1556616365018 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1556616365057 ./compile/top.vhd*top
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§ top(É+É § ASIZE§ INTEGER¯    É!§ BWSIZE§ INTEGER¯    É"§ DSIZE§ INTEGER¯$    É#§ FLOWTHROUGH§ INTEGER¯    É$ É%,É&§ ADDR_ADV_LD_Nu§	 std_logic É'§ RD_WR_Nu§	 std_logic É(§ RESET_Nu§	 std_logic É)§ clku§	 std_logic É*§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É+§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É,§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É-§ ADV_LD_Nv§	 std_logic É.§ RW_Nv§	 std_logic É/§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É0§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É1§ SAv§ std_logic_vector§ ASIZE¯   b¯     É2§ DQw§ std_logic_vector§ DSIZE¯   b¯    É3 É4*§ top ª
V 000055 60 7 1556616365057 ./compile/top.vhd*top__opt
2I 000044 52 27089         1556616365106 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616365102 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1556616365102 ./compile/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616365058 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
I 000035 11 1527 1556616365058 top
#VLB_VERSION 59
#INFO
top
E 1556616365058
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
I 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1556616365144 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ zbt_ctrl_top(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$    É§ FLOWTHROUGH§ INTEGER¯    É É,É § ADDR_ADV_LD_Nu§	 std_logic É!§ RD_WR_Nu§	 std_logic É"§ RESET_Nu§	 std_logic É#§ clku§	 std_logic É$§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É%§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É&§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É'§ ADV_LD_Nv§	 std_logic É(§ RW_Nv§	 std_logic É)§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É*§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É+§ SAv§ std_logic_vector§ ASIZE¯   b¯     É,§ DQw§ std_logic_vector§ DSIZE¯   b¯    É- É.*§ zbt_ctrl_top ª
V 000073 60 7 1556616365144 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21486         1556616365199 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1556616365196 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    É08§ RTL.§ zbt_ctrl_top(É4i§ addr_ctrl_outÉ5+É6§ ASIZE§ INTEGER¯    É7§ BWSIZE§ INTEGER¯   É8 É9,É:§ clku§	 STD_LOGIC É;§ lb_addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     É<§ lb_adv_ld_nu§	 STD_LOGIC É=§ lb_bwu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     É>§ lb_rw_nu§	 STD_LOGIC É?§ resetu§	 STD_LOGIC É@§ ram_addrv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     ÉA§ ram_adv_ld_nv§	 STD_LOGIC ÉB§ ram_bw_nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     ÉC§ ram_rw_nv§	 STD_LOGICÉD ÉE*i ÉFi§
 data_inoutÉG+ÉH§ BWSIZE§ INTEGER¯    ÉI§ DSIZE§ INTEGER¯    ÉJ ÉK,ÉL§ clku§	 STD_LOGIC ÉM§ ctrl_in_rw_nu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉN§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉO§ resetu§	 STD_LOGIC ÉP§	 read_datav§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉQ§ dqw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    ÉR ÉS*i ÉTi§
 pipe_delayÉU+ÉV§ BWSIZE§ INTEGER¯    ÉW§ DSIZE§ INTEGER¯     ÉX§ FLOWTHROUGH§ INTEGER¯    ÉY ÉZ,É[§ clku§	 STD_LOGIC É\§
 lb_data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É]§ lb_rw_nu§	 STD_LOGIC É^§ ram_data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É_§ resetu§	 STD_LOGIC É`§ delay_data_inv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éa§
 delay_rw_nv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éb§ lb_data_outv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éc Éd*i Éei§
 pipe_stageÉf+Ég§ ASIZE§ INTEGER¯    Éh§ BWSIZE§ INTEGER¯    Éi§ DSIZE§ INTEGER¯    Éj Ék,Él§ addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ém§ addr_adv_ld_nu§	 STD_LOGIC Én§ clku§	 STD_LOGIC Éo§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éq§ dmu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ér§ rd_wr_nu§	 STD_LOGIC És§ resetu§	 STD_LOGIC Ét§ addr_adv_ld_n_regv§	 STD_LOGIC Éu§ addr_regv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Év§ data_in_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éw§ data_out_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éx§ dm_regv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éy§ rd_wr_n_regv§	 STD_LOGICÉz É{*i Ép§ addr_adv_ld_n_reg§	 STD_LOGIC Ép§ clkt§	 STD_LOGIC Ép§ rd_wr_n_reg§	 STD_LOGIC Ép§ reset_t§	 STD_LOGIC Ép§ addr_reg§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ép§ data_in_reg§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ delay_data_in§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§
 delay_rw_n§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ dm_reg§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ép§ lb_data_out§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§	 read_data§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É)É§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ lb_addr§ addr_reg§ ASIZE¯   b¯    É§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ lb_bw§ dm_reg§ BWSIZE¯   b¯    É§ lb_rw_n§ rd_wr_n_regÉ§ ram_addr§ SA§ ASIZE¯   b¯    É§ ram_adv_ld_n§ ADV_LD_NÉ§ ram_bw_n§ BW_N§ BWSIZE¯   b¯    É§ ram_rw_n§ RW_NÉ§ reset§ reset_tÉ É¡§ reset_t_§ RESET_N É£§ data_inout1§
 data_inoutÉ¤+6É¥§ BWSIZE§ BWSIZEÉ¦§ DSIZE§ DSIZEÉ§É¨,6É©§ clk§ clktÉª§ ctrl_in_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É«§ data_in§ delay_data_in§ DSIZE¯   b¯    É¬§ dq§ dq§ DSIZE¯   b¯    É­§	 read_data§	 read_data§ DSIZE¯   b¯    É®§ reset§ reset_tÉ¯ É±§ pipe_delay1§
 pipe_delayÉ²+6É³§ BWSIZE§ BWSIZEÉ´§ DSIZE§ DSIZEÉµ§ FLOWTHROUGH§ FLOWTHROUGHÉ¶É·,6É¸§ clk§ clktÉ¹§ delay_data_in§ delay_data_in§ DSIZE¯   b¯    Éº§
 delay_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É»§
 lb_data_in§ data_in_reg§ DSIZE¯   b¯    É¼§ lb_data_out§ lb_data_out§ DSIZE¯   b¯    É½§ lb_rw_n§ rd_wr_n_regÉ¾§ ram_data_out§	 read_data§ DSIZE¯   b¯    É¿§ reset§ reset_tÉÀ ÉÂ§ pipe_stage1§
 pipe_stageÉÃ+6ÉÄ§ ASIZE§ ASIZEÉÅ§ BWSIZE§ BWSIZEÉÆ§ DSIZE§ DSIZEÉÇÉÈ,6ÉÉ§ addr§ addr§ ASIZE¯   b¯    ÉÊ§ addr_adv_ld_n§ addr_adv_ld_nÉË§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉÌ§ addr_reg§ addr_reg§ ASIZE¯   b¯    ÉÍ§ clk§ clktÉÎ§ data_in§ data_in§ DSIZE¯   b¯    ÉÏ§ data_in_reg§ data_in_reg§ DSIZE¯   b¯    ÉÐ§ data_out§ lb_data_out§ DSIZE¯   b¯    ÉÑ§ data_out_reg§ data_out§ DSIZE¯   b¯    ÉÒ§ dm§ dm§ BWSIZE¯   b¯    ÉÓ§ dm_reg§ dm_reg§ BWSIZE¯   b¯    ÉÔ§ rd_wr_n§ rd_wr_nÉÕ§ rd_wr_n_reg§ rd_wr_n_regÉÖ§ reset§ reset_tÉ× ÉÝ§ clkt§ clk Éà*§ RTL ª
V 000080 60 7 1556616365196 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616365145 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1448 1556616365145 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616365145
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
I 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1556616365307 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
Ê    É`7C§	 gen_utils(Éb{§
 XOR_REDUCE§ ARG§ std_logic_vectorV§ UX01(Éds§ result§	 std_logic Ée)Éf§ result¬0 Ég/§ iu§ ARG`QÉh§ result§ resultY§ ARG§ i Éi*Q ÉjV§ result Ék* Éo{§	 GenParityÉp§ Datau§ std_logic_vector Éq§ ODDEVENu§	 std_logic Ér§ SIZEu§ POSITIVEÉsV§ std_logic_vectorÉt(Éus§ i§ NATURAL Évs§ result§ std_logic_vector§ Data§ Length¯   b¯     Éw)Éx§ i¯     ÉyS§ i§ SIZEQÉz§ result§ i¯   b§ i§ Data§ i¯   b§ i É{§ result§ i¯   §
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É|§ i§ i¯	    É}*Q É~V§ result É*§	 GenParity É{§ CheckParityÉ§ Datau§ std_logic_vector É§ ODDEVENu§	 std_logic É§ SIZEu§ POSITIVEÉV§	 std_logicÉ(És§ i§ NATURAL És§ result§	 std_logic É)É§ i¯     § result¬1 ÉS§ i§ SIZEQÉ§ result§ resultWÉ_§
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É§ i§ i¯	    É*Q ÉV§ result É*§ CheckParity Él§ logic_UXLHZ_table(g§
 std_ulogic§ LOWa§
 std_ulogic§ HIGH.É§
 std_ulogic É¦k§ cvt_to_UXLHZ§ logic_UXLHZ_tableÉ§¬UÉ¨¬XÉ©¬LÉª¬HÉ«¬ZÉ¬¬WÉ­¬LÉ®¬HÉ¯¬-É° Éµ{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic(É¶)É·V§ cvt_to_UXLHZ§ s É¸* Éº*§	 gen_utils ª
V 000080 60 7 1556616365307 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1556616365432 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
Ê   ÉD7C§ conversions(ÉGl§ basetype(§ binary§ octal§ decimal§ hex ÉI{§ max§ x§ y§ integerV§ integer(ÉJ)ÉKB§ x§ yJV§ x LV§ y *B ÉL*§ max ÉN{§ min§ x§ y§ integerV§ integer(ÉO)ÉPB§ x§ yJV§ x LV§ y *B ÉQ*§ min É]{§
 nextmultof§ x§ positive É^§ size§ positiveV§ positive(É_)É`N§ x\§ size(ÉaP¯    V§ size§ x§ size ÉbP0V§ size§ x§ size¯    Éc*N Éd*§
 nextmultof Éf{§ rtn_base§ base§ basetypeV§	 character(Ég)ÉhN§ base(ÉiP§ binaryV¬b ÉjP§ octalV¬o ÉkP§ decimalV¬d ÉlP§ hexV¬h Ém*N Én*§ rtn_base Ép{§ format§ r§ string Éq§ base§ basetype Ér§ rtn_len§ natural És§ justify§ justify_side Ét§ basespec§ b_specV§ string(Éus§ int_rtn_len§ integer Év)ÉwB§ basespec§ yesJÉx§ int_rtn_len§ rtn_len¯    ÉyLÉz§ int_rtn_len§ rtn_len É{*B É|B§ int_rtn_len§ r§ lengthJÉ}N§ basespec(É~P§ noV§ r ÉP§ yesV§ rtn_base§ base!¬"!§ r!¬" É*N ÉLÉN§ justify(ÉP§ leftÉN§ basespec(ÉP§ noÉV§ r!§ fill¬ § int_rtn_len§ r§ length ÉP§ yesÉV§ rtn_base§ base!¬"!§ r!¬"!É§ fill¬ § int_rtn_len§ r§ length É*N ÉP§ rightÉN§ basespec(ÉP§ noÉV§ fill¬ § int_rtn_len§ r§ length!§ r ÉP§ yesÉV§ fill¬ § int_rtn_len§ r§ length!É§ rtn_base§ base!¬"!§ r!¬" É*N É*N É*B É*§ format É{§	 cnvt_base§ x§ string É§ inbase§ natural`¯   a¯   V§ natural(És§ r§ t§ natural¯     És§ place§ positive¯    É)É/§ iu§ x§ reverse_rangeQÉ N§ x§ i(É¡P¬0§ t¯     É¢P¬1§ t¯    É£P¬2§ t¯    É¤P¬3§ t¯    É¥P¬4§ t¯    É¦P¬5§ t¯    É§P¬6§ t¯    É¨P¬7§ t¯    É©P¬8§ t¯    ÉªP¬9§ t¯	    É«P¬a¬A§ t¯
    É¬P¬b¬B§ t¯    É­P¬c¬C§ t¯    É®P¬d¬D§ t¯    É¯P¬e¬E§ t¯    É°P¬f¬F§ t¯    É±P¬_§ t¯     É²§ place§ place§ inbase É³P0É´G§ falseÉµH§ lf!É¶­0   "CNVT_BASE found input value larger than base: "!§ lf!É·­   "Input value: "!§ x§ i!É¸­	   " Base: "!§
 to_int_str§ inbase!§ lf!É¹­   "converting input to integer 0"ÉºI§ warning É»V¯     É¼*N É½B§ t§ inbase¯   JÉ¾G§ falseÉ¿H§ lf!ÉÀ­0   "CNVT_BASE found input value larger than base: "!§ lf!ÉÁ­   "Input value: "!§ x§ i!ÉÂ­	   " Base: "!§
 to_int_str§ inbase!§ lf!ÉÃ­   "converting input to integer 0"ÉÄI§ warning ÉÅV¯     ÉÆLÉÇ§ r§ r§ t§ place ÉÈ§ place§ place§ inbase ÉÉ*B ÉÊ*Q ÉËV§ r ÉÌ*§	 cnvt_base ÉÎ{§ extend§ x§	 std_logic ÉÏ§ len§ positiveV§ std_logic_vector(ÉÐs§ v§ std_logic_vector¯   a§ len0§ x ÉÑ)ÉÒV§ v ÉÓ*§ extend ÉØ{§
 to_bin_str§ x§ std_logic_vector ÉÙ§ rtn_len§ natural¯     ÉÚ§ justify§ justify_side§ right ÉÛ§ basespec§ b_spec§ yesV§ string(ÉÝs§ int§ std_logic_vector¯   a§ x§ length§ x ÉÞs§ r§ string¯   a§ x§ length0¬$ Éß)Éà/§ iu§ int`QÉá§ r§ ia§ i§
 to_bin_str§ int§ i§ basespec§ no Éâ*Q ÉãV§ format§ r§ binary§ rtn_len§ justify§ basespec Éä*§
 to_bin_str Éæ{§
 to_bin_str§ x§	 std_logic Éç§ rtn_len§ natural¯     Éè§ justify§ justify_side§ right Éé§ basespec§ b_spec§ yesV§ string(Éês§ r§ string¯   a¯    Éë)ÉìN§ x(ÉíP¬0§ r¯   ¬0 ÉîP¬1§ r¯   ¬1 ÉïP¬U§ r¯   ¬U ÉðP¬X§ r¯   ¬X ÉñP¬Z§ r¯   ¬Z ÉòP¬W§ r¯   ¬W ÉóP¬H§ r¯   ¬H ÉôP¬L§ r¯   ¬L ÉõP¬-§ r¯   ¬- Éö*N É÷V§ format§ r§ binary§ rtn_len§ justify§ basespec Éø*§
 to_bin_str Éú{§
 to_bin_str§ x§ natural Éû§ rtn_len§ natural¯     Éü§ justify§ justify_side§ right Éý§ basespec§ b_spec§ yesV§ string(Éþs§ int§ natural§ x Êÿ  s§ ptr§ positive`¯   a¯    ¯     És§ r§ string¯   a¯    0¬$ É)ÉB§ int¯    JÉV§ format­   "0"§ binary§ rtn_len§ justify§ basespec É*B ÉS§ int¯    QÉN§ int]¯   (É	P¯    § r§ ptr¬0 É
P¯   § r§ ptr¬1 ÉP0ÉG§ falseH§ lf!­   "TO_BIN_STR, shouldn't happen"ÉI§ failure ÉV­   "$" É@ É*N É§ int§ int¯    É§ ptr§ ptr¯    É*Q ÉV§ format§ r§ ptr¯   a¯    § binary§ rtn_len§ justify§ basespec É*§
 to_bin_str É{§
 to_hex_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesV§ string(És§ nxt§ positive§
 nextmultof§ x§ length¯    És§ int§ std_logic_vector¯   a§ nxt0¬0 És§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    És§ r§ string¯   a§ nxt¯   0¬$ É o§ slv4(§ std_logic_vector¯   a¯    É!)É"§ int§ nxt§ x§ length¯   a§ nxt§ x É#B§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ$§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É%*B É&/§ iu§ int`QÉ'UP§ i]¯   ¯    É(N§ slv4§ int§ ia§ i¯   (É)P­   "0000"§ r§ ptr¬0 É*P­   "0001"§ r§ ptr¬1 É+P­   "0010"§ r§ ptr¬2 É,P­   "0011"§ r§ ptr¬3 É-P­   "0100"§ r§ ptr¬4 É.P­   "0101"§ r§ ptr¬5 É/P­   "0110"§ r§ ptr¬6 É0P­   "0111"§ r§ ptr¬7 É1P­   "1000"§ r§ ptr¬8 É2P­   "1001"§ r§ ptr¬9 É3P­   "1010"§ r§ ptr¬A É4P­   "1011"§ r§ ptr¬B É5P­   "1100"§ r§ ptr¬C É6P­   "1101"§ r§ ptr¬D É7P­   "1110"§ r§ ptr¬E É8P­   "1111"§ r§ ptr¬F É9P­   "ZZZZ"§ r§ ptr¬Z É:P­   "WWWW"§ r§ ptr¬W É;P­   "LLLL"§ r§ ptr¬L É<P­   "HHHH"§ r§ ptr¬H É=P­   "UUUU"§ r§ ptr¬U É>P­   "XXXX"§ r§ ptr¬X É?P­   "----"§ r§ ptr¬- É@P0ÉAG§ falseÉBH§ lf!ÉC­"   "TO_HEX_STR found illegal value: "!ÉD§
 to_bin_str§ int§ ia§ i¯   !§ lf!ÉE­   "converting input to '-'"ÉFI§ warning ÉG§ r§ ptr¬- ÉH*N ÉI§ ptr§ ptr¯    ÉJ*Q ÉKV§ format§ r§ hex§ rtn_len§ justify§ basespec ÉL*§
 to_hex_str ÉN{§
 to_hex_str§ x§ natural ÉO§ rtn_len§ natural¯     ÉP§ justify§ justify_side§ right ÉQ§ basespec§ b_spec§ yesV§ string(ÉRs§ int§ natural§ x ÉSs§ ptr§ positive`¯   a¯   ¯    ÉTs§ r§ string¯   a¯   0¬$ ÉU)ÉVB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec *B ÉWS§ int¯    QÉXN§ int]¯   (ÉYP¯    § r§ ptr¬0 ÉZP¯   § r§ ptr¬1 É[P¯   § r§ ptr¬2 É\P¯   § r§ ptr¬3 É]P¯   § r§ ptr¬4 É^P¯   § r§ ptr¬5 É_P¯   § r§ ptr¬6 É`P¯   § r§ ptr¬7 ÉaP¯   § r§ ptr¬8 ÉbP¯	   § r§ ptr¬9 ÉcP¯
   § r§ ptr¬A ÉdP¯   § r§ ptr¬B ÉeP¯   § r§ ptr¬C ÉfP¯   § r§ ptr¬D ÉgP¯   § r§ ptr¬E ÉhP¯   § r§ ptr¬F ÉiP0ÉjG§ falseH§ lf!­   "TO_HEX_STR, shouldn't happen"ÉkI§ failure ÉlV­   "$" Ém*N Én§ int§ int¯    Éo§ ptr§ ptr¯    Ép*Q ÉqV§ format§ r§ ptr¯   a¯   § hex§ rtn_len§ justify§ basespec Ér*§
 to_hex_str Ét{§
 to_oct_str§ x§ std_logic_vector Éu§ rtn_len§ natural¯     Év§ justify§ justify_side§ right Éw§ basespec§ b_spec§ yesV§ string(Éys§ nxt§ positive§
 nextmultof§ x§ length¯    Ézs§ int§ std_logic_vector¯   a§ nxt0¬0 É{s§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    É|s§ r§ string¯   a§ nxt¯   0¬$ É}o§ slv3(§ std_logic_vector¯   a¯    É~)É§ int§ nxt§ x§ length¯   a§ nxt§ x ÉB§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É*B É/§ iu§ int`QÉUP§ i]¯   ¯    ÉN§ slv3§ int§ ia§ i¯   (ÉP­   "000"§ r§ ptr¬0 ÉP­   "001"§ r§ ptr¬1 ÉP­   "010"§ r§ ptr¬2 ÉP­   "011"§ r§ ptr¬3 ÉP­   "100"§ r§ ptr¬4 ÉP­   "101"§ r§ ptr¬5 ÉP­   "110"§ r§ ptr¬6 ÉP­   "111"§ r§ ptr¬7 ÉP­   "ZZZ"§ r§ ptr¬Z ÉP­   "WWW"§ r§ ptr¬W ÉP­   "LLL"§ r§ ptr¬L ÉP­   "HHH"§ r§ ptr¬H ÉP­   "UUU"§ r§ ptr¬U ÉP­   "XXX"§ r§ ptr¬X ÉP­   "---"§ r§ ptr¬- ÉP0ÉG§ falseÉH§ lf!É­"   "TO_OCT_STR found illegal value: "!É§
 to_bin_str§ int§ ia§ i¯   !§ lf!É­   "converting input to '-'"ÉI§ warning É§ r§ ptr¬- É*N É§ ptr§ ptr¯    É*Q É V§ format§ r§ octal§ rtn_len§ justify§ basespec É¡*§
 to_oct_str É£{§
 to_oct_str§ x§ natural É¤§ rtn_len§ natural¯     É¥§ justify§ justify_side§ right É¦§ basespec§ b_spec§ yesV§ string(É§s§ int§ natural§ x É¨s§ ptr§ positive`¯   a¯   ¯    É©s§ r§ string¯   a¯   0¬$ Éª)É«B§ x¯    JV§ format­   "0"§ octal§ rtn_len§ justify§ basespec *B É¬S§ int¯    QÉ­N§ int]¯   (É®P¯    § r§ ptr¬0 É¯P¯   § r§ ptr¬1 É°P¯   § r§ ptr¬2 É±P¯   § r§ ptr¬3 É²P¯   § r§ ptr¬4 É³P¯   § r§ ptr¬5 É´P¯   § r§ ptr¬6 ÉµP¯   § r§ ptr¬7 É¶P0É·G§ falseH§ lf!­   "TO_OCT_STR, shouldn't happen"É¸I§ failure É¹V­   "$" Éº*N É»§ int§ int¯    É¼§ ptr§ ptr¯    É½*Q É¾V§ format§ r§ ptr¯   a¯   § octal§ rtn_len§ justify§ basespec É¿*§
 to_oct_str ÉÁ{§
 to_int_str§ x§ natural ÉÂ§ rtn_len§ natural¯     ÉÃ§ justify§ justify_side§ right ÉÄ§ basespec§ b_spec§ yesV§ string(ÉÅs§ int§ natural§ x ÉÆs§ ptr§ positive`¯   a¯    ¯     ÉÇs§ r§ string¯   a¯    0¬$ ÉÈ)ÉÉB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec ÉÊLÉËS§ int¯    QÉÌN§ int]¯
   (ÉÍP¯    § r§ ptr¬0 ÉÎP¯   § r§ ptr¬1 ÉÏP¯   § r§ ptr¬2 ÉÐP¯   § r§ ptr¬3 ÉÑP¯   § r§ ptr¬4 ÉÒP¯   § r§ ptr¬5 ÉÓP¯   § r§ ptr¬6 ÉÔP¯   § r§ ptr¬7 ÉÕP¯   § r§ ptr¬8 ÉÖP¯	   § r§ ptr¬9 É×P0ÉØG§ falseH§ lf!­   "TO_INT_STR, shouldn't happen"ÉÙI§ failure ÉÚV­   "$" ÉÛ*N ÉÜ§ int§ int¯
    ÉÝ§ ptr§ ptr¯    ÉÞ*Q ÉßV§ format§ r§ ptr¯   a¯    § decimal§ rtn_len§ justify§ basespec Éà*B Éá*§
 to_int_str Éã{§
 to_int_str§ x§ std_logic_vector Éä§ rtn_len§ natural¯     Éå§ justify§ justify_side§ right Éæ§ basespec§ b_spec§ yesÉçV§ string(Éè)ÉéV§
 to_int_str§ to_nat§ x§ rtn_len§ justify§ basespec Éê*§
 to_int_str Éí{§ to_time_str§ x§ timeÉîV§ string(Éï)ÉðV§
 to_int_str§ to_nat§ x§ basespec§ no!­   " ns" Éñ*§ to_time_str Éó{§ fill§	 fill_char§	 character¬* Éô§ rtn_len§ integer¯   ÉõV§ string(Éös§ r§ string¯   a§ max§ rtn_len¯   0§	 fill_char É÷s§ len§ integer Éø)ÉùB§ rtn_len¯   JÉú§ len¯    ÉûLÉü§ len§ rtn_len Éý*B ÉþV§ r¯   a§ len Êþ  *§ fill É{§ to_nat§ x§ std_logic_vectorV§ natural(És§ t§ std_logic_vector¯   a§ x§ length§ x És§ int§ std_logic_vector¯   a¯   0¬0 És§ r§ natural¯     És§ place§ positive¯    É	)É
B§ x§ length¯    JÉ§ int§ max¯    § x§ length¯   a¯   § t¯   a§ x§ length ÉLÉ§ int¯   a¯   § t§ x§ length¯   a§ x§ length É*B É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬1¬H§ r§ r§ place ÉP¬0¬L@ ÉP0ÉG§ falseÉH§ lf!É­   "TO_NAT found illegal value: "!§
 to_bin_str§ int§ i!§ lf!É­   "converting input to integer 0"ÉI§ warning ÉV¯     É*N ÉTP§ i¯    É§ place§ place¯    É*Q ÉV§ r É*§ to_nat É!{§ to_nat§ x§	 std_logicÉ"V§ natural(É#)É$N§ x(É%P¬0V¯     É&P¬1V¯    É'P0É(G§ falseÉ)H§ lf!É*­   "TO_NAT found illegal value: "!§
 to_bin_str§ x!§ lf!É+­   "converting input to integer 0"É,I§ warning É-V¯     É.*N É/*§ to_nat É1{§ to_nat§ x§ timeÉ2V§ natural(É3)É4V§ x¯   § ns É5*§ to_nat É7{§ h§ x§ string É8§ rtn_len§ positive`¯   a¯    ¯    É9V§ std_logic_vector(É>s§ int§ string¯   a§ x§ length§ x É?s§ size§ positive§ max§ x§ length¯   § rtn_len É@s§ ptr§ integer`¯   a§ size§ size ÉAs§ r§ std_logic_vector¯   a§ size0¬0 ÉB)ÉC/§ iu§ int§ reverse_rangeQÉDN§ int§ i(ÉEP¬0§ r§ ptr¯   a§ ptr­   "0000" ÉFP¬1§ r§ ptr¯   a§ ptr­   "0001" ÉGP¬2§ r§ ptr¯   a§ ptr­   "0010" ÉHP¬3§ r§ ptr¯   a§ ptr­   "0011" ÉIP¬4§ r§ ptr¯   a§ ptr­   "0100" ÉJP¬5§ r§ ptr¯   a§ ptr­   "0101" ÉKP¬6§ r§ ptr¯   a§ ptr­   "0110" ÉLP¬7§ r§ ptr¯   a§ ptr­   "0111" ÉMP¬8§ r§ ptr¯   a§ ptr­   "1000" ÉNP¬9§ r§ ptr¯   a§ ptr­   "1001" ÉOP¬a¬A§ r§ ptr¯   a§ ptr­   "1010" ÉPP¬b¬B§ r§ ptr¯   a§ ptr­   "1011" ÉQP¬c¬C§ r§ ptr¯   a§ ptr­   "1100" ÉRP¬d¬D§ r§ ptr¯   a§ ptr­   "1101" ÉSP¬e¬E§ r§ ptr¯   a§ ptr­   "1110" ÉTP¬f¬F§ r§ ptr¯   a§ ptr­   "1111" ÉUP¬U§ r§ ptr¯   a§ ptr­   "UUUU" ÉVP¬X§ r§ ptr¯   a§ ptr­   "XXXX" ÉWP¬Z§ r§ ptr¯   a§ ptr­   "ZZZZ" ÉXP¬W§ r§ ptr¯   a§ ptr­   "WWWW" ÉYP¬H§ r§ ptr¯   a§ ptr­   "HHHH" ÉZP¬L§ r§ ptr¯   a§ ptr­   "LLLL" É[P¬-§ r§ ptr¯   a§ ptr­   "----" É\P¬_§ ptr§ ptr¯    É]P0É^G§ falseÉ_H§ lf!É`­.   "O conversion found illegal input character: "!Éa§ int§ i!§ lf!­    "converting character to '----'"ÉbI§ warning Éc§ r§ ptr¯   a§ ptr­   "----" Éd*N Ée§ ptr§ ptr¯    Éf*Q ÉgV§ r§ size§ rtn_len¯   a§ size Éh*§ h Éj{§ d§ x§ string Ék§ rtn_len§ positive`¯   a¯    ¯    ÉlV§ std_logic_vector(Ép)ÉqV§ to_slv§	 cnvt_base§ x¯
   § rtn_len Ér*§ d Ét{§ o§ x§ string Éu§ rtn_len§ positive`¯   a¯    ¯    ÉvV§ std_logic_vector(Ézs§ int§ string¯   a§ x§ length§ x É{s§ size§ positive§ max§ x§ length¯   § rtn_len É|s§ ptr§ integer`¯   a§ size§ size É}s§ r§ std_logic_vector¯   a§ size0¬0 É~)É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬0§ r§ ptr¯   a§ ptr­   "000" ÉP¬1§ r§ ptr¯   a§ ptr­   "001" ÉP¬2§ r§ ptr¯   a§ ptr­   "010" ÉP¬3§ r§ ptr¯   a§ ptr­   "011" ÉP¬4§ r§ ptr¯   a§ ptr­   "100" ÉP¬5§ r§ ptr¯   a§ ptr­   "101" ÉP¬6§ r§ ptr¯   a§ ptr­   "110" ÉP¬7§ r§ ptr¯   a§ ptr­   "111" ÉP¬U§ r§ ptr¯   a§ ptr­   "UUU" ÉP¬X§ r§ ptr¯   a§ ptr­   "XXX" ÉP¬Z§ r§ ptr¯   a§ ptr­   "ZZZ" ÉP¬W§ r§ ptr¯   a§ ptr­   "WWW" ÉP¬H§ r§ ptr¯   a§ ptr­   "HHH" ÉP¬L§ r§ ptr¯   a§ ptr­   "LLL" ÉP¬-§ r§ ptr¯   a§ ptr­   "---" ÉP¬_§ ptr§ ptr¯    ÉP0ÉG§ falseÉH§ lf!É­.   "O conversion found illegal input character: "!É§ int§ i!§ lf!­   "converting character to '---'"ÉI§ warning É§ r§ ptr¯   a§ ptr­   "---" É*N É§ ptr§ ptr¯    É*Q ÉV§ r§ size§ rtn_len¯   a§ size É*§ o É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    É V§ std_logic_vector(É¤s§ int§ string¯   a§ x§ length§ x É¥s§ size§ positive§ max§ x§ length§ rtn_len É¦s§ ptr§ integer`¯    a§ size¯   § size É§s§ r§ std_logic_vector¯   a§ size0¬0 É¨)É©/§ iu§ int§ reverse_rangeQÉªN§ int§ i(É«P¬0§ r§ ptr¬0 É¬P¬1§ r§ ptr¬1 É­P¬U§ r§ ptr¬U É®P¬X§ r§ ptr¬X É¯P¬Z§ r§ ptr¬Z É°P¬W§ r§ ptr¬W É±P¬H§ r§ ptr¬H É²P¬L§ r§ ptr¬L É³P¬-§ r§ ptr¬- É´P¬_§ ptr§ ptr¯    ÉµP0É¶G§ falseÉ·H§ lf!É¸­.   "B conversion found illegal input character: "!É¹§ int§ i!§ lf!­   "converting character to '-'"ÉºI§ warning É»§ r§ ptr¬- É¼*N É½§ ptr§ ptr¯    É¾*Q É¿V§ r§ size§ rtn_len¯   a§ size ÉÀ*§ b ÉÂ{§ h§ x§ stringÉÃV§ natural(ÉÈ)ÉÉV§	 cnvt_base§ x¯    ÉÊ*§ h ÉÌ{§ d§ x§ stringÉÍV§ natural(ÉÑ)ÉÒV§	 cnvt_base§ x¯
    ÉÓ*§ d ÉÕ{§ o§ x§ stringÉÖV§ natural(ÉÚ)ÉÛV§	 cnvt_base§ x¯    ÉÜ*§ o ÉÞ{§ b§ x§ stringÉßV§ natural(Éã)ÉäV§	 cnvt_base§ x¯    Éå*§ b Éç{§ to_slv§ x§ natural Éè§ rtn_len§ positive`¯   a¯    ¯    ÉéV§ std_logic_vector(Éës§ int§ natural§ x Éìs§ ptr§ positive¯     Éís§ r§ std_logic_vector¯   a¯    0¬0 Éî)ÉïS§ int¯    QÉðN§ int]¯   (ÉñP¯    § r§ ptr¬0 ÉòP¯   § r§ ptr¬1 ÉóP0ÉôG§ falseH§ lf!­   "TO_SLV, shouldn't happen"ÉõI§ failure ÉöV­   "0" É÷*N Éø§ int§ int¯    Éù§ ptr§ ptr¯    Éú*Q ÉûV§ r¯!   § rtn_lena¯     Éü*§ to_slv Éþ{§ to_sl§ x§ naturalÊý  V§	 std_logic(És§ r§	 std_logic¬0 É)ÉN§ x(ÉP¯    @ ÉP¯   § r¬1 ÉP0ÉG§ falseÉH§ lf!É	­'   "TO_SL found illegal input character: "!É
§
 to_int_str§ x!§ lf!­   "converting character to '-'"ÉI§ warning ÉV¬- É*N ÉV§ r É*§ to_sl É{§ to_time§ x§ naturalV§ time(É)ÉV§ x¯   § ns É*§ to_time É{§ to_int§ x§ std_logic_vectorV§ integer(És§ t§ std_logic_vector§ x§ lengthb¯   § x És§ int§ std_logic_vector¯    b¯   0¬0 És§ sign§	 std_logic¬0 És§ size§ integer¯     És§ inv§ boolean§ false És§ r§ integer¯     És§ place§ positive¯    É )É!B§ x§ length¯!   JÉ"§ sign§ t§ x§ length É#/§ iu§ t§ reverse_rangeQÉ$B§ sign¬1JÉ%B§ inv§ trueJÉ&§ t§ i_§ t§ i É'K§ t§ i¬1JÉ(§ inv§ true É)*B É**B É+§ size§ size¯    É,*Q É-§ inv§ false É./§ iu¯   a§ size¯   QÉ/N§ t§ i(É0P¬1¬H§ r§ r§ place É1P¬0¬L@ É2P0É3G§ falseÉ4H§ lf!É5­   " TO_INT found illegal value "É6I§ warning É7V¯     É8*N É9§ place§ place¯    É:*Q É;B§ sign¬1JÉ<V§ r É=LÉ>V§ r É?*B É@LÉA§ int§ t¯    b¯    ÉB§ sign§ t¯     ÉC/§ iu¯   a¯   QÉDB§ sign¬1JÉEB§ inv§ trueJÉF§ int§ i_§ int§ i ÉGK§ int§ i¬1JÉH§ inv§ true ÉI*B ÉJ*B ÉK*Q ÉL§ inv§ false ÉM/§ iu¯   a¯   QÉNN§ int§ i(ÉOP¬1¬H§ r§ r§ place ÉPP¬0¬L@ ÉQP0ÉRG§ falseÉSH§ lf!ÉT­   " TO_INT found illegal value "ÉUI§ warning ÉVV¯     ÉW*N ÉX§ place§ place¯    ÉY*Q ÉZB§ sign¬1JÉ[V§ r É\LÉ]V§ r É^*B É_*B É`*§ to_int Éb*§ conversions ª
V 000086 60 7 1556616365432 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 27089         1556616371692 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616371688 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1556616371688 ./compile/top.vhd*top|21+RTL__opt
2V 000068 60 562 1556616496926 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É,2§ addr_ctrl_out(É.+É/§ ASIZE§ integer¯    É0§ BWSIZE§ integer¯   É1 É3,É4§ clku§	 std_logic É7§ resetu§	 std_logic É9§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É:§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É;§ lb_rw_nu§	 std_logic É<§ ram_rw_nv§	 std_logic É=§ lb_adv_ld_nu§	 std_logic É>§ ram_adv_ld_nv§	 std_logic É?§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É@§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    ÉA ÉB*§ addr_ctrl_out ª
V 000071 60 7 1556616496926 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616498419 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1556616498415 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    ÉF8§ RTL.§ addr_ctrl_out(ÉJp§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     ÉM)ÉO§ lb_bw_n_§ lb_bw ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ ram_addr0¬0 ÉX§ ram_rw_n¬0 ÉY§ ram_adv_ld_n¬0 ÉZ§ ram_bw_n0¬0 É[K§ rising_edge§ clkJÉ]§ ram_addr§ lb_addr É^§ ram_rw_n§ lb_rw_n É_§ ram_adv_ld_n§ lb_adv_ld_n É`§ ram_bw_n§ lb_bw_n Éb*B Éc*; Ég*§ RTL ª
V 000078 60 7 1556616498415 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616496927 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1556616496927 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616496927
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1556616498479 ./src/data_inout.vhd*data_inout
Ver. 1.01
Ê    É)&§ ieee É*'§ ieee	§ std_logic_1164	1 É-2§
 data_inout(É/+É0§ DSIZE§ integer¯$    É1§ BWSIZE§ integer¯   É2 É4,É5§ clku§	 std_logic É8§ resetu§	 std_logic É:§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É;§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É<§ dqw§ std_logic_vector§ DSIZE¯   b¯     É=§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    É> É?*§
 data_inout ª
V 000065 60 7 1556616498479 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616498539 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1556616498534 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    ÉB8§ RTL.§
 data_inout(ÉFp§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     ÉGp§
 write_data§ std_logic_vector§ DSIZE¯   b¯     ÉL)ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éd§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éf§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ég§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éh§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éi§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éj§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ék§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Él§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ém§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Én§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éo§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ép§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éq§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ér§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z És§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z Ét§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z Éu§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z É§	 read_data§ dq É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 tri_r_n_w0¬0 É§
 write_data0¬0 É*B ÉB§ clk¬1JÉ§	 tri_r_n_w_§ ctrl_in_rw_n É§
 write_data§ data_in É*B É*; É*§ RTL ª
V 000072 60 7 1556616498534 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616498480 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616498480 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616498480
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1556616498605 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É"2§
 idt71v3556(É#+É%§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É&§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É'§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É(§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É)§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É*§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É+§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É,§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É6§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 É7§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 É8§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 É9§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 É:§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 É;§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 É<§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 É=§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 É>§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 É?§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 É@§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉA§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉB§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉC§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉD§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉE§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉF§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Éf§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Éh§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éi§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ék§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay Él§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Én§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Ép§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éq§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ér§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay És§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Éx§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éy§ thold_A0_CLK§ VitalDelayType§	 UnitDelay Éz§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É{§ thold_R_CLK§ VitalDelayType§	 UnitDelay É|§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É}§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É~§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ InstancePath§ STRING§ DefaultInstancePath É§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É§ MsgOn§ BOOLEAN§ DefaultMsgOn É§ XOn§ BOOLEAN§
 DefaultXon É§ SeverityMode§ SEVERITY_LEVEL§ WARNING É§ TimingModel§ STRING§ DefaultTimingModelÉ É,É§ A0u§	 std_logic¬U É§ A1u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É§ DQA5w§	 std_logic¬U É § DQA6w§	 std_logic¬U É¡§ DQA7w§	 std_logic¬U É¢§ DQA8w§	 std_logic¬U É£§ DQB0w§	 std_logic¬U É¤§ DQB1w§	 std_logic¬U É¥§ DQB2w§	 std_logic¬U É¦§ DQB3w§	 std_logic¬U É§§ DQB4w§	 std_logic¬U É¨§ DQB5w§	 std_logic¬U É©§ DQB6w§	 std_logic¬U Éª§ DQB7w§	 std_logic¬U É«§ DQB8w§	 std_logic¬U É¬§ DQC0w§	 std_logic¬U É­§ DQC1w§	 std_logic¬U É®§ DQC2w§	 std_logic¬U É¯§ DQC3w§	 std_logic¬U É°§ DQC4w§	 std_logic¬U É±§ DQC5w§	 std_logic¬U É²§ DQC6w§	 std_logic¬U É³§ DQC7w§	 std_logic¬U É´§ DQC8w§	 std_logic¬U Éµ§ DQD0w§	 std_logic¬U É¶§ DQD1w§	 std_logic¬U É·§ DQD2w§	 std_logic¬U É¸§ DQD3w§	 std_logic¬U É¹§ DQD4w§	 std_logic¬U Éº§ DQD5w§	 std_logic¬U É»§ DQD6w§	 std_logic¬U É¼§ DQD7w§	 std_logic¬U É½§ DQD8w§	 std_logic¬U É¾§ ADVu§	 std_logic¬U É¿§ Ru§	 std_logic¬U ÉÀ§ CLKENNegu§	 std_logic¬U ÉÁ§ BWDNegu§	 std_logic¬U ÉÂ§ BWCNegu§	 std_logic¬U ÉÃ§ BWBNegu§	 std_logic¬U ÉÄ§ BWANegu§	 std_logic¬U ÉÅ§ CE1Negu§	 std_logic¬U ÉÆ§ CE2Negu§	 std_logic¬U ÉÇ§ CE2u§	 std_logic¬U ÉÈ§ CLKu§	 std_logic¬U ÉÉ§ LBONegu§	 std_logic¬1 ÉÊ§ OENegu§	 std_logic¬UÉË ÉÌd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÍ*§
 idt71v3556 ª
V 000065 60 7 1556616498605 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1556616498748 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1556616498742 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÒ8§ rtl.§
 idt71v3556(ÉÓd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÕk§ partID§ STRING­   "idt71v3156" É×p§ A0_ipd§
 std_ulogic¬U ÉØp§ A1_ipd§
 std_ulogic¬U ÉÙp§ A2_ipd§
 std_ulogic¬U ÉÚp§ A3_ipd§
 std_ulogic¬U ÉÛp§ A4_ipd§
 std_ulogic¬U ÉÜp§ A5_ipd§
 std_ulogic¬U ÉÝp§ A6_ipd§
 std_ulogic¬U ÉÞp§ A7_ipd§
 std_ulogic¬U Éßp§ A8_ipd§
 std_ulogic¬U Éàp§ A9_ipd§
 std_ulogic¬U Éáp§ A10_ipd§
 std_ulogic¬U Éâp§ A11_ipd§
 std_ulogic¬U Éãp§ A12_ipd§
 std_ulogic¬U Éäp§ A13_ipd§
 std_ulogic¬U Éåp§ A14_ipd§
 std_ulogic¬U Éæp§ A15_ipd§
 std_ulogic¬U Éçp§ A16_ipd§
 std_ulogic¬U Éèp§ DQA0_ipd§
 std_ulogic¬U Éép§ DQA1_ipd§
 std_ulogic¬U Éêp§ DQA2_ipd§
 std_ulogic¬U Éëp§ DQA3_ipd§
 std_ulogic¬U Éìp§ DQA4_ipd§
 std_ulogic¬U Éíp§ DQA5_ipd§
 std_ulogic¬U Éîp§ DQA6_ipd§
 std_ulogic¬U Éïp§ DQA7_ipd§
 std_ulogic¬U Éðp§ DQA8_ipd§
 std_ulogic¬U Éñp§ DQB0_ipd§
 std_ulogic¬U Éòp§ DQB1_ipd§
 std_ulogic¬U Éóp§ DQB2_ipd§
 std_ulogic¬U Éôp§ DQB3_ipd§
 std_ulogic¬U Éõp§ DQB4_ipd§
 std_ulogic¬U Éöp§ DQB5_ipd§
 std_ulogic¬U É÷p§ DQB6_ipd§
 std_ulogic¬U Éøp§ DQB7_ipd§
 std_ulogic¬U Éùp§ DQB8_ipd§
 std_ulogic¬U Éúp§ DQC0_ipd§
 std_ulogic¬U Éûp§ DQC1_ipd§
 std_ulogic¬U Éüp§ DQC2_ipd§
 std_ulogic¬U Éýp§ DQC3_ipd§
 std_ulogic¬U Éþp§ DQC4_ipd§
 std_ulogic¬U Êÿ   p§ DQC5_ipd§
 std_ulogic¬U Ép§ DQC6_ipd§
 std_ulogic¬U Ép§ DQC7_ipd§
 std_ulogic¬U Ép§ DQC8_ipd§
 std_ulogic¬U Ép§ DQD0_ipd§
 std_ulogic¬U Ép§ DQD1_ipd§
 std_ulogic¬U Ép§ DQD2_ipd§
 std_ulogic¬U Ép§ DQD3_ipd§
 std_ulogic¬U Ép§ DQD4_ipd§
 std_ulogic¬U É	p§ DQD5_ipd§
 std_ulogic¬U É
p§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U Ép§
 BWBNeg_ipd§
 std_ulogic¬U Ép§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É!§	 WireDelay9É")É$§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É%§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É&§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É'§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É(§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É)§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É*§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É+§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É,§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 É-§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É.§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É/§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É0§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É1§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 É2§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É3§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É4§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É5§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É6§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É7§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 É8§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 É9§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 É:§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 É;§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 É<§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 É=§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 É>§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 É?§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 É@§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉA§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉB§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉC§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉD§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉE§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉF§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉG§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉH§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉI§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉJ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉK§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉL§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉM§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉN§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 ÉO§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉP§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉQ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉR§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉS§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉT§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉU§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉV§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 ÉW§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 ÉX§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 ÉY§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV ÉZ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R É[§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg É\§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg É]§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg É^§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg É_§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg É`§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éa§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éb§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éc§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éd§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Ée§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Ég*9 Él§ Behavior9Én,Éo§ BWDNInu§
 std_ulogic¬U Ép§ BWCNInu§
 std_ulogic¬U Éq§ BWBNInu§
 std_ulogic¬U Ér§ BWANInu§
 std_ulogic¬U És§ DatDInu§ std_logic_vector¯   b¯     Ét§ DatCInu§ std_logic_vector¯   b¯     Éu§ DatBInu§ std_logic_vector¯   b¯     Év§ DatAInu§ std_logic_vector¯   b¯     Éw§ DataOutv§ std_logic_vector¯#   b¯    Éx0¬Z Éy§ CLKInu§
 std_ulogic¬U Éz§ CKENInu§
 std_ulogic¬U É{§	 AddressInu§ std_logic_vector¯   b¯     É|§ OENegInu§
 std_ulogic¬U É}§ RInu§
 std_ulogic¬U É~§ ADVInu§
 std_ulogic¬U É§ CE2Inu§
 std_ulogic¬U É§ LBONegInu§
 std_ulogic¬1 É§ CE1NegInu§
 std_ulogic¬U É§ CE2NegInu§
 std_ulogic¬UÉ É,6É§ BWDNIn§
 BWDNeg_ipdÉ§ BWCNIn§
 BWCNeg_ipdÉ§ BWBNIn§
 BWBNeg_ipdÉ§ BWANIn§
 BWANeg_ipdÉ§ CLKIn§ CLK_ipdÉ§ CKENIn§ CLKENNeg_ipdÉ§ OENegIn§	 OENeg_ipdÉ§ RIn§ R_ipdÉ§ ADVIn§ ADV_ipdÉ§ CE2In§ CE2_ipdÉ§ LBONegIn§
 LBONeg_ipdÉ§ CE1NegIn§
 CE1Neg_ipdÉ§ CE2NegIn§
 CE2Neg_ipdÉ§ DataOut¯    § DQA0É§ DataOut¯   § DQA1É§ DataOut¯   § DQA2É§ DataOut¯   § DQA3É§ DataOut¯   § DQA4É§ DataOut¯   § DQA5É§ DataOut¯   § DQA6É§ DataOut¯   § DQA7É§ DataOut¯   § DQA8É§ DataOut¯	   § DQB0É§ DataOut¯
   § DQB1É§ DataOut¯   § DQB2É§ DataOut¯   § DQB3É§ DataOut¯   § DQB4É § DataOut¯   § DQB5É¡§ DataOut¯   § DQB6É¢§ DataOut¯   § DQB7É£§ DataOut¯   § DQB8É¤§ DataOut¯   § DQC0É¥§ DataOut¯   § DQC1É¦§ DataOut¯   § DQC2É§§ DataOut¯   § DQC3É¨§ DataOut¯   § DQC4É©§ DataOut¯   § DQC5Éª§ DataOut¯   § DQC6É«§ DataOut¯   § DQC7É¬§ DataOut¯   § DQC8É­§ DataOut¯   § DQD0É®§ DataOut¯   § DQD1É¯§ DataOut¯   § DQD2É°§ DataOut¯   § DQD3É±§ DataOut¯   § DQD4É²§ DataOut¯    § DQD5É³§ DataOut¯!   § DQD6É´§ DataOut¯"   § DQD7Éµ§ DataOut¯#   § DQD8É¶§ DatAIn¯    § DQA0_ipdÉ·§ DatAIn¯   § DQA1_ipdÉ¸§ DatAIn¯   § DQA2_ipdÉ¹§ DatAIn¯   § DQA3_ipdÉº§ DatAIn¯   § DQA4_ipdÉ»§ DatAIn¯   § DQA5_ipdÉ¼§ DatAIn¯   § DQA6_ipdÉ½§ DatAIn¯   § DQA7_ipdÉ¾§ DatAIn¯   § DQA8_ipdÉ¿§ DatBIn¯    § DQB0_ipdÉÀ§ DatBIn¯   § DQB1_ipdÉÁ§ DatBIn¯   § DQB2_ipdÉÂ§ DatBIn¯   § DQB3_ipdÉÃ§ DatBIn¯   § DQB4_ipdÉÄ§ DatBIn¯   § DQB5_ipdÉÅ§ DatBIn¯   § DQB6_ipdÉÆ§ DatBIn¯   § DQB7_ipdÉÇ§ DatBIn¯   § DQB8_ipdÉÈ§ DatCIn¯    § DQC0_ipdÉÉ§ DatCIn¯   § DQC1_ipdÉÊ§ DatCIn¯   § DQC2_ipdÉË§ DatCIn¯   § DQC3_ipdÉÌ§ DatCIn¯   § DQC4_ipdÉÍ§ DatCIn¯   § DQC5_ipdÉÎ§ DatCIn¯   § DQC6_ipdÉÏ§ DatCIn¯   § DQC7_ipdÉÐ§ DatCIn¯   § DQC8_ipdÉÑ§ DatDIn¯    § DQD0_ipdÉÒ§ DatDIn¯   § DQD1_ipdÉÓ§ DatDIn¯   § DQD2_ipdÉÔ§ DatDIn¯   § DQD3_ipdÉÕ§ DatDIn¯   § DQD4_ipdÉÖ§ DatDIn¯   § DQD5_ipdÉ×§ DatDIn¯   § DQD6_ipdÉØ§ DatDIn¯   § DQD7_ipdÉÙ§ DatDIn¯   § DQD8_ipdÉÚ§	 AddressIn¯    § A0_ipdÉÛ§	 AddressIn¯   § A1_ipdÉÜ§	 AddressIn¯   § A2_ipdÉÝ§	 AddressIn¯   § A3_ipdÉÞ§	 AddressIn¯   § A4_ipdÉß§	 AddressIn¯   § A5_ipdÉà§	 AddressIn¯   § A6_ipdÉá§	 AddressIn¯   § A7_ipdÉâ§	 AddressIn¯   § A8_ipdÉã§	 AddressIn¯	   § A9_ipdÉä§	 AddressIn¯
   § A10_ipdÉå§	 AddressIn¯   § A11_ipdÉæ§	 AddressIn¯   § A12_ipdÉç§	 AddressIn¯   § A13_ipdÉè§	 AddressIn¯   § A14_ipdÉé§	 AddressIn¯   § A15_ipdÉê§	 AddressIn¯   § A16_ipdÉë Éîl§	 mem_state(§ deselÉï§ begin_rdÉð§ begin_wrÉñ§ burst_rdÉò§ burst_wrÉó Éõp§ state§	 mem_state É÷l§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Éøl§ seqtab(g¯    a¯   .§ sequence Éúk§ il0§ sequence¯    ¯   ¯   ¯    Éûk§ il1§ sequence¯    ¯   ¯   ¯    Éük§ il2§ sequence¯    ¯   ¯   ¯    Éýk§ il3§ sequence¯    ¯   ¯   ¯    Éþk§ il§ seqtab§ il0§ il1§ il2§ il3 Êÿ  k§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É
)É§ Burst_Setup;É)ÉB§ LBONegIn¬1JÉ§	 Burst_Seq§ il ÉLÉ§	 Burst_Seq§ ln É*B ÉD É*;§ Burst_Setup É§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCInÉ§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RInÉ§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉ!l§ command_type(§ dsÉ"§ burstÉ#§ readÉ$§ writeÉ% É(s§ Tviol_BWDN_CLK§ X01¬0 É)s§ TD_BWDN_CLK§ VitalTimingDataType É+s§ Tviol_BWCN_CLK§ X01¬0 É,s§ TD_BWCN_CLK§ VitalTimingDataType É.s§ Tviol_BWBN_CLK§ X01¬0 É/s§ TD_BWBN_CLK§ VitalTimingDataType É1s§ Tviol_BWAN_CLK§ X01¬0 É2s§ TD_BWAN_CLK§ VitalTimingDataType É4s§ Tviol_CKENIn_CLK§ X01¬0 É5s§ TD_CKENIn_CLK§ VitalTimingDataType É7s§ Tviol_ADVIn_CLK§ X01¬0 É8s§ TD_ADVIn_CLK§ VitalTimingDataType É:s§ Tviol_CE1NegIn_CLK§ X01¬0 É;s§ TD_CE1NegIn_CLK§ VitalTimingDataType É=s§ Tviol_CE2NegIn_CLK§ X01¬0 É>s§ TD_CE2NegIn_CLK§ VitalTimingDataType É@s§ Tviol_CE2In_CLK§ X01¬0 ÉAs§ TD_CE2In_CLK§ VitalTimingDataType ÉCs§ Tviol_RIn_CLK§ X01¬0 ÉDs§
 TD_RIn_CLK§ VitalTimingDataType ÉFs§ Tviol_DatDIn_CLK§ X01¬0 ÉGs§ TD_DatDIn_CLK§ VitalTimingDataType ÉIs§ Tviol_DatCIn_CLK§ X01¬0 ÉJs§ TD_DatCIn_CLK§ VitalTimingDataType ÉLs§ Tviol_DatBIn_CLK§ X01¬0 ÉMs§ TD_DatBIn_CLK§ VitalTimingDataType ÉOs§ Tviol_DatAIn_CLK§ X01¬0 ÉPs§ TD_DatAIn_CLK§ VitalTimingDataType ÉRs§ Tviol_AddressIn_CLK§ X01¬0 ÉSs§ TD_AddressIn_CLK§ VitalTimingDataType ÉUs§	 Pviol_CLK§ X01¬0 ÉVs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉYl§ MemStore(g¯    a¯Öü  .§ INTEGERÉZ`¯   a¯ÿ   É\s§ MemDataA§ MemStore É]s§ MemDataB§ MemStore É^s§ MemDataC§ MemStore É_s§ MemDataD§ MemStore Éas§ MemAddr§ NATURAL`¯    a¯Öü   Ébs§ MemAddr1§ NATURAL`¯    a¯Öü   Écs§	 startaddr§ NATURAL`¯    a¯Öü   Ées§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     Éfs§ memstart§ NATURAL`¯    a¯   ¯     Égs§ offset§ INTEGER`¯   a¯   ¯     Éis§ command§ command_type Éks§ BWD1§ UX01 Éls§ BWC1§ UX01 Éms§ BWB1§ UX01 Éns§ BWA1§ UX01 Éps§ BWD2§ UX01 Éqs§ BWC2§ UX01 Érs§ BWB2§ UX01 Éss§ BWA2§ UX01 Éus§ wr1§ boolean§ false Évs§ wr2§ boolean§ false Éws§ wr3§ boolean§ false Ézs§	 Violation§ X01¬0 É|s§ OBuf1§ std_logic_vector¯#   b¯    É}0¬Z É~s§ OBuf2§ std_logic_vector¯#   b¯    É0¬Z É)ÉB§ TimingChecksOnJÉ§ VitalSetupHoldCheckÉ§
 TestSignal§ BWDNInÉ§ TestSignalName­   "BWD"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ§ HoldHigh§ thold_BWANeg_CLKÉ§ HoldLow§ thold_BWANeg_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_BWDN_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_BWDN_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ BWCNInÉ§ TestSignalName­   "BWC"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_BWANeg_CLKÉ§ SetupLow§ tsetup_BWANeg_CLKÉ § HoldHigh§ thold_BWANeg_CLKÉ¡§ HoldLow§ thold_BWANeg_CLKÉ¢§ CheckEnabled§ CKENIn¬0É£§ RefTransition¬/É¤§	 HeaderMsg§ InstancePath!§ partIDÉ¥§
 TimingData§ TD_BWCN_CLKÉ¦§ XOn§ XOnÉ§§ MsgOn§ MsgOnÉ¨§	 Violation§ Tviol_BWCN_CLK Éª§ VitalSetupHoldCheckÉ«§
 TestSignal§ BWBNInÉ¬§ TestSignalName­   "BWB"É­§	 RefSignal§ CLKInÉ®§ RefSignalName­   "CLK"É¯§	 SetupHigh§ tsetup_BWANeg_CLKÉ°§ SetupLow§ tsetup_BWANeg_CLKÉ±§ HoldHigh§ thold_BWANeg_CLKÉ²§ HoldLow§ thold_BWANeg_CLKÉ³§ CheckEnabled§ CKENIn¬0É´§ RefTransition¬/Éµ§	 HeaderMsg§ InstancePath!§ partIDÉ¶§
 TimingData§ TD_BWBN_CLKÉ·§ XOn§ XOnÉ¸§ MsgOn§ MsgOnÉ¹§	 Violation§ Tviol_BWBN_CLK É»§ VitalSetupHoldCheckÉ¼§
 TestSignal§ BWANInÉ½§ TestSignalName­   "BWA"É¾§	 RefSignal§ CLKInÉ¿§ RefSignalName­   "CLK"ÉÀ§	 SetupHigh§ tsetup_BWANeg_CLKÉÁ§ SetupLow§ tsetup_BWANeg_CLKÉÂ§ HoldHigh§ thold_BWANeg_CLKÉÃ§ HoldLow§ thold_BWANeg_CLKÉÄ§ CheckEnabled§ CKENIn¬0ÉÅ§ RefTransition¬/ÉÆ§	 HeaderMsg§ InstancePath!§ partIDÉÇ§
 TimingData§ TD_BWAN_CLKÉÈ§ XOn§ XOnÉÉ§ MsgOn§ MsgOnÉÊ§	 Violation§ Tviol_BWAN_CLK ÉÌ§ VitalSetupHoldCheckÉÍ§
 TestSignal§ CKENInÉÎ§ TestSignalName­
   "CLKENNeg"ÉÏ§	 RefSignal§ CLKInÉÐ§ RefSignalName­   "CLK"ÉÑ§	 SetupHigh§ tsetup_CLKENNeg_CLKÉÒ§ SetupLow§ tsetup_CLKENNeg_CLKÉÓ§ HoldHigh§ thold_CLKENNeg_CLKÉÔ§ HoldLow§ thold_CLKENNeg_CLKÉÕ§ CheckEnabled§ TRUEÉÖ§ RefTransition¬/É×§	 HeaderMsg§ InstancePath!§ partIDÉØ§
 TimingData§ TD_CKENIn_CLKÉÙ§ XOn§ XOnÉÚ§ MsgOn§ MsgOnÉÛ§	 Violation§ Tviol_CKENIn_CLK ÉÝ§ VitalSetupHoldCheckÉÞ§
 TestSignal§ ADVInÉß§ TestSignalName­   "ADV"Éà§	 RefSignal§ CLKInÉá§ RefSignalName­   "CLK"Éâ§	 SetupHigh§ tsetup_ADV_CLKÉã§ SetupLow§ tsetup_ADV_CLKÉä§ HoldHigh§ thold_ADV_CLKÉå§ HoldLow§ thold_ADV_CLKÉæ§ CheckEnabled§ CKENIn¬0Éç§ RefTransition¬/Éè§	 HeaderMsg§ InstancePath!§ partIDÉé§
 TimingData§ TD_ADVIn_CLKÉê§ XOn§ XOnÉë§ MsgOn§ MsgOnÉì§	 Violation§ Tviol_ADVIn_CLK Éî§ VitalSetupHoldCheckÉï§
 TestSignal§ CE1NegInÉð§ TestSignalName­   "CE1Neg"Éñ§	 RefSignal§ CLKInÉò§ RefSignalName­   "CLK"Éó§	 SetupHigh§ tsetup_CE2_CLKÉô§ SetupLow§ tsetup_CE2_CLKÉõ§ HoldHigh§ thold_CE2_CLKÉö§ HoldLow§ thold_CE2_CLKÉ÷§ CheckEnabled§ CKENIn¬0Éø§ RefTransition¬/Éù§	 HeaderMsg§ InstancePath!§ partIDÉú§
 TimingData§ TD_CE1NegIn_CLKÉû§ XOn§ XOnÉü§ MsgOn§ MsgOnÉý§	 Violation§ Tviol_CE1NegIn_CLK Êþ  § VitalSetupHoldCheckÉ§
 TestSignal§ CE2NegInÉ§ TestSignalName­   "CE2Neg"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ	§ CheckEnabled§ CKENIn¬0É
§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2NegIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_CE2NegIn_CLK É§ VitalSetupHoldCheckÉ§
 TestSignal§ CE2InÉ§ TestSignalName­   "CE2"É§	 RefSignal§ CLKInÉ§ RefSignalName­   "CLK"É§	 SetupHigh§ tsetup_CE2_CLKÉ§ SetupLow§ tsetup_CE2_CLKÉ§ HoldHigh§ thold_CE2_CLKÉ§ HoldLow§ thold_CE2_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_CE2In_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ §	 Violation§ Tviol_CE2In_CLK É"§ VitalSetupHoldCheckÉ#§
 TestSignal§ RInÉ$§ TestSignalName­   "R"É%§	 RefSignal§ CLKInÉ&§ RefSignalName­   "CLK"É'§	 SetupHigh§ tsetup_R_CLKÉ(§ SetupLow§ tsetup_R_CLKÉ)§ HoldHigh§ thold_R_CLKÉ*§ HoldLow§ thold_R_CLKÉ+§ CheckEnabled§ CKENIn¬0É,§ RefTransition¬/É-§	 HeaderMsg§ InstancePath!§ partIDÉ.§
 TimingData§
 TD_RIn_CLKÉ/§ XOn§ XOnÉ0§ MsgOn§ MsgOnÉ1§	 Violation§ Tviol_RIn_CLK É3§ VitalSetupHoldCheckÉ4§
 TestSignal§	 AddressInÉ5§ TestSignalName­	   "Address"É6§	 RefSignal§ CLKInÉ7§ RefSignalName­   "CLK"É8§	 SetupHigh§ tsetup_A0_CLKÉ9§ SetupLow§ tsetup_A0_CLKÉ:§ HoldHigh§ thold_A0_CLKÉ;§ HoldLow§ thold_A0_CLKÉ<§ CheckEnabled§ CKENIn¬0É=§ RefTransition¬/É>§	 HeaderMsg§ InstancePath!§ partIDÉ?§
 TimingData§ TD_AddressIn_CLKÉ@§ XOn§ XOnÉA§ MsgOn§ MsgOnÉB§	 Violation§ Tviol_AddressIn_CLK ÉD§ VitalSetupHoldCheckÉE§
 TestSignal§ DatDInÉF§ TestSignalName­   "DatD"ÉG§	 RefSignal§ CLKInÉH§ RefSignalName­   "CLK"ÉI§	 SetupHigh§ tsetup_DQA0_CLKÉJ§ SetupLow§ tsetup_DQA0_CLKÉK§ HoldHigh§ thold_DQA0_CLKÉL§ HoldLow§ thold_DQA0_CLKÉM§ CheckEnabled§ CKENIn¬0ÉN§ RefTransition¬/ÉO§	 HeaderMsg§ InstancePath!§ partIDÉP§
 TimingData§ TD_DatDIn_CLKÉQ§ XOn§ XOnÉR§ MsgOn§ MsgOnÉS§	 Violation§ Tviol_DatDIn_CLK ÉU§ VitalSetupHoldCheckÉV§
 TestSignal§ DatCInÉW§ TestSignalName­   "DatC"ÉX§	 RefSignal§ CLKInÉY§ RefSignalName­   "CLK"ÉZ§	 SetupHigh§ tsetup_DQA0_CLKÉ[§ SetupLow§ tsetup_DQA0_CLKÉ\§ HoldHigh§ thold_DQA0_CLKÉ]§ HoldLow§ thold_DQA0_CLKÉ^§ CheckEnabled§ CKENIn¬0É_§ RefTransition¬/É`§	 HeaderMsg§ InstancePath!§ partIDÉa§
 TimingData§ TD_DatCIn_CLKÉb§ XOn§ XOnÉc§ MsgOn§ MsgOnÉd§	 Violation§ Tviol_DatCIn_CLK Éf§ VitalSetupHoldCheckÉg§
 TestSignal§ DatBInÉh§ TestSignalName­   "DatB"Éi§	 RefSignal§ CLKInÉj§ RefSignalName­   "CLK"Ék§	 SetupHigh§ tsetup_DQA0_CLKÉl§ SetupLow§ tsetup_DQA0_CLKÉm§ HoldHigh§ thold_DQA0_CLKÉn§ HoldLow§ thold_DQA0_CLKÉo§ CheckEnabled§ CKENIn¬0Ép§ RefTransition¬/Éq§	 HeaderMsg§ InstancePath!§ partIDÉr§
 TimingData§ TD_DatBIn_CLKÉs§ XOn§ XOnÉt§ MsgOn§ MsgOnÉu§	 Violation§ Tviol_DatBIn_CLK Éw§ VitalSetupHoldCheckÉx§
 TestSignal§ DatAInÉy§ TestSignalName­   "DatA"Éz§	 RefSignal§ CLKInÉ{§ RefSignalName­   "CLK"É|§	 SetupHigh§ tsetup_DQA0_CLKÉ}§ SetupLow§ tsetup_DQA0_CLKÉ~§ HoldHigh§ thold_DQA0_CLKÉ§ HoldLow§ thold_DQA0_CLKÉ§ CheckEnabled§ CKENIn¬0É§ RefTransition¬/É§	 HeaderMsg§ InstancePath!§ partIDÉ§
 TimingData§ TD_DatAIn_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§ Tviol_DatAIn_CLK É§ VitalPeriodPulseCheckÉ§
 TestSignal§ CLKInÉ§ TestSignalName­   "CLK"É§ Period§ tperiod_CLK_posedgeÉ§ PulseWidthLow§ tpw_CLK_negedgeÉ§ PulseWidthHigh§ tpw_CLK_posedgeÉ§
 PeriodData§ PD_CLKÉ§ XOn§ XOnÉ§ MsgOn§ MsgOnÉ§	 Violation§	 Pviol_CLKÉ§	 HeaderMsg§ InstancePath!§ partIDÉ§ CheckEnabled§ CKENIn¬0 É§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKÉX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKXÉ§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKXÉ§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKXÉ§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKXÉ§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKXÉ§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKXÉ§ Tviol_BWDN_CLK ÉG§	 Violation¬0É H§ InstancePath!§ partID!­   ": simulation may be"!É¡­&   " inaccurate due to timing violations"É¢I§ SeverityMode É¤*B ÉªB§ rising_edge§ CLKInW§ CKENIn¬0JÉ«G_§ Is_X§ BWDNInÉ¬H§ InstancePath!§ partID!­   ": Unusable value for BWDN"É­I§ SeverityMode É®G_§ Is_X§ BWCNInÉ¯H§ InstancePath!§ partID!­   ": Unusable value for BWCN"É°I§ SeverityMode É±G_§ Is_X§ BWBNInÉ²H§ InstancePath!§ partID!­   ": Unusable value for BWBN"É³I§ SeverityMode É´G_§ Is_X§ BWANInÉµH§ InstancePath!§ partID!­   ": Unusable value for BWAN"É¶I§ SeverityMode É·G_§ Is_X§ RInÉ¸H§ InstancePath!§ partID!­   ": Unusable value for R"É¹I§ SeverityMode ÉºG_§ Is_X§ ADVInÉ»H§ InstancePath!§ partID!­   ": Unusable value for ADV"É¼I§ SeverityMode É½G_§ Is_X§ CE2InÉ¾H§ InstancePath!§ partID!­   ": Unusable value for CE2"É¿I§ SeverityMode ÉÀG_§ Is_X§ CE1NegInÉÁH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"ÉÂI§ SeverityMode ÉÃG_§ Is_X§ CE2NegInÉÄH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"ÉÅI§ SeverityMode ÉÈB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1XÉÉ§ CE2In¬0JÉÊ§ command§ ds ÉËK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1WÉÌ§ ADVIn¬0JÉÍB§ RIn¬1JÉÎ§ command§ read ÉÏLÉÐ§ command§ write ÉÑ*B ÉÒK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0WÉÓ§ CE2In¬1JÉÔ§ command§ burst ÉÕLÉÖG§ falseÉ×H§ InstancePath!§ partID!­   ": Could not decode "ÉØ!­
   "command."ÉÙI§ SeverityMode ÉÚ*B ÉÜ§ wr3§ wr2 ÉÝ§ wr2§ wr1 ÉÞ§ wr1§ false ÉàB§ wr3JÉáB§ BWA2¬0JÉâB§	 Violation¬XJÉã§ MemDataA§ MemAddr1¯    ÉäLÉå§ MemDataA§ MemAddr1§ to_nat§ DatAIn Éæ*B Éç*B ÉèB§ BWB2¬0JÉéB§	 Violation¬XJÉê§ MemDataB§ MemAddr1¯    ÉëLÉì§ MemDataB§ MemAddr1§ to_nat§ DatBIn Éí*B Éî*B ÉïB§ BWC2¬0JÉðB§	 Violation¬XJÉñ§ MemDataC§ MemAddr1¯    ÉòLÉó§ MemDataC§ MemAddr1§ to_nat§ DatCIn Éô*B Éõ*B ÉöB§ BWD2¬0JÉ÷B§	 Violation¬XJÉø§ MemDataD§ MemAddr1¯    ÉùLÉú§ MemDataD§ MemAddr1§ to_nat§ DatDIn Éû*B Éü*B Éý*B Êý  § MemAddr1§ MemAddr É§ OBuf2§ OBuf1 ÉN§ state(ÉP§ deselÉN§ command(ÉP§ dsÉ§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§ OBuf10¬Z É7*N É9P§ begin_rdÉ:§	 Burst_Cnt¯     É;N§ command(É<P§ dsÉ=§ state§ desel É>§ OBuf10¬Z É?P§ readÉ@§ state§ begin_rd ÉA§ MemAddr§ to_nat§	 AddressIn ÉB§	 startaddr§ MemAddr ÉC§ memstart§ to_nat§	 AddressIn¯   b¯     ÉDB§ MemDataA§ MemAddr¯   JÉE§ OBuf1¯   b¯    0¬U ÉFK§ MemDataA§ MemAddr¯   JÉG§ OBuf1¯   b¯    0¬X ÉHLÉI§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉJ*B ÉKB§ MemDataB§ MemAddr¯   JÉL§ OBuf1¯   b¯	   0¬U ÉMK§ MemDataB§ MemAddr¯   JÉN§ OBuf1¯   b¯	   0¬X ÉOLÉP§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉQ*B ÉRB§ MemDataC§ MemAddr¯   JÉS§ OBuf1¯   b¯   0¬U ÉTK§ MemDataC§ MemAddr¯   JÉU§ OBuf1¯   b¯   0¬X ÉVLÉW§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉX*B ÉYB§ MemDataD§ MemAddr¯   JÉZ§ OBuf1¯#   b¯   0¬U É[K§ MemDataD§ MemAddr¯   JÉ\§ OBuf1¯#   b¯   0¬X É]LÉ^§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É_*B É`P§ writeÉa§ state§ begin_wr Éb§ MemAddr§ to_nat§	 AddressIn Éc§	 startaddr§ MemAddr Éd§ memstart§ to_nat§	 AddressIn¯   b¯     Ée§ OBuf10¬Z Éf§ BWA1§ BWANIn Ég§ BWB1§ BWBNIn Éh§ BWC1§ BWCNIn Éi§ BWD1§ BWDNIn Éj§ wr1§ TRUE ÉkP§ burstÉl§ state§ burst_rd Ém§	 Burst_Cnt§	 Burst_Cnt¯    ÉnB§	 Burst_Cnt¯   JÉo§	 Burst_Cnt¯     Ép*B Éq§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Ér§ MemAddr§	 startaddr§ offset ÉsB§ MemDataA§ MemAddr¯   JÉt§ OBuf1¯   b¯    0¬U ÉuK§ MemDataA§ MemAddr¯   JÉv§ OBuf1¯   b¯    0¬X ÉwLÉx§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éy*B ÉzB§ MemDataB§ MemAddr¯   JÉ{§ OBuf1¯   b¯	   0¬U É|K§ MemDataB§ MemAddr¯   JÉ}§ OBuf1¯   b¯	   0¬X É~LÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B É*N ÉP§ begin_wrÉ§ BWA2§ BWA1 É§ BWB2§ BWB1 É§ BWC2§ BWC1 É§ BWD2§ BWD1 É§	 Burst_Cnt¯     ÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z ÉP§ readÉ§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É B§ MemDataA§ MemAddr¯   JÉ¡§ OBuf1¯   b¯    0¬U É¢K§ MemDataA§ MemAddr¯   JÉ£§ OBuf1¯   b¯    0¬X É¤LÉ¥§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É¦*B É§B§ MemDataB§ MemAddr¯   JÉ¨§ OBuf1¯   b¯	   0¬U É©K§ MemDataB§ MemAddr¯   JÉª§ OBuf1¯   b¯	   0¬X É«LÉ¬§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É­*B É®B§ MemDataC§ MemAddr¯   JÉ¯§ OBuf1¯   b¯   0¬U É°K§ MemDataC§ MemAddr¯   JÉ±§ OBuf1¯   b¯   0¬X É²LÉ³§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É´*B ÉµB§ MemDataD§ MemAddr¯   JÉ¶§ OBuf1¯#   b¯   0¬U É·K§ MemDataD§ MemAddr¯   JÉ¸§ OBuf1¯#   b¯   0¬X É¹LÉº§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É»*B É¼P§ writeÉ½§ state§ begin_wr É¾§ MemAddr§ to_nat§	 AddressIn É¿§	 startaddr§ MemAddr ÉÀ§ OBuf10¬Z ÉÁ§ BWA1§ BWANIn ÉÂ§ BWB1§ BWBNIn ÉÃ§ BWC1§ BWCNIn ÉÄ§ BWD1§ BWDNIn ÉÅ§ wr1§ TRUE ÉÆP§ burstÉÇ§ state§ burst_wr ÉÈ§	 Burst_Cnt§	 Burst_Cnt¯    ÉÉB§	 Burst_Cnt¯   JÉÊ§	 Burst_Cnt¯     ÉË*B ÉÌ§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt ÉÍ§ MemAddr§	 startaddr§ offset ÉÎ§ BWA1§ BWANIn ÉÏ§ BWB1§ BWBNIn ÉÐ§ BWC1§ BWCNIn ÉÑ§ BWD1§ BWDNIn ÉÒ§ wr1§ TRUE ÉÓ*N ÉÕP§ burst_rdÉÖN§ command(É×P§ dsÉØ§ state§ desel ÉÙ§ OBuf10¬Z ÉÚP§ readÉÛ§ state§ begin_rd ÉÜ§ MemAddr§ to_nat§	 AddressIn ÉÝ§	 startaddr§ MemAddr ÉÞ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉßB§ MemDataA§ MemAddr¯   JÉà§ OBuf1¯   b¯    0¬U ÉáK§ MemDataA§ MemAddr¯   JÉâ§ OBuf1¯   b¯    0¬X ÉãLÉä§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éå*B ÉæB§ MemDataB§ MemAddr¯   JÉç§ OBuf1¯   b¯	   0¬U ÉèK§ MemDataB§ MemAddr¯   JÉé§ OBuf1¯   b¯	   0¬X ÉêLÉë§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Éì*B ÉíB§ MemDataC§ MemAddr¯   JÉî§ OBuf1¯   b¯   0¬U ÉïK§ MemDataC§ MemAddr¯   JÉð§ OBuf1¯   b¯   0¬X ÉñLÉò§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éó*B ÉôB§ MemDataD§ MemAddr¯   JÉõ§ OBuf1¯#   b¯   0¬U ÉöK§ MemDataD§ MemAddr¯   JÉ÷§ OBuf1¯#   b¯   0¬X ÉøLÉù§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éú*B ÉûP§ writeÉü§ state§ begin_wr Éý§ MemAddr§ to_nat§	 AddressIn Éþ§	 startaddr§ MemAddr Êü  § memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    É	B§	 Burst_Cnt¯   JÉ
§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É**N É,P§ burst_wrÉ-N§ command(É.P§ dsÉ/§ state§ desel É0§ OBuf10¬Z É1P§ readÉ2§ state§ begin_rd É3§ MemAddr§ to_nat§	 AddressIn É4§	 startaddr§ MemAddr É5§ memstart§ to_nat§	 AddressIn¯   b¯     É6B§ MemDataA§ MemAddr¯   JÉ7§ OBuf1¯   b¯    0¬U É8K§ MemDataA§ MemAddr¯   JÉ9§ OBuf1¯   b¯    0¬X É:LÉ;§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É<*B É=B§ MemDataB§ MemAddr¯   JÉ>§ OBuf1¯   b¯	   0¬U É?K§ MemDataB§ MemAddr¯   JÉ@§ OBuf1¯   b¯	   0¬X ÉALÉB§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉC*B ÉDB§ MemDataC§ MemAddr¯   JÉE§ OBuf1¯   b¯   0¬U ÉFK§ MemDataC§ MemAddr¯   JÉG§ OBuf1¯   b¯   0¬X ÉHLÉI§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉJ*B ÉKB§ MemDataD§ MemAddr¯   JÉL§ OBuf1¯#   b¯   0¬U ÉMK§ MemDataD§ MemAddr¯   JÉN§ OBuf1¯#   b¯   0¬X ÉOLÉP§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉQ*B ÉRP§ writeÉS§ state§ begin_wr ÉT§ MemAddr§ to_nat§	 AddressIn ÉU§	 startaddr§ MemAddr ÉV§ memstart§ to_nat§	 AddressIn¯   b¯     ÉW§ OBuf10¬Z ÉX§ BWA1§ BWANIn ÉY§ BWB1§ BWBNIn ÉZ§ BWC1§ BWCNIn É[§ BWD1§ BWDNIn É\§ wr1§ TRUE É]P§ burstÉ^§	 Burst_Cnt§	 Burst_Cnt¯    É_B§	 Burst_Cnt¯   JÉ`§	 Burst_Cnt¯     Éa*B Éb§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éc§ MemAddr§	 startaddr§ offset Éd§ BWA1§ BWANIn Ée§ BWB1§ BWBNIn Éf§ BWC1§ BWCNIn Ég§ BWD1§ BWDNIn Éh§ wr1§ TRUE Éi*N Ék*N ÉmB§ OENegIn¬0JÉn§ D_zd0¬Z§ OBuf2}¯   § ns Éo*B Éq*B ÉsB§ OENegIn¬1JÉt§ D_zd0¬Z ÉuLÉv§ D_zd§ OBuf2 Éw*B Éy*; É~§
 DataOutBlk/§ iu¯#   b¯    AÉ§ DataOut_Delay;§ D_zd§ iÉs§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É)É§ VitalPathDelay01ZÉ§	 OutSignal§ DataOut§ iÉ§ OutSignalName­   "Data"É§ OutTemp§ D_zd§ iÉ§ Mode§ VitalTransportÉ§
 GlitchData§ D_GlitchData§ iÉ§ PathsÉ¯   § InputChangeTime§ CLKIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_CLK_DQA0É§ PathCondition§ OENegIn¬0É¯   § InputChangeTime§ OENegIn§
 LAST_EVENTÉ§	 PathDelay§ tpd_OENeg_DQA0É§ PathCondition§ TRUEÉÉ É*; É*A É*9 É*§ rtl ª
V 000072 60 7 1556616498742 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616498606 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1556616498606 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616498606
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000044 52 6458          1556616498849 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1556616498846 ./src/main.vhd*main|21+RTL
Ver. 1.01
Ê    É*8§ RTL.§ main(É/i§ topÉ1+É2§ FLOWTHROUGH§ integer¯     É3§ ASIZE§ integer¯    É4§ DSIZE§ integer¯    É5§ BWSIZE§ integer¯   É6 É8,É:§ clku§	 std_logic É<§ RESET_Nu§	 std_logic É?§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É@§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉA§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉB§ RD_WR_Nu§	 std_logic ÉC§ ADDR_ADV_LD_Nu§	 std_logic ÉD§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉH§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉI§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉJ§ RW_Nv§	 std_logic ÉK§ ADV_LD_Nv§	 std_logic ÉL§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉM ÉN*i ÉPp§ clkm§	 std_logic ÉR)ÉS§ clkm§ clk ÉT§ TOP_T§ topÉU+6ÉV§ FLOWTHROUGH§ FLOWTHROUGHÉW§ ASIZE§ ASIZEÉX§ DSIZE§ DSIZEÉY§ BWSIZE§ BWSIZEÉZÉ[,6É\§ clk§ clkmÉ]§ RESET_N§ RESET_NÉ`§ ADDR§ ADDRÉa§ DATA_IN§ DATA_INÉb§ DATA_OUT§ DATA_OUTÉc§ RD_WR_N§ RD_WR_NÉd§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉe§ DM§ DMÉi§ SA§ SAÉj§ DQ§ DQÉk§ RW_N§ RW_NÉl§ ADV_LD_N§ ADV_LD_NÉm§ BW_N§ BW_NÉn Éo* ª
V 000060 60 7 1556616498846 ./src/main.vhd*main|21+RTL__opt
2V 000044 52 2168          1556616498909 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1556616498906 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
Ê    ÉL8§ RTL.§
 pipe_delay(ÉOp§	 rw_n_pipe§ std_logic_vector¯   b¯     ÉQl§ my_array(g¯   b¯    .§ std_logic_vector§ DSIZE¯   b¯     ÉSp§ data_in_pipe§ my_array ÉV)ÉX§ delay_data_in§ data_in_pipe¯   § FLOWTHROUGH É[;§	 rw_n_pipe¯    §	 rw_n_pipe¯   §	 rw_n_pipe¯   É\)É^§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É_§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É`§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éa§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éb§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éc§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éd§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ée§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éf§
 delay_rw_n§ DSIZE¯	   §	 rw_n_pipe¯   § FLOWTHROUGH Ég§
 delay_rw_n§ DSIZE¯
   §	 rw_n_pipe¯   § FLOWTHROUGH Éh§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éi§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éj§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ék§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Él§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ém§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Én§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éo§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ép§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éq§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ér§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH És§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Ét§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éu§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Év§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éw§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éx§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éy§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH Éz§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É{§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É|§
 delay_rw_n§ DSIZE¯   §	 rw_n_pipe¯   § FLOWTHROUGH É}§
 delay_rw_n§ DSIZE¯    §	 rw_n_pipe¯   § FLOWTHROUGH É~§
 delay_rw_n§ DSIZE¯!   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯"   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯#   §	 rw_n_pipe¯   § FLOWTHROUGH É§
 delay_rw_n§ DSIZE¯$   §	 rw_n_pipe¯   § FLOWTHROUGH É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§	 rw_n_pipe0¬0 É§ data_in_pipe¯    0¬0 É§ data_in_pipe¯   0¬0 ÉK§ rising_edge§ clkJÉB§ clk¬1JÉ§	 rw_n_pipe¯    § lb_rw_n É§	 rw_n_pipe¯   b¯   §	 rw_n_pipe¯   b¯     É§ data_in_pipe¯    §
 lb_data_in É§ data_in_pipe¯   § data_in_pipe¯     É*B É*B É*; É;§ clk§ resetÉ)ÉB§ reset¬1JÉ§ lb_data_out0¬0 ÉK§ rising_edge§ clkJÉ B§	 rw_n_pipe¯   § FLOWTHROUGH¬1JÉ¡§ lb_data_out§ ram_data_out É¢*B É£*B É¤*; É©*§ RTL ª
V 000072 60 7 1556616498906 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2V 000062 60 820 1556616498955 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§
 pipe_stage(É0+É1§ DSIZE§ integer¯    É2§ ASIZE§ integer¯$    É3§ BWSIZE§ integer¯   É4 É6,É7§ clku§	 std_logic É:§ resetu§	 std_logic É<§ addru§ std_logic_vector§ ASIZE¯   b¯     É=§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É>§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É?§ rd_wr_nu§	 std_logic É@§ addr_adv_ld_nu§	 std_logic ÉA§ dmu§ std_logic_vector§ BWSIZE¯   b¯     ÉC§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     ÉD§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     ÉE§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     ÉF§ rd_wr_n_regv§	 std_logic ÉG§ addr_adv_ld_n_regv§	 std_logic ÉH§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    ÉI ÉJ*§
 pipe_stage ª
V 000065 60 7 1556616498955 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616498994 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1556616498991 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    ÉN8§ RTL.§
 pipe_stage(ÉP)ÉT;§ clk§ resetÉU)ÉVB§ reset¬1JÉW§ addr_reg0¬0 ÉX§ data_in_reg0¬0 ÉY§ data_out_reg0¬0 ÉZ§ rd_wr_n_reg¬0 É[§ addr_adv_ld_n_reg¬0 É\§ dm_reg0¬0 É]*B É^B§ clk¬1JÉ_§ addr_reg§ addr É`§ data_in_reg§ data_in Éa§ data_out_reg§ data_out Éb§ rd_wr_n_reg§ rd_wr_n Éc§ addr_adv_ld_n_reg§ addr_adv_ld_n Éd§ dm_reg§ dm Ée*B Ég*; Éj*§ RTL ª
V 000072 60 7 1556616498991 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616498956 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1556616498956 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616498956
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1556616499112 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1556616499109 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É58§ SYN.§ pll1(É7p§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     É8p§	 sub_wire1§	 STD_LOGIC É9p§	 sub_wire2§	 STD_LOGIC É:p§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     É;p§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     É<p§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     É=p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É>p§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É?p§	 sub_wire6§	 STD_LOGIC É@p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     ÉAp§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     ÉEi§ altpllÉF+ÉG§ bandwidth_type§ STRING ÉH§ clk0_duty_cycle§ NATURAL ÉI§ lpm_type§ STRING ÉJ§ clk0_multiply_by§ NATURAL ÉK§ lock_low§ NATURAL ÉL§ invalid_lock_multiplier§ NATURAL ÉM§ inclk0_input_frequency§ NATURAL ÉN§ gate_lock_signal§ STRING ÉO§ clk0_divide_by§ NATURAL ÉP§ pll_type§ STRING ÉQ§ valid_lock_multiplier§ NATURAL ÉR§ clk0_time_delay§ STRING ÉS§ spread_frequency§ NATURAL ÉT§ intended_device_family§ STRING ÉU§ operation_mode§ STRING ÉV§	 lock_high§ NATURAL ÉW§ compensate_clock§ STRING ÉX§ clk0_phase_shift§ STRINGÉY ÉZ,É[§ clkenau§ STD_LOGIC_VECTOR¯   b¯     É\§ inclku§ STD_LOGIC_VECTOR¯   b¯     É]§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯     É^§ lockedv§	 STD_LOGIC É_§ clkv§ STD_LOGIC_VECTOR¯   b¯    É` Éa*i Éc)Éd§ sub_wire3_bv¯    b¯    ­   "0" Ée§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éf§ sub_wire5_bv¯    b¯    ­   "0" Ég§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Éh§	 sub_wire1§	 sub_wire0¯     Éi§ c0§	 sub_wire1 Éj§ locked§	 sub_wire2 Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire6§ inclk0 Ém§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Én§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Ép§ altpll_component§ altpllÉq+6Ér§ bandwidth_type­   "AUTO"És§ clk0_duty_cycle¯2   Ét§ lpm_type­   "altpll"Éu§ clk0_multiply_by¯   Év§ lock_low¯   Éw§ invalid_lock_multiplier¯   Éx§ inclk0_input_frequency¯_v  Éy§ gate_lock_signal­   "NO"Éz§ clk0_divide_by¯   É{§ pll_type­
   "ENHANCED"É|§ valid_lock_multiplier¯   É}§ clk0_time_delay­   "0"É~§ spread_frequency¯    É§ intended_device_family­	   "Stratix"É§ operation_mode­   "NORMAL"É§	 lock_high¯   É§ compensate_clock­   "CLK0"É§ clk0_phase_shift­   "300"ÉÉ,6É§ clkena§	 sub_wire4É§ inclk§	 sub_wire7É§	 extclkena§	 sub_wire8É§ clk§	 sub_wire0É§ locked§	 sub_wire2É É*§ SYN ª
V 000060 60 7 1556616499109 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1556616499143 ./src/top.vhd*top
Ver. 1.01
Ê    É&§ IEEE '§ IEEE	§ std_logic_1164	1 É'§ IEEE	§ VITAL_timing	1 É'§ IEEE	§ VITAL_primitives	1 É&§ work É'§ work	§	 gen_utils	1 É'§ work	§ conversions	1 É	2§ top(É+É§ FLOWTHROUGH§ integer¯     É§ ASIZE§ integer¯    É§ DSIZE§ integer¯$    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ RESET_Nu§	 std_logic É§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É§ RD_WR_Nu§	 std_logic É§ ADDR_ADV_LD_Nu§	 std_logic É§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É"§ SAv§ std_logic_vector§ ASIZE¯   b¯     É#§ DQw§ std_logic_vector§ DSIZE¯   b¯     É$§ RW_Nv§	 std_logic É%§ ADV_LD_Nv§	 std_logic É&§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    É' É(*§ top ª
V 000051 60 7 1556616499143 ./src/top.vhd*top__opt
2I 000044 52 23113         1556616499218 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1556616499214 ./src/top.vhd*top|21+RTL
Ver. 1.01
Ê    É.8§ RTL.§ top(É3i§ PLL1É5,É6§ inclk0u§	 std_logic É8§ c0v§	 std_logic É9§ lockedv§	 std_logicÉ: É;*i É=i§ zbt_ctrl_topÉ?+É@§ FLOWTHROUGH§ integer¯     ÉA§ ASIZE§ integer¯    ÉB§ DSIZE§ integer¯$    ÉC§ BWSIZE§ integer¯   ÉD ÉF,ÉH§ clku§	 std_logic ÉI§ RESET_Nu§	 std_logic ÉL§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     ÉM§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     ÉN§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉO§ RD_WR_Nu§	 std_logic ÉP§ ADDR_ADV_LD_Nu§	 std_logic ÉQ§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉU§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉV§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉW§ RW_Nv§	 std_logic ÉX§ ADV_LD_Nv§	 std_logic ÉY§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉZ É[*i É]i§
 idt71v3556É^+É_§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 Éc§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 Éd§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 Ée§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 Éf§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 Ég§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 Éh§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 Éi§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 Éj§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 Él§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 Én§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 Éo§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01É É,É§§ A0u§	 std_logic¬U É¨§ A1u§	 std_logic¬U É©§ A2u§	 std_logic¬U Éª§ A3u§	 std_logic¬U É«§ A4u§	 std_logic¬U É¬§ A5u§	 std_logic¬U É­§ A6u§	 std_logic¬U É®§ A7u§	 std_logic¬U É¯§ A8u§	 std_logic¬U É°§ A9u§	 std_logic¬U É±§ A10u§	 std_logic¬U É²§ A11u§	 std_logic¬U É³§ A12u§	 std_logic¬U É´§ A13u§	 std_logic¬U Éµ§ A14u§	 std_logic¬U É¶§ A15u§	 std_logic¬U É·§ A16u§	 std_logic¬U É¸§ DQA0w§	 std_logic¬U É¹§ DQA1w§	 std_logic¬U Éº§ DQA2w§	 std_logic¬U É»§ DQA3w§	 std_logic¬U É¼§ DQA4w§	 std_logic¬U É½§ DQA5w§	 std_logic¬U É¾§ DQA6w§	 std_logic¬U É¿§ DQA7w§	 std_logic¬U ÉÀ§ DQA8w§	 std_logic¬U ÉÁ§ DQB0w§	 std_logic¬U ÉÂ§ DQB1w§	 std_logic¬U ÉÃ§ DQB2w§	 std_logic¬U ÉÄ§ DQB3w§	 std_logic¬U ÉÅ§ DQB4w§	 std_logic¬U ÉÆ§ DQB5w§	 std_logic¬U ÉÇ§ DQB6w§	 std_logic¬U ÉÈ§ DQB7w§	 std_logic¬U ÉÉ§ DQB8w§	 std_logic¬U ÉÊ§ DQC0w§	 std_logic¬U ÉË§ DQC1w§	 std_logic¬U ÉÌ§ DQC2w§	 std_logic¬U ÉÍ§ DQC3w§	 std_logic¬U ÉÎ§ DQC4w§	 std_logic¬U ÉÏ§ DQC5w§	 std_logic¬U ÉÐ§ DQC6w§	 std_logic¬U ÉÑ§ DQC7w§	 std_logic¬U ÉÒ§ DQC8w§	 std_logic¬U ÉÓ§ DQD0w§	 std_logic¬U ÉÔ§ DQD1w§	 std_logic¬U ÉÕ§ DQD2w§	 std_logic¬U ÉÖ§ DQD3w§	 std_logic¬U É×§ DQD4w§	 std_logic¬U ÉØ§ DQD5w§	 std_logic¬U ÉÙ§ DQD6w§	 std_logic¬U ÉÚ§ DQD7w§	 std_logic¬U ÉÛ§ DQD8w§	 std_logic¬U ÉÜ§ ADVu§	 std_logic¬U ÉÝ§ Ru§	 std_logic¬U ÉÞ§ CLKENNegu§	 std_logic¬U Éß§ BWDNegu§	 std_logic¬U Éà§ BWCNegu§	 std_logic¬U Éá§ BWBNegu§	 std_logic¬U Éâ§ BWANegu§	 std_logic¬U Éã§ CE1Negu§	 std_logic¬U Éä§ CE2Negu§	 std_logic¬U Éå§ CE2u§	 std_logic¬U Éæ§ clku§	 std_logic¬U Éç§ LBONegu§	 std_logic¬1 Éè§ OENegu§	 std_logic¬UÉê Éë*i Éíp§ PLL_clk§ locked§	 std_logic Éîp§ sat§ std_logic_vector§ ASIZE¯   b¯    § SA Éïp§ clkzbt§	 std_logic Éðp§
 adv_ld_n_m§	 std_logic Éñp§ rw_n_m§	 std_logic Éòp§ bw_n_m§ std_logic_vector§ BWSIZE¯   b¯     Éó)Éô§ BW_N§ bw_n_m Éõ§ RW_N§ rw_n_m Éö§ ADV_LD_N§
 adv_ld_n_m É÷§ sat§ ADDR Éø§	 PLL1_inst§ PLL1,6Éù§ inclk0§ clkÉú§ locked§ lockedÉû§ c0§ PLL_clkÉü Éþ§ zbt_ctrl_top_inst1§ zbt_ctrl_topÊÿ   +6É§ FLOWTHROUGH§ FLOWTHROUGHÉ§ ASIZE§ ASIZEÉ§ DSIZE§ DSIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ PLL_clkÉ§ RESET_N§ RESET_NÉ§ ADDR§ ADDRÉ§ DATA_IN§ DATA_INÉ§ DATA_OUT§ DATA_OUTÉ§ RD_WR_N§ RD_WR_NÉ§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉ§ DM§ DMÉ§ SA§ SAÉ§ DQ§ DQÉ§ RW_N§ RW_NÉ§ ADV_LD_N§ ADV_LD_NÉ§ BW_N§ BW_NÉ É§ idt71v3556p§
 idt71v3556É,6É'§ A0§ sat¯    É(§ A1§ sat¯   É)§ A2§ sat¯   É*§ A3§ sat¯   É+§ A4§ sat¯   É,§ A5§ sat¯   É-§ A6§ sat¯   É.§ A7§ sat¯   É/§ A8§ sat¯   É0§ A9§ sat¯	   É1§ A10§ sat¯
   É2§ A11§ sat¯   É3§ A12§ sat¯   É4§ A13§ sat¯   É5§ A14§ sat¯   É6§ A15§ sat¯   É7§ A16§ sat¯   É8§ DQA0§ DQ¯    É9§ DQA1§ DQ¯   É:§ DQA2§ DQ¯   É;§ DQA3§ DQ¯   É<§ DQA4§ DQ¯   É=§ DQA5§ DQ¯   É>§ DQA6§ DQ¯   É?§ DQA7§ DQ¯   É@§ DQA8§ DQ¯   ÉA§ DQB0§ DQ¯	   ÉB§ DQB1§ DQ¯
   ÉC§ DQB2§ DQ¯   ÉD§ DQB3§ DQ¯   ÉE§ DQB4§ DQ¯   ÉF§ DQB5§ DQ¯   ÉG§ DQB6§ DQ¯   ÉH§ DQB7§ DQ¯   ÉI§ DQB8§ DQ¯   ÉJ§ DQC0§ DQ¯   ÉK§ DQC1§ DQ¯   ÉL§ DQC2§ DQ¯   ÉM§ DQC3§ DQ¯   ÉN§ DQC4§ DQ¯   ÉO§ DQC5§ DQ¯   ÉP§ DQC6§ DQ¯   ÉQ§ DQC7§ DQ¯   ÉR§ DQC8§ DQ¯   ÉS§ DQD0§ DQ¯   ÉT§ DQD1§ DQ¯   ÉU§ DQD2§ DQ¯   ÉV§ DQD3§ DQ¯   ÉW§ DQD4§ DQ¯   ÉX§ DQD5§ DQ¯    ÉY§ DQD6§ DQ¯!   ÉZ§ DQD7§ DQ¯"   É[§ DQD8§ DQ¯#   É\§ ADV§
 adv_ld_n_mÉ]§ R§ rw_n_mÉ_§ BWDNeg§ bw_n_m¯   É`§ BWCNeg§ bw_n_m¯   Éa§ BWBNeg§ bw_n_m¯   Éb§ BWANeg§ bw_n_m¯    Éf§ clk§ clkÉm Éo* ª
V 000058 60 7 1556616499214 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616499144 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1556616499144 top
#VLB_VERSION 59
#INFO
top
E 1556616499144
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1556616499260 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É*&§ ieee É+'§ ieee	§ std_logic_1164	1 É.2§ zbt_ctrl_top(É0+É1§ FLOWTHROUGH§ integer¯     É2§ ASIZE§ integer¯    É3§ DSIZE§ integer¯$    É4§ BWSIZE§ integer¯   É5 É7,É9§ clku§	 std_logic É;§ RESET_Nu§	 std_logic É>§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É?§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É@§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     ÉA§ RD_WR_Nu§	 std_logic ÉB§ ADDR_ADV_LD_Nu§	 std_logic ÉC§ DMu§ std_logic_vector§ BWSIZE¯   b¯     ÉG§ SAv§ std_logic_vector§ ASIZE¯   b¯     ÉH§ DQw§ std_logic_vector§ DSIZE¯   b¯     ÉI§ RW_Nv§	 std_logic ÉJ§ ADV_LD_Nv§	 std_logic ÉK§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯    ÉL ÉM*§ zbt_ctrl_top ª
V 000069 60 7 1556616499260 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1556616499340 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1556616499337 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    ÉS8§ RTL.§ zbt_ctrl_top(Ébi§
 pipe_stageÉd+Ée§ DSIZE§ integer¯$    Éf§ ASIZE§ integer¯    Ég§ BWSIZE§ integer¯   Éh Éj,Ék§ clku§	 std_logic Én§ resetu§	 std_logic Ép§ addru§ std_logic_vector§ ASIZE¯   b¯     Éq§ data_inu§ std_logic_vector§ DSIZE¯   b¯     Ér§ data_outu§ std_logic_vector§ DSIZE¯   b¯     És§ rd_wr_nu§	 std_logic Ét§ addr_adv_ld_nu§	 std_logic Éu§ dmu§ std_logic_vector§ BWSIZE¯   b¯     Éw§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     Éx§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     Éy§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     Éz§ rd_wr_n_regv§	 std_logic É{§ addr_adv_ld_n_regv§	 std_logic É|§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É} É~*i Éi§ addr_ctrl_outÉ+É§ ASIZE§ integer¯    É§ BWSIZE§ integer¯   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É§ lb_rw_nu§	 std_logic É§ ram_rw_nv§	 std_logic É§ lb_adv_ld_nu§	 std_logic É§ ram_adv_ld_nv§	 std_logic É§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É É*i Éi§
 pipe_delayÉ+É§ FLOWTHROUGH§ integer¯     É§ DSIZE§ integer¯    É§ BWSIZE§ integer¯   É  É¢,É£§ clku§	 std_logic É¦§ resetu§	 std_logic É¨§ lb_rw_nu§	 std_logic É©§
 delay_rw_nv§ std_logic_vector§ DSIZE¯   b¯     É«§
 lb_data_inu§ std_logic_vector§ DSIZE¯   b¯     É¬§ delay_data_inv§ std_logic_vector§ DSIZE¯   b¯     É®§ lb_data_outv§ std_logic_vector§ DSIZE¯   b¯     É¯§ ram_data_outu§ std_logic_vector§ DSIZE¯   b¯    É° É±*i É´i§
 data_inoutÉ¶+É·§ DSIZE§ integer¯    É¸§ BWSIZE§ integer¯   É¹ É»,É¼§ clku§	 std_logic É¿§ resetu§	 std_logic ÉÁ§ ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     ÉÂ§ data_inu§ std_logic_vector§ DSIZE¯   b¯     ÉÃ§ dqw§ std_logic_vector§ DSIZE¯   b¯     ÉÄ§	 read_datav§ std_logic_vector§ DSIZE¯   b¯    ÉÅ ÉÆ*i ÉËp§ reset_t§	 std_logic ÉÌp§ clkt§	 std_logic ÉÍp§
 delay_rw_n§ std_logic_vector§ DSIZE¯   b¯     ÉÎp§ delay_data_in§	 read_data§ std_logic_vector§ DSIZE¯   b¯     ÉÐp§ data_in_reg§ lb_data_out§ std_logic_vector§ DSIZE¯   b¯     ÉÑp§ addr_reg§ std_logic_vector§ ASIZE¯   b¯     ÉÒp§ dm_reg§ std_logic_vector§ BWSIZE¯   b¯     ÉÓp§ rd_wr_n_reg§ addr_adv_ld_n_reg§	 std_logic ÉÖ)ÉÙ§ reset_t_§ RESET_N ÉÚ§ clkt§ clk Éì§ pipe_stage1§
 pipe_stageÉí+6Éî§ ASIZE§ ASIZEÉï§ DSIZE§ DSIZEÉð§ BWSIZE§ BWSIZEÉñÉò,6Éó§ clk§ clktÉö§ reset§ reset_tÉø§ addr§ addrÉù§ data_in§ data_inÉú§ data_out§ lb_data_outÉû§ rd_wr_n§ rd_wr_nÉü§ addr_adv_ld_n§ addr_adv_ld_nÉý§ dm§ dmÊÿ   § addr_reg§ addr_regÉ§ data_in_reg§ data_in_regÉ§ data_out_reg§ data_outÉ§ rd_wr_n_reg§ rd_wr_n_regÉ§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉ§ dm_reg§ dm_regÉ É
§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ reset§ reset_tÉ§ lb_addr§ addr_regÉ§ ram_addr§ SAÉ§ lb_rw_n§ rd_wr_n_regÉ§ ram_rw_n§ RW_NÉ§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ ram_adv_ld_n§ ADV_LD_NÉ§ lb_bw§ dm_regÉ§ ram_bw_n§ BW_NÉ É!§ pipe_delay1§
 pipe_delayÉ"+6É#§ FLOWTHROUGH§ FLOWTHROUGHÉ$§ DSIZE§ DSIZEÉ%§ BWSIZE§ BWSIZEÉ&É',6É(§ clk§ clktÉ+§ reset§ reset_tÉ-§ lb_rw_n§ rd_wr_n_regÉ.§
 delay_rw_n§
 delay_rw_nÉ0§
 lb_data_in§ data_in_regÉ1§ delay_data_in§ delay_data_inÉ3§ lb_data_out§ lb_data_outÉ4§ ram_data_out§	 read_dataÉ5 É9§ data_inout1§
 data_inoutÉ:+6É;§ DSIZE§ DSIZEÉ<§ BWSIZE§ BWSIZEÉ=É>,6É?§ clk§ clktÉB§ reset§ reset_tÉD§ ctrl_in_rw_n§
 delay_rw_nÉE§ data_in§ delay_data_inÉF§ dq§ dqÉG§	 read_data§	 read_dataÉH ÉM*§ RTL ª
V 000076 60 7 1556616499337 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616499261 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1556616499261 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616499261
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000072 60 562 1556616499386 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ addr_ctrl_out(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯   É É,É§ clku§	 std_logic É§ lb_adv_ld_nu§	 std_logic É § lb_rw_nu§	 std_logic É!§ resetu§	 std_logic É"§ lb_addru§ std_logic_vector§ ASIZE¯   b¯     É#§ lb_bwu§ std_logic_vector§ BWSIZE¯   b¯     É$§ ram_adv_ld_nv§	 std_logic É%§ ram_rw_nv§	 std_logic É&§ ram_addrv§ std_logic_vector§ ASIZE¯   b¯     É'§ ram_bw_nv§ std_logic_vector§ BWSIZE¯   b¯    É( É)*§ addr_ctrl_out ª
V 000075 60 7 1556616499386 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2V 000044 52 1249          1556616499435 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1556616499432 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
Ê    É+8§ RTL.§ addr_ctrl_out(É/p§ lb_bw_n§ std_logic_vector§ BWSIZE¯   b¯     É1)É5;§ clk§ resetÉ6)É7B§ reset¬1JÉ8§ ram_addr0¬0 É9§ ram_rw_n¬0 É:§ ram_adv_ld_n¬0 É;§ ram_bw_n0¬0 É<K§ rising_edge§ clkJÉ=§ ram_addr§ lb_addr É>§ ram_rw_n§ lb_rw_n É?§ ram_adv_ld_n§ lb_adv_ld_n É@§ ram_bw_n§ lb_bw_n ÉA*B ÉB*; ÉE§ lb_bw_n_§ lb_bw ÉG*§ RTL ª
V 000082 60 7 1556616499432 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2V 000044 11 449 1556616499387 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
V 000044 11 993 1556616499387 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616499387
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
V 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1556616499470 ./compile/data_inout.vhd*data_inout
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 data_inout(É+É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$   É É,É§ clku§	 std_logic É§ resetu§	 std_logic É § ctrl_in_rw_nu§ std_logic_vector§ DSIZE¯   b¯     É!§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É"§	 read_datav§ std_logic_vector§ DSIZE¯   b¯     É#§ dqw§ std_logic_vector§ DSIZE¯   b¯    É$ É%*§
 data_inout ª
V 000069 60 7 1556616499470 ./compile/data_inout.vhd*data_inout__opt
2V 000044 52 1324          1556616499496 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1556616499493 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
Ê    É'8§ RTL.§
 data_inout(É+p§	 tri_r_n_w§ std_logic_vector§ DSIZE¯   b¯     É,p§
 write_data§ std_logic_vector§ DSIZE¯   b¯     É.)É2;§ clk§ resetÉ3)É4B§ reset¬1JÉ5§	 tri_r_n_w0¬0 É6§
 write_data0¬0 É7*B É8B§ clk¬1JÉ9§	 tri_r_n_w_§ ctrl_in_rw_n É:§
 write_data§ data_in É;*B É<*; É?§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É@§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉA§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉB§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉC§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉD§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉE§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉF§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉG§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉH§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉI§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉJ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉK§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉL§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉM§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉN§ dq¯!   §
 write_data¯!   P§	 tri_r_n_w¯!   ¬1L¬Z ÉO§ dq¯"   §
 write_data¯"   P§	 tri_r_n_w¯"   ¬1L¬Z ÉP§ dq¯#   §
 write_data¯#   P§	 tri_r_n_w¯#   ¬1L¬Z ÉQ§	 read_data§ dq ÉR§ dq¯    §
 write_data¯    P§	 tri_r_n_w¯    ¬1L¬Z ÉS§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉT§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉU§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉV§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉW§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉX§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉY§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z ÉZ§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É[§ dq¯	   §
 write_data¯	   P§	 tri_r_n_w¯	   ¬1L¬Z É\§ dq¯
   §
 write_data¯
   P§	 tri_r_n_w¯
   ¬1L¬Z É]§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É^§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É_§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z É`§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éa§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éb§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Éc§ dq¯   §
 write_data¯   P§	 tri_r_n_w¯   ¬1L¬Z Ée*§ RTL ª
V 000076 60 7 1556616499493 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2V 000041 11 337 1556616499471 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
V 000041 11 873 1556616499471 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616499471
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
V 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1556616499550 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§
 idt71v3556(É+É § InstancePath§ STRING§ DefaultInstancePath É!§ MsgOn§ BOOLEAN§ DefaultMsgOn É"§ SeverityMode§ SEVERITY_LEVEL§ WARNING É#§ thold_A0_CLK§ VitalDelayType§	 UnitDelay É$§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay É%§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay É&§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay É'§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É(§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay É)§ thold_R_CLK§ VitalDelayType§	 UnitDelay É*§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É+§ TimingModel§ STRING§ DefaultTimingModel É,§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 É-§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 É.§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 É/§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 É0§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 É1§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 É2§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 É3§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 É4§ tipd_A16§ VitalDelayType01§ VitalZeroDelay01 É5§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 É6§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 É7§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 É8§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 É9§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 É:§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 É;§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 É<§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 É=§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 É>§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É?§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É@§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 ÉA§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 ÉB§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 ÉC§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 ÉD§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 ÉE§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 ÉF§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 ÉG§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 ÉH§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 ÉI§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 ÉJ§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 ÉK§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 ÉL§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 ÉM§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 ÉN§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 ÉO§	 tipd_DQA8§ VitalDelayType01§ VitalZeroDelay01 ÉP§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 ÉQ§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 ÉR§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 ÉS§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 ÉT§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 ÉU§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 ÉV§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 ÉW§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 ÉX§	 tipd_DQB8§ VitalDelayType01§ VitalZeroDelay01 ÉY§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 ÉZ§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 É[§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 É\§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 É]§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 É^§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 É_§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 É`§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 Éa§	 tipd_DQC8§ VitalDelayType01§ VitalZeroDelay01 Éb§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQD8§ VitalDelayType01§ VitalZeroDelay01 Ék§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 Él§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 Ém§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 Én§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z Éo§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z Ép§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay Éq§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay Ér§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay És§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay Ét§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay Éu§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay Év§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay Éw§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay Éx§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay Éy§ tsetup_R_CLK§ VitalDelayType§	 UnitDelay Éz§ XOn§ BOOLEAN§
 DefaultXonÉ{ É|,É}§ A0u§	 std_logic¬U É~§ A1u§	 std_logic¬U É§ A10u§	 std_logic¬U É§ A11u§	 std_logic¬U É§ A12u§	 std_logic¬U É§ A13u§	 std_logic¬U É§ A14u§	 std_logic¬U É§ A15u§	 std_logic¬U É§ A16u§	 std_logic¬U É§ A2u§	 std_logic¬U É§ A3u§	 std_logic¬U É§ A4u§	 std_logic¬U É§ A5u§	 std_logic¬U É§ A6u§	 std_logic¬U É§ A7u§	 std_logic¬U É§ A8u§	 std_logic¬U É§ A9u§	 std_logic¬U É§ ADVu§	 std_logic¬U É§ BWANegu§	 std_logic¬U É§ BWBNegu§	 std_logic¬U É§ BWCNegu§	 std_logic¬U É§ BWDNegu§	 std_logic¬U É§ CE1Negu§	 std_logic¬U É§ CE2u§	 std_logic¬U É§ CE2Negu§	 std_logic¬U É§ CLKu§	 std_logic¬U É§ CLKENNegu§	 std_logic¬U É§ LBONegu§	 std_logic¬1 É§ OENegu§	 std_logic¬U É§ Ru§	 std_logic¬U É§ DQA0w§	 std_logic¬U É§ DQA1w§	 std_logic¬U É§ DQA2w§	 std_logic¬U É§ DQA3w§	 std_logic¬U É§ DQA4w§	 std_logic¬U É § DQA5w§	 std_logic¬U É¡§ DQA6w§	 std_logic¬U É¢§ DQA7w§	 std_logic¬U É£§ DQA8w§	 std_logic¬U É¤§ DQB0w§	 std_logic¬U É¥§ DQB1w§	 std_logic¬U É¦§ DQB2w§	 std_logic¬U É§§ DQB3w§	 std_logic¬U É¨§ DQB4w§	 std_logic¬U É©§ DQB5w§	 std_logic¬U Éª§ DQB6w§	 std_logic¬U É«§ DQB7w§	 std_logic¬U É¬§ DQB8w§	 std_logic¬U É­§ DQC0w§	 std_logic¬U É®§ DQC1w§	 std_logic¬U É¯§ DQC2w§	 std_logic¬U É°§ DQC3w§	 std_logic¬U É±§ DQC4w§	 std_logic¬U É²§ DQC5w§	 std_logic¬U É³§ DQC6w§	 std_logic¬U É´§ DQC7w§	 std_logic¬U Éµ§ DQC8w§	 std_logic¬U É¶§ DQD0w§	 std_logic¬U É·§ DQD1w§	 std_logic¬U É¸§ DQD2w§	 std_logic¬U É¹§ DQD3w§	 std_logic¬U Éº§ DQD4w§	 std_logic¬U É»§ DQD5w§	 std_logic¬U É¼§ DQD6w§	 std_logic¬U É½§ DQD7w§	 std_logic¬U É¾§ DQD8w§	 std_logic¬UÉ¿ ÉÁd§ VITAL_LEVEL0.§
 idt71v35562(§ TRUE ÉÃ*§
 idt71v3556 ª
V 000069 60 7 1556616499550 ./compile/idt71v3556.vhd*idt71v3556__opt
2V 000044 52 17562         1556616499633 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616499620 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
Ê    ÉÅ8§ rtl.§
 idt71v3556(ÉÈd§ VITAL_LEVEL0.§ rtl8(§ TRUE ÉÉk§ partID§ STRING­   "idt71v3156" ÉÎp§ A0_ipd§
 std_ulogic¬U ÉÏp§ A1_ipd§
 std_ulogic¬U ÉÐp§ A2_ipd§
 std_ulogic¬U ÉÑp§ A3_ipd§
 std_ulogic¬U ÉÒp§ A4_ipd§
 std_ulogic¬U ÉÓp§ A5_ipd§
 std_ulogic¬U ÉÔp§ A6_ipd§
 std_ulogic¬U ÉÕp§ A7_ipd§
 std_ulogic¬U ÉÖp§ A8_ipd§
 std_ulogic¬U É×p§ A9_ipd§
 std_ulogic¬U ÉØp§ A10_ipd§
 std_ulogic¬U ÉÙp§ A11_ipd§
 std_ulogic¬U ÉÚp§ A12_ipd§
 std_ulogic¬U ÉÛp§ A13_ipd§
 std_ulogic¬U ÉÜp§ A14_ipd§
 std_ulogic¬U ÉÝp§ A15_ipd§
 std_ulogic¬U ÉÞp§ A16_ipd§
 std_ulogic¬U Éßp§ DQA0_ipd§
 std_ulogic¬U Éàp§ DQA1_ipd§
 std_ulogic¬U Éáp§ DQA2_ipd§
 std_ulogic¬U Éâp§ DQA3_ipd§
 std_ulogic¬U Éãp§ DQA4_ipd§
 std_ulogic¬U Éäp§ DQA5_ipd§
 std_ulogic¬U Éåp§ DQA6_ipd§
 std_ulogic¬U Éæp§ DQA7_ipd§
 std_ulogic¬U Éçp§ DQA8_ipd§
 std_ulogic¬U Éèp§ DQB0_ipd§
 std_ulogic¬U Éép§ DQB1_ipd§
 std_ulogic¬U Éêp§ DQB2_ipd§
 std_ulogic¬U Éëp§ DQB3_ipd§
 std_ulogic¬U Éìp§ DQB4_ipd§
 std_ulogic¬U Éíp§ DQB5_ipd§
 std_ulogic¬U Éîp§ DQB6_ipd§
 std_ulogic¬U Éïp§ DQB7_ipd§
 std_ulogic¬U Éðp§ DQB8_ipd§
 std_ulogic¬U Éñp§ DQC0_ipd§
 std_ulogic¬U Éòp§ DQC1_ipd§
 std_ulogic¬U Éóp§ DQC2_ipd§
 std_ulogic¬U Éôp§ DQC3_ipd§
 std_ulogic¬U Éõp§ DQC4_ipd§
 std_ulogic¬U Éöp§ DQC5_ipd§
 std_ulogic¬U É÷p§ DQC6_ipd§
 std_ulogic¬U Éøp§ DQC7_ipd§
 std_ulogic¬U Éùp§ DQC8_ipd§
 std_ulogic¬U Éúp§ DQD0_ipd§
 std_ulogic¬U Éûp§ DQD1_ipd§
 std_ulogic¬U Éüp§ DQD2_ipd§
 std_ulogic¬U Éýp§ DQD3_ipd§
 std_ulogic¬U Éþp§ DQD4_ipd§
 std_ulogic¬U Êÿ   p§ DQD5_ipd§
 std_ulogic¬U Ép§ DQD6_ipd§
 std_ulogic¬U Ép§ DQD7_ipd§
 std_ulogic¬U Ép§ DQD8_ipd§
 std_ulogic¬U Ép§ ADV_ipd§
 std_ulogic¬U Ép§ R_ipd§
 std_ulogic¬U Ép§ CLKENNeg_ipd§
 std_ulogic¬U Ép§
 BWDNeg_ipd§
 std_ulogic¬U Ép§
 BWCNeg_ipd§
 std_ulogic¬U É	p§
 BWBNeg_ipd§
 std_ulogic¬U É
p§
 BWANeg_ipd§
 std_ulogic¬U Ép§
 CE1Neg_ipd§
 std_ulogic¬U Ép§
 CE2Neg_ipd§
 std_ulogic¬U Ép§ CE2_ipd§
 std_ulogic¬U Ép§ CLK_ipd§
 std_ulogic¬U Ép§
 LBONeg_ipd§
 std_ulogic¬1 Ép§	 OENeg_ipd§
 std_ulogic¬U É)É§ Behavior9(É,§ BWDNInu§
 std_ulogic¬U É§ BWCNInu§
 std_ulogic¬U É§ BWBNInu§
 std_ulogic¬U É§ BWANInu§
 std_ulogic¬U É§ DatDInu§ std_logic_vector¯   b¯     É§ DatCInu§ std_logic_vector¯   b¯     É§ DatBInu§ std_logic_vector¯   b¯     É§ DatAInu§ std_logic_vector¯   b¯     É§ DataOutv§ std_logic_vector¯#   b¯    0¬Z É§ CLKInu§
 std_ulogic¬U É § CKENInu§
 std_ulogic¬U É!§	 AddressInu§ std_logic_vector¯   b¯     É"§ OENegInu§
 std_ulogic¬U É#§ RInu§
 std_ulogic¬U É$§ ADVInu§
 std_ulogic¬U É%§ CE2Inu§
 std_ulogic¬U É&§ LBONegInu§
 std_ulogic¬1 É'§ CE1NegInu§
 std_ulogic¬U É(§ CE2NegInu§
 std_ulogic¬U É),6§ BWDNIn§
 BWDNeg_ipdÉ*§ BWCNIn§
 BWCNeg_ipdÉ+§ BWBNIn§
 BWBNeg_ipdÉ,§ BWANIn§
 BWANeg_ipdÉ-§ CLKIn§ CLK_ipdÉ.§ CKENIn§ CLKENNeg_ipdÉ/§ OENegIn§	 OENeg_ipdÉ0§ RIn§ R_ipdÉ1§ ADVIn§ ADV_ipdÉ2§ CE2In§ CE2_ipdÉ3§ LBONegIn§
 LBONeg_ipdÉ4§ CE1NegIn§
 CE1Neg_ipdÉ5§ CE2NegIn§
 CE2Neg_ipdÉ6§ DataOut¯    § DQA0É7§ DataOut¯   § DQA1É8§ DataOut¯   § DQA2É9§ DataOut¯   § DQA3É:§ DataOut¯   § DQA4É;§ DataOut¯   § DQA5É<§ DataOut¯   § DQA6É=§ DataOut¯   § DQA7É>§ DataOut¯   § DQA8É?§ DataOut¯	   § DQB0É@§ DataOut¯
   § DQB1ÉA§ DataOut¯   § DQB2ÉB§ DataOut¯   § DQB3ÉC§ DataOut¯   § DQB4ÉD§ DataOut¯   § DQB5ÉE§ DataOut¯   § DQB6ÉF§ DataOut¯   § DQB7ÉG§ DataOut¯   § DQB8ÉH§ DataOut¯   § DQC0ÉI§ DataOut¯   § DQC1ÉJ§ DataOut¯   § DQC2ÉK§ DataOut¯   § DQC3ÉL§ DataOut¯   § DQC4ÉM§ DataOut¯   § DQC5ÉN§ DataOut¯   § DQC6ÉO§ DataOut¯   § DQC7ÉP§ DataOut¯   § DQC8ÉQ§ DataOut¯   § DQD0ÉR§ DataOut¯   § DQD1ÉS§ DataOut¯   § DQD2ÉT§ DataOut¯   § DQD3ÉU§ DataOut¯   § DQD4ÉV§ DataOut¯    § DQD5ÉW§ DataOut¯!   § DQD6ÉX§ DataOut¯"   § DQD7ÉY§ DataOut¯#   § DQD8ÉZ§ DatAIn¯    § DQA0_ipdÉ[§ DatAIn¯   § DQA1_ipdÉ\§ DatAIn¯   § DQA2_ipdÉ]§ DatAIn¯   § DQA3_ipdÉ^§ DatAIn¯   § DQA4_ipdÉ_§ DatAIn¯   § DQA5_ipdÉ`§ DatAIn¯   § DQA6_ipdÉa§ DatAIn¯   § DQA7_ipdÉb§ DatAIn¯   § DQA8_ipdÉc§ DatBIn¯    § DQB0_ipdÉd§ DatBIn¯   § DQB1_ipdÉe§ DatBIn¯   § DQB2_ipdÉf§ DatBIn¯   § DQB3_ipdÉg§ DatBIn¯   § DQB4_ipdÉh§ DatBIn¯   § DQB5_ipdÉi§ DatBIn¯   § DQB6_ipdÉj§ DatBIn¯   § DQB7_ipdÉk§ DatBIn¯   § DQB8_ipdÉl§ DatCIn¯    § DQC0_ipdÉm§ DatCIn¯   § DQC1_ipdÉn§ DatCIn¯   § DQC2_ipdÉo§ DatCIn¯   § DQC3_ipdÉp§ DatCIn¯   § DQC4_ipdÉq§ DatCIn¯   § DQC5_ipdÉr§ DatCIn¯   § DQC6_ipdÉs§ DatCIn¯   § DQC7_ipdÉt§ DatCIn¯   § DQC8_ipdÉu§ DatDIn¯    § DQD0_ipdÉv§ DatDIn¯   § DQD1_ipdÉw§ DatDIn¯   § DQD2_ipdÉx§ DatDIn¯   § DQD3_ipdÉy§ DatDIn¯   § DQD4_ipdÉz§ DatDIn¯   § DQD5_ipdÉ{§ DatDIn¯   § DQD6_ipdÉ|§ DatDIn¯   § DQD7_ipdÉ}§ DatDIn¯   § DQD8_ipdÉ~§	 AddressIn¯    § A0_ipdÉ§	 AddressIn¯   § A1_ipdÉ§	 AddressIn¯   § A2_ipdÉ§	 AddressIn¯   § A3_ipdÉ§	 AddressIn¯   § A4_ipdÉ§	 AddressIn¯   § A5_ipdÉ§	 AddressIn¯   § A6_ipdÉ§	 AddressIn¯   § A7_ipdÉ§	 AddressIn¯   § A8_ipdÉ§	 AddressIn¯	   § A9_ipdÉ§	 AddressIn¯
   § A10_ipdÉ§	 AddressIn¯   § A11_ipdÉ§	 AddressIn¯   § A12_ipdÉ§	 AddressIn¯   § A13_ipdÉ§	 AddressIn¯   § A14_ipdÉ§	 AddressIn¯   § A15_ipdÉ§	 AddressIn¯   § A16_ipd Él§	 mem_state(§ desel§ begin_rd§ begin_wr§ burst_rd§ burst_wr Ép§ state§	 mem_state Él§ sequence(g¯    a¯   .§ INTEGER`¯   a¯    Él§ seqtab(g¯    a¯   .§ sequence Ék§ il0§ sequence¯    ¯   ¯   ¯    Ék§ il1§ sequence¯    ¯   ¯   ¯    Ék§ il2§ sequence¯    ¯   ¯   ¯    Ék§ il3§ sequence¯    ¯   ¯   ¯    Ék§ il§ seqtab§ il0§ il1§ il2§ il3 Ék§ ln0§ sequence¯    ¯   ¯   ¯    Ék§ ln1§ sequence¯    ¯   ¯   ¯    Ék§ ln2§ sequence¯    ¯   ¯   ¯    Ék§ ln3§ sequence¯    ¯   ¯   ¯    Ék§ ln§ seqtab§ ln0§ ln1§ ln2§ ln3 Ép§	 Burst_Seq§ seqtab Ép§ D_zd§ std_logic_vector¯#   b¯     É)É § Burst_Setup;É¡)É¢B§ LBONegIn¬1JÉ£§	 Burst_Seq§ il É¤LÉ¥§	 Burst_Seq§ ln É¦*B É§D É¨*; É©§ Behavior;§ BWDNIn§ BWCNIn§ BWBNIn§ BWANIn§ DatDIn§ DatCIn§ DatBIn§ DatAIn§ CLKIn§ CKENIn§	 AddressIn§ RIn§ OENegIn§ ADVIn§ CE2In§ CE1NegIn§ CE2NegInÉªl§ command_type(§ ds§ burst§ read§ write É«s§ Tviol_BWDN_CLK§ X01¬0 É¬s§ TD_BWDN_CLK§ VitalTimingDataType É­s§ Tviol_BWCN_CLK§ X01¬0 É®s§ TD_BWCN_CLK§ VitalTimingDataType É¯s§ Tviol_BWBN_CLK§ X01¬0 É°s§ TD_BWBN_CLK§ VitalTimingDataType É±s§ Tviol_BWAN_CLK§ X01¬0 É²s§ TD_BWAN_CLK§ VitalTimingDataType É³s§ Tviol_CKENIn_CLK§ X01¬0 É´s§ TD_CKENIn_CLK§ VitalTimingDataType Éµs§ Tviol_ADVIn_CLK§ X01¬0 É¶s§ TD_ADVIn_CLK§ VitalTimingDataType É·s§ Tviol_CE1NegIn_CLK§ X01¬0 É¸s§ TD_CE1NegIn_CLK§ VitalTimingDataType É¹s§ Tviol_CE2NegIn_CLK§ X01¬0 Éºs§ TD_CE2NegIn_CLK§ VitalTimingDataType É»s§ Tviol_CE2In_CLK§ X01¬0 É¼s§ TD_CE2In_CLK§ VitalTimingDataType É½s§ Tviol_RIn_CLK§ X01¬0 É¾s§
 TD_RIn_CLK§ VitalTimingDataType É¿s§ Tviol_DatDIn_CLK§ X01¬0 ÉÀs§ TD_DatDIn_CLK§ VitalTimingDataType ÉÁs§ Tviol_DatCIn_CLK§ X01¬0 ÉÂs§ TD_DatCIn_CLK§ VitalTimingDataType ÉÃs§ Tviol_DatBIn_CLK§ X01¬0 ÉÄs§ TD_DatBIn_CLK§ VitalTimingDataType ÉÅs§ Tviol_DatAIn_CLK§ X01¬0 ÉÆs§ TD_DatAIn_CLK§ VitalTimingDataType ÉÇs§ Tviol_AddressIn_CLK§ X01¬0 ÉÈs§ TD_AddressIn_CLK§ VitalTimingDataType ÉÉs§	 Pviol_CLK§ X01¬0 ÉÊs§ PD_CLK§ VitalPeriodDataType§ VitalPeriodDataInit ÉËl§ MemStore(g¯    a¯Öü  .§ INTEGER`¯   a¯ÿ   ÉÌs§ MemDataA§ MemStore ÉÍs§ MemDataB§ MemStore ÉÎs§ MemDataC§ MemStore ÉÏs§ MemDataD§ MemStore ÉÐs§ MemAddr§ NATURAL`¯    a¯Öü   ÉÑs§ MemAddr1§ NATURAL`¯    a¯Öü   ÉÒs§	 startaddr§ NATURAL`¯    a¯Öü   ÉÓs§	 Burst_Cnt§ NATURAL`¯    a¯   ¯     ÉÔs§ memstart§ NATURAL`¯    a¯   ¯     ÉÕs§ offset§ INTEGER`¯   a¯   ¯     ÉÖs§ command§ command_type É×s§ BWD1§ UX01 ÉØs§ BWC1§ UX01 ÉÙs§ BWB1§ UX01 ÉÚs§ BWA1§ UX01 ÉÛs§ BWD2§ UX01 ÉÜs§ BWC2§ UX01 ÉÝs§ BWB2§ UX01 ÉÞs§ BWA2§ UX01 Éßs§ wr1§ BOOLEAN§ false Éàs§ wr2§ BOOLEAN§ false Éás§ wr3§ BOOLEAN§ false Éâs§	 Violation§ X01¬0 Éãs§ OBuf1§ std_logic_vector¯#   b¯    0¬Z Éäs§ OBuf2§ std_logic_vector¯#   b¯    0¬Z Éå)ÉæB§ TimingChecksOnJÉç§ VitalSetupHoldCheck§
 TestSignal§ BWDNIn§ TestSignalName­   "BWD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWDN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWDN_CLK Éè§ VitalSetupHoldCheck§
 TestSignal§ BWCNIn§ TestSignalName­   "BWC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWCN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWCN_CLK Éé§ VitalSetupHoldCheck§
 TestSignal§ BWBNIn§ TestSignalName­   "BWB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWBN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWBN_CLK Éê§ VitalSetupHoldCheck§
 TestSignal§ BWANIn§ TestSignalName­   "BWA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_BWANeg_CLK§ SetupLow§ tsetup_BWANeg_CLK§ HoldHigh§ thold_BWANeg_CLK§ HoldLow§ thold_BWANeg_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_BWAN_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_BWAN_CLK Éë§ VitalSetupHoldCheck§
 TestSignal§ CKENIn§ TestSignalName­
   "CLKENNeg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CLKENNeg_CLK§ SetupLow§ tsetup_CLKENNeg_CLK§ HoldHigh§ thold_CLKENNeg_CLK§ HoldLow§ thold_CLKENNeg_CLK§ CheckEnabled§ TRUE§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CKENIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CKENIn_CLK Éì§ VitalSetupHoldCheck§
 TestSignal§ ADVIn§ TestSignalName­   "ADV"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_ADV_CLK§ SetupLow§ tsetup_ADV_CLK§ HoldHigh§ thold_ADV_CLK§ HoldLow§ thold_ADV_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_ADVIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_ADVIn_CLK Éí§ VitalSetupHoldCheck§
 TestSignal§ CE1NegIn§ TestSignalName­   "CE1Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE1NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE1NegIn_CLK Éî§ VitalSetupHoldCheck§
 TestSignal§ CE2NegIn§ TestSignalName­   "CE2Neg"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2NegIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2NegIn_CLK Éï§ VitalSetupHoldCheck§
 TestSignal§ CE2In§ TestSignalName­   "CE2"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_CE2_CLK§ SetupLow§ tsetup_CE2_CLK§ HoldHigh§ thold_CE2_CLK§ HoldLow§ thold_CE2_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_CE2In_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_CE2In_CLK Éð§ VitalSetupHoldCheck§
 TestSignal§ RIn§ TestSignalName­   "R"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_R_CLK§ SetupLow§ tsetup_R_CLK§ HoldHigh§ thold_R_CLK§ HoldLow§ thold_R_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§
 TD_RIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_RIn_CLK Éñ§ VitalSetupHoldCheck§
 TestSignal§	 AddressIn§ TestSignalName­	   "Address"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_A0_CLK§ SetupLow§ tsetup_A0_CLK§ HoldHigh§ thold_A0_CLK§ HoldLow§ thold_A0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_AddressIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_AddressIn_CLK Éò§ VitalSetupHoldCheck§
 TestSignal§ DatDIn§ TestSignalName­   "DatD"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatDIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatDIn_CLK Éó§ VitalSetupHoldCheck§
 TestSignal§ DatCIn§ TestSignalName­   "DatC"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatCIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatCIn_CLK Éô§ VitalSetupHoldCheck§
 TestSignal§ DatBIn§ TestSignalName­   "DatB"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatBIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatBIn_CLK Éõ§ VitalSetupHoldCheck§
 TestSignal§ DatAIn§ TestSignalName­   "DatA"§	 RefSignal§ CLKIn§ RefSignalName­   "CLK"§	 SetupHigh§ tsetup_DQA0_CLK§ SetupLow§ tsetup_DQA0_CLK§ HoldHigh§ thold_DQA0_CLK§ HoldLow§ thold_DQA0_CLK§ CheckEnabled§ CKENIn¬0§ RefTransition¬/§	 HeaderMsg§ InstancePath!§ partID§
 TimingData§ TD_DatAIn_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§ Tviol_DatAIn_CLK Éö§ VitalPeriodPulseCheck§
 TestSignal§ CLKIn§ TestSignalName­   "CLK"§ Period§ tperiod_CLK_posedge§ PulseWidthLow§ tpw_CLK_negedge§ PulseWidthHigh§ tpw_CLK_posedge§
 PeriodData§ PD_CLK§ XOn§ XOn§ MsgOn§ MsgOn§	 Violation§	 Pviol_CLK§	 HeaderMsg§ InstancePath!§ partID§ CheckEnabled§ CKENIn¬0 É÷§	 Violation§	 Pviol_CLKX§ Tviol_DatAIn_CLKX§ Tviol_DatBIn_CLKX§ Tviol_DatCIn_CLKX§ Tviol_DatDIn_CLKX§ Tviol_AddressIn_CLKX§ Tviol_RIn_CLKX§ Tviol_CE2In_CLKX§ Tviol_CE2NegIn_CLKX§ Tviol_CE1NegIn_CLKX§ Tviol_ADVIn_CLKX§ Tviol_CKENIn_CLKX§ Tviol_BWAN_CLKX§ Tviol_BWBN_CLKX§ Tviol_BWCN_CLKX§ Tviol_BWDN_CLK ÉøG§	 Violation¬0H§ InstancePath!§ partID!­   ": simulation may be"!­&   " inaccurate due to timing violations"I§ SeverityMode Éù*B ÉúB§ rising_edge§ CLKInW§ CKENIn¬0JÉûG_§ Is_X§ BWDNInH§ InstancePath!§ partID!­   ": Unusable value for BWDN"I§ SeverityMode ÉüG_§ Is_X§ BWCNInH§ InstancePath!§ partID!­   ": Unusable value for BWCN"I§ SeverityMode ÉýG_§ Is_X§ BWBNInH§ InstancePath!§ partID!­   ": Unusable value for BWBN"I§ SeverityMode ÉþG_§ Is_X§ BWANInH§ InstancePath!§ partID!­   ": Unusable value for BWAN"I§ SeverityMode Êþ  G_§ Is_X§ RInH§ InstancePath!§ partID!­   ": Unusable value for R"I§ SeverityMode ÉG_§ Is_X§ ADVInH§ InstancePath!§ partID!­   ": Unusable value for ADV"I§ SeverityMode ÉG_§ Is_X§ CE2InH§ InstancePath!§ partID!­   ": Unusable value for CE2"I§ SeverityMode ÉG_§ Is_X§ CE1NegInH§ InstancePath!§ partID!­   ": Unusable value for CE1Neg"I§ SeverityMode ÉG_§ Is_X§ CE2NegInH§ InstancePath!§ partID!­   ": Unusable value for CE2Neg"I§ SeverityMode ÉB§ ADVIn¬0W§ CE1NegIn¬1X§ CE2NegIn¬1X§ CE2In¬0JÉ§ command§ ds ÉK§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1W§ ADVIn¬0JÉB§ RIn¬1JÉ	§ command§ read É
LÉ§ command§ write É*B ÉK§ ADVIn¬1W§ CE1NegIn¬0W§ CE2NegIn¬0W§ CE2In¬1JÉ§ command§ burst ÉLÉG§ falseH§ InstancePath!§ partID!­   ": Could not decode "!­
   "command."I§ SeverityMode É*B É§ wr3§ wr2 É§ wr2§ wr1 É§ wr1§ false ÉB§ wr3JÉB§ BWA2¬0JÉB§	 Violation¬XJÉ§ MemDataA§ MemAddr1¯    ÉLÉ§ MemDataA§ MemAddr1§ to_nat§ DatAIn É*B É*B ÉB§ BWB2¬0JÉB§	 Violation¬XJÉ§ MemDataB§ MemAddr1¯    É LÉ!§ MemDataB§ MemAddr1§ to_nat§ DatBIn É"*B É#*B É$B§ BWC2¬0JÉ%B§	 Violation¬XJÉ&§ MemDataC§ MemAddr1¯    É'LÉ(§ MemDataC§ MemAddr1§ to_nat§ DatCIn É)*B É**B É+B§ BWD2¬0JÉ,B§	 Violation¬XJÉ-§ MemDataD§ MemAddr1¯    É.LÉ/§ MemDataD§ MemAddr1§ to_nat§ DatDIn É0*B É1*B É2*B É3§ MemAddr1§ MemAddr É4§ OBuf2§ OBuf1 É5N§ state(É6P§ deselÉ7N§ command(É8P§ dsÉ9§ OBuf10¬Z É:P§ readÉ;§ state§ begin_rd É<§ MemAddr§ to_nat§	 AddressIn É=§	 startaddr§ MemAddr É>§ memstart§ to_nat§	 AddressIn¯   b¯     É?B§ MemDataA§ MemAddr¯   JÉ@§ OBuf1¯   b¯    0¬U ÉAK§ MemDataA§ MemAddr¯   JÉB§ OBuf1¯   b¯    0¬X ÉCLÉD§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉE*B ÉFB§ MemDataB§ MemAddr¯   JÉG§ OBuf1¯   b¯	   0¬U ÉHK§ MemDataB§ MemAddr¯   JÉI§ OBuf1¯   b¯	   0¬X ÉJLÉK§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉL*B ÉMB§ MemDataC§ MemAddr¯   JÉN§ OBuf1¯   b¯   0¬U ÉOK§ MemDataC§ MemAddr¯   JÉP§ OBuf1¯   b¯   0¬X ÉQLÉR§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉS*B ÉTB§ MemDataD§ MemAddr¯   JÉU§ OBuf1¯#   b¯   0¬U ÉVK§ MemDataD§ MemAddr¯   JÉW§ OBuf1¯#   b¯   0¬X ÉXLÉY§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉZ*B É[P§ writeÉ\§ state§ begin_wr É]§ MemAddr§ to_nat§	 AddressIn É^§	 startaddr§ MemAddr É_§ memstart§ to_nat§	 AddressIn¯   b¯     É`§ OBuf10¬Z Éa§ BWA1§ BWANIn Éb§ BWB1§ BWBNIn Éc§ BWC1§ BWCNIn Éd§ BWD1§ BWDNIn Ée§ wr1§ TRUE ÉfP§ burstÉg§ OBuf10¬Z Éh*N ÉiP§ begin_rdÉj§	 Burst_Cnt¯     ÉkN§ command(ÉlP§ dsÉm§ state§ desel Én§ OBuf10¬Z ÉoP§ readÉp§ state§ begin_rd Éq§ MemAddr§ to_nat§	 AddressIn Ér§	 startaddr§ MemAddr És§ memstart§ to_nat§	 AddressIn¯   b¯     ÉtB§ MemDataA§ MemAddr¯   JÉu§ OBuf1¯   b¯    0¬U ÉvK§ MemDataA§ MemAddr¯   JÉw§ OBuf1¯   b¯    0¬X ÉxLÉy§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éz*B É{B§ MemDataB§ MemAddr¯   JÉ|§ OBuf1¯   b¯	   0¬U É}K§ MemDataB§ MemAddr¯   JÉ~§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X ÉLÉ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É*B ÉB§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬U ÉK§ MemDataD§ MemAddr¯   JÉ§ OBuf1¯#   b¯   0¬X ÉLÉ§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§ state§ burst_rd É§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É *B É¡§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É¢§ MemAddr§	 startaddr§ offset É£B§ MemDataA§ MemAddr¯   JÉ¤§ OBuf1¯   b¯    0¬U É¥K§ MemDataA§ MemAddr¯   JÉ¦§ OBuf1¯   b¯    0¬X É§LÉ¨§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É©*B ÉªB§ MemDataB§ MemAddr¯   JÉ«§ OBuf1¯   b¯	   0¬U É¬K§ MemDataB§ MemAddr¯   JÉ­§ OBuf1¯   b¯	   0¬X É®LÉ¯§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É°*B É±B§ MemDataC§ MemAddr¯   JÉ²§ OBuf1¯   b¯   0¬U É³K§ MemDataC§ MemAddr¯   JÉ´§ OBuf1¯   b¯   0¬X ÉµLÉ¶§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É·*B É¸B§ MemDataD§ MemAddr¯   JÉ¹§ OBuf1¯#   b¯   0¬U ÉºK§ MemDataD§ MemAddr¯   JÉ»§ OBuf1¯#   b¯   0¬X É¼LÉ½§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É¾*B É¿*N ÉÀP§ begin_wrÉÁ§ BWA2§ BWA1 ÉÂ§ BWB2§ BWB1 ÉÃ§ BWC2§ BWC1 ÉÄ§ BWD2§ BWD1 ÉÅ§	 Burst_Cnt¯     ÉÆN§ command(ÉÇP§ dsÉÈ§ state§ desel ÉÉ§ OBuf10¬Z ÉÊP§ readÉË§ state§ begin_rd ÉÌ§ MemAddr§ to_nat§	 AddressIn ÉÍ§	 startaddr§ MemAddr ÉÎ§ memstart§ to_nat§	 AddressIn¯   b¯     ÉÏB§ MemDataA§ MemAddr¯   JÉÐ§ OBuf1¯   b¯    0¬U ÉÑK§ MemDataA§ MemAddr¯   JÉÒ§ OBuf1¯   b¯    0¬X ÉÓLÉÔ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉÕ*B ÉÖB§ MemDataB§ MemAddr¯   JÉ×§ OBuf1¯   b¯	   0¬U ÉØK§ MemDataB§ MemAddr¯   JÉÙ§ OBuf1¯   b¯	   0¬X ÉÚLÉÛ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉÜ*B ÉÝB§ MemDataC§ MemAddr¯   JÉÞ§ OBuf1¯   b¯   0¬U ÉßK§ MemDataC§ MemAddr¯   JÉà§ OBuf1¯   b¯   0¬X ÉáLÉâ§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éã*B ÉäB§ MemDataD§ MemAddr¯   JÉå§ OBuf1¯#   b¯   0¬U ÉæK§ MemDataD§ MemAddr¯   JÉç§ OBuf1¯#   b¯   0¬X ÉèLÉé§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    Éê*B ÉëP§ writeÉì§ state§ begin_wr Éí§ MemAddr§ to_nat§	 AddressIn Éî§	 startaddr§ MemAddr Éï§ OBuf10¬Z Éð§ BWA1§ BWANIn Éñ§ BWB1§ BWBNIn Éò§ BWC1§ BWCNIn Éó§ BWD1§ BWDNIn Éô§ wr1§ TRUE ÉõP§ burstÉö§ state§ burst_wr É÷§	 Burst_Cnt§	 Burst_Cnt¯    ÉøB§	 Burst_Cnt¯   JÉù§	 Burst_Cnt¯     Éú*B Éû§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt Éü§ MemAddr§	 startaddr§ offset Éý§ BWA1§ BWANIn Éþ§ BWB1§ BWBNIn Êý  § BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N ÉP§ burst_rdÉN§ command(ÉP§ dsÉ§ state§ desel É§ OBuf10¬Z É	P§ readÉ
§ state§ begin_rd É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     ÉB§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬U ÉK§ MemDataA§ MemAddr¯   JÉ§ OBuf1¯   b¯    0¬X ÉLÉ§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    É*B ÉB§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬U ÉK§ MemDataB§ MemAddr¯   JÉ§ OBuf1¯   b¯	   0¬X ÉLÉ§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    É*B ÉB§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬U ÉK§ MemDataC§ MemAddr¯   JÉ§ OBuf1¯   b¯   0¬X É LÉ!§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    É"*B É#B§ MemDataD§ MemAddr¯   JÉ$§ OBuf1¯#   b¯   0¬U É%K§ MemDataD§ MemAddr¯   JÉ&§ OBuf1¯#   b¯   0¬X É'LÉ(§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É)*B É*P§ writeÉ+§ state§ begin_wr É,§ MemAddr§ to_nat§	 AddressIn É-§	 startaddr§ MemAddr É.§ memstart§ to_nat§	 AddressIn¯   b¯     É/§ OBuf10¬Z É0§ BWA1§ BWANIn É1§ BWB1§ BWBNIn É2§ BWC1§ BWCNIn É3§ BWD1§ BWDNIn É4§ wr1§ TRUE É5P§ burstÉ6§	 Burst_Cnt§	 Burst_Cnt¯    É7B§	 Burst_Cnt¯   JÉ8§	 Burst_Cnt¯     É9*B É:§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É;§ MemAddr§	 startaddr§ offset É<B§ MemDataA§ MemAddr¯   JÉ=§ OBuf1¯   b¯    0¬U É>K§ MemDataA§ MemAddr¯   JÉ?§ OBuf1¯   b¯    0¬X É@LÉA§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    ÉB*B ÉCB§ MemDataB§ MemAddr¯   JÉD§ OBuf1¯   b¯	   0¬U ÉEK§ MemDataB§ MemAddr¯   JÉF§ OBuf1¯   b¯	   0¬X ÉGLÉH§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    ÉI*B ÉJB§ MemDataC§ MemAddr¯   JÉK§ OBuf1¯   b¯   0¬U ÉLK§ MemDataC§ MemAddr¯   JÉM§ OBuf1¯   b¯   0¬X ÉNLÉO§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    ÉP*B ÉQB§ MemDataD§ MemAddr¯   JÉR§ OBuf1¯#   b¯   0¬U ÉSK§ MemDataD§ MemAddr¯   JÉT§ OBuf1¯#   b¯   0¬X ÉULÉV§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    ÉW*B ÉX*N ÉYP§ burst_wrÉZN§ command(É[P§ dsÉ\§ state§ desel É]§ OBuf10¬Z É^P§ readÉ_§ state§ begin_rd É`§ MemAddr§ to_nat§	 AddressIn Éa§	 startaddr§ MemAddr Éb§ memstart§ to_nat§	 AddressIn¯   b¯     ÉcB§ MemDataA§ MemAddr¯   JÉd§ OBuf1¯   b¯    0¬U ÉeK§ MemDataA§ MemAddr¯   JÉf§ OBuf1¯   b¯    0¬X ÉgLÉh§ OBuf1¯   b¯    § to_slv§ MemDataA§ MemAddr¯	    Éi*B ÉjB§ MemDataB§ MemAddr¯   JÉk§ OBuf1¯   b¯	   0¬U ÉlK§ MemDataB§ MemAddr¯   JÉm§ OBuf1¯   b¯	   0¬X ÉnLÉo§ OBuf1¯   b¯	   § to_slv§ MemDataB§ MemAddr¯	    Ép*B ÉqB§ MemDataC§ MemAddr¯   JÉr§ OBuf1¯   b¯   0¬U ÉsK§ MemDataC§ MemAddr¯   JÉt§ OBuf1¯   b¯   0¬X ÉuLÉv§ OBuf1¯   b¯   § to_slv§ MemDataC§ MemAddr¯	    Éw*B ÉxB§ MemDataD§ MemAddr¯   JÉy§ OBuf1¯#   b¯   0¬U ÉzK§ MemDataD§ MemAddr¯   JÉ{§ OBuf1¯#   b¯   0¬X É|LÉ}§ OBuf1¯#   b¯   § to_slv§ MemDataD§ MemAddr¯	    É~*B ÉP§ writeÉ§ state§ begin_wr É§ MemAddr§ to_nat§	 AddressIn É§	 startaddr§ MemAddr É§ memstart§ to_nat§	 AddressIn¯   b¯     É§ OBuf10¬Z É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE ÉP§ burstÉ§	 Burst_Cnt§	 Burst_Cnt¯    ÉB§	 Burst_Cnt¯   JÉ§	 Burst_Cnt¯     É*B É§ offset§	 Burst_Seq§ memstart§	 Burst_Cnt É§ MemAddr§	 startaddr§ offset É§ BWA1§ BWANIn É§ BWB1§ BWBNIn É§ BWC1§ BWCNIn É§ BWD1§ BWDNIn É§ wr1§ TRUE É*N É*N ÉB§ OENegIn¬0JÉ§ D_zd0¬Z§ OBuf2}¯   § ns É*B É*B ÉB§ OENegIn¬1JÉ§ D_zd0¬Z ÉLÉ§ D_zd§ OBuf2 É *B É¡*; É¢§
 DataOutBlk/§ iu¯   b¯    AÉ£§ DataOut_Delay;§ D_zd§ iÉ¤s§ D_GlitchData§ VitalGlitchDataArrayType¯   b¯     É¥)É¦§ VitalPathDelay01Z§	 OutSignal§ DataOut§ i§ OutSignalName­   "Data"§ OutTemp§ D_zd§ i§ Mode§ VitalTransport§
 GlitchData§ D_GlitchData§ i§ Paths¯   § InputChangeTime§ CLKIn§
 LAST_EVENT§	 PathDelay§ tpd_CLK_DQA0§ PathCondition§ OENegIn¬0¯   § InputChangeTime§ OENegIn§
 LAST_EVENT§	 PathDelay§ tpd_OENeg_DQA0§ PathCondition§ TRUE É§*; É¨*A§
 DataOutBlk É©*9§ Behavior Éª§	 WireDelay9(É«)É¬§ w_1§ VitalWireDelay§ A0_ipd§ A0§ tipd_A0 É­§ w_2§ VitalWireDelay§ A1_ipd§ A1§ tipd_A1 É®§ w_3§ VitalWireDelay§ A2_ipd§ A2§ tipd_A2 É¯§ w_4§ VitalWireDelay§ A3_ipd§ A3§ tipd_A3 É°§ w_5§ VitalWireDelay§ A4_ipd§ A4§ tipd_A4 É±§ w_6§ VitalWireDelay§ A5_ipd§ A5§ tipd_A5 É²§ w_7§ VitalWireDelay§ A6_ipd§ A6§ tipd_A6 É³§ w_8§ VitalWireDelay§ A7_ipd§ A7§ tipd_A7 É´§ w_9§ VitalWireDelay§ A8_ipd§ A8§ tipd_A8 Éµ§ w_10§ VitalWireDelay§ A9_ipd§ A9§ tipd_A9 É¶§ w_11§ VitalWireDelay§ A10_ipd§ A10§ tipd_A10 É·§ w_12§ VitalWireDelay§ A11_ipd§ A11§ tipd_A11 É¸§ w_13§ VitalWireDelay§ A12_ipd§ A12§ tipd_A12 É¹§ w_14§ VitalWireDelay§ A13_ipd§ A13§ tipd_A13 Éº§ w_15§ VitalWireDelay§ A14_ipd§ A14§ tipd_A14 É»§ w_16§ VitalWireDelay§ A15_ipd§ A15§ tipd_A15 É¼§ w_17§ VitalWireDelay§ A16_ipd§ A16§ tipd_A16 É½§ w_21§ VitalWireDelay§ DQA0_ipd§ DQA0§	 tipd_DQA0 É¾§ w_22§ VitalWireDelay§ DQA1_ipd§ DQA1§	 tipd_DQA1 É¿§ w_23§ VitalWireDelay§ DQA2_ipd§ DQA2§	 tipd_DQA2 ÉÀ§ w_24§ VitalWireDelay§ DQA3_ipd§ DQA3§	 tipd_DQA3 ÉÁ§ w_25§ VitalWireDelay§ DQA4_ipd§ DQA4§	 tipd_DQA4 ÉÂ§ w_26§ VitalWireDelay§ DQA5_ipd§ DQA5§	 tipd_DQA5 ÉÃ§ w_27§ VitalWireDelay§ DQA6_ipd§ DQA6§	 tipd_DQA6 ÉÄ§ w_28§ VitalWireDelay§ DQA7_ipd§ DQA7§	 tipd_DQA7 ÉÅ§ w_29§ VitalWireDelay§ DQA8_ipd§ DQA8§	 tipd_DQA8 ÉÆ§ w_31§ VitalWireDelay§ DQB0_ipd§ DQB0§	 tipd_DQB0 ÉÇ§ w_32§ VitalWireDelay§ DQB1_ipd§ DQB1§	 tipd_DQB1 ÉÈ§ w_33§ VitalWireDelay§ DQB2_ipd§ DQB2§	 tipd_DQB2 ÉÉ§ w_34§ VitalWireDelay§ DQB3_ipd§ DQB3§	 tipd_DQB3 ÉÊ§ w_35§ VitalWireDelay§ DQB4_ipd§ DQB4§	 tipd_DQB4 ÉË§ w_36§ VitalWireDelay§ DQB5_ipd§ DQB5§	 tipd_DQB5 ÉÌ§ w_37§ VitalWireDelay§ DQB6_ipd§ DQB6§	 tipd_DQB6 ÉÍ§ w_38§ VitalWireDelay§ DQB7_ipd§ DQB7§	 tipd_DQB7 ÉÎ§ w_39§ VitalWireDelay§ DQB8_ipd§ DQB8§	 tipd_DQB8 ÉÏ§ w_41§ VitalWireDelay§ DQC0_ipd§ DQC0§	 tipd_DQC0 ÉÐ§ w_42§ VitalWireDelay§ DQC1_ipd§ DQC1§	 tipd_DQC1 ÉÑ§ w_43§ VitalWireDelay§ DQC2_ipd§ DQC2§	 tipd_DQC2 ÉÒ§ w_44§ VitalWireDelay§ DQC3_ipd§ DQC3§	 tipd_DQC3 ÉÓ§ w_45§ VitalWireDelay§ DQC4_ipd§ DQC4§	 tipd_DQC4 ÉÔ§ w_46§ VitalWireDelay§ DQC5_ipd§ DQC5§	 tipd_DQC5 ÉÕ§ w_47§ VitalWireDelay§ DQC6_ipd§ DQC6§	 tipd_DQC6 ÉÖ§ w_48§ VitalWireDelay§ DQC7_ipd§ DQC7§	 tipd_DQC7 É×§ w_49§ VitalWireDelay§ DQC8_ipd§ DQC8§	 tipd_DQC8 ÉØ§ w_51§ VitalWireDelay§ DQD0_ipd§ DQD0§	 tipd_DQD0 ÉÙ§ w_52§ VitalWireDelay§ DQD1_ipd§ DQD1§	 tipd_DQD1 ÉÚ§ w_53§ VitalWireDelay§ DQD2_ipd§ DQD2§	 tipd_DQD2 ÉÛ§ w_54§ VitalWireDelay§ DQD3_ipd§ DQD3§	 tipd_DQD3 ÉÜ§ w_55§ VitalWireDelay§ DQD4_ipd§ DQD4§	 tipd_DQD4 ÉÝ§ w_56§ VitalWireDelay§ DQD5_ipd§ DQD5§	 tipd_DQD5 ÉÞ§ w_57§ VitalWireDelay§ DQD6_ipd§ DQD6§	 tipd_DQD6 Éß§ w_58§ VitalWireDelay§ DQD7_ipd§ DQD7§	 tipd_DQD7 Éà§ w_59§ VitalWireDelay§ DQD8_ipd§ DQD8§	 tipd_DQD8 Éá§ w_61§ VitalWireDelay§ ADV_ipd§ ADV§ tipd_ADV Éâ§ w_62§ VitalWireDelay§ R_ipd§ R§ tipd_R Éã§ w_63§ VitalWireDelay§ CLKENNeg_ipd§ CLKENNeg§ tipd_CLKENNeg Éä§ w_64§ VitalWireDelay§
 BWDNeg_ipd§ BWDNeg§ tipd_BWDNeg Éå§ w_65§ VitalWireDelay§
 BWCNeg_ipd§ BWCNeg§ tipd_BWCNeg Éæ§ w_66§ VitalWireDelay§
 BWBNeg_ipd§ BWBNeg§ tipd_BWBNeg Éç§ w_67§ VitalWireDelay§
 BWANeg_ipd§ BWANeg§ tipd_BWANeg Éè§ w_68§ VitalWireDelay§
 CE1Neg_ipd§ CE1Neg§ tipd_CE1Neg Éé§ w_69§ VitalWireDelay§
 CE2Neg_ipd§ CE2Neg§ tipd_CE2Neg Éê§ w_70§ VitalWireDelay§ CE2_ipd§ CE2§ tipd_CE2 Éë§ w_71§ VitalWireDelay§ CLK_ipd§ CLK§ tipd_CLK Éì§ w_72§ VitalWireDelay§
 LBONeg_ipd§ LBONeg§ tipd_LBONeg Éí§ w_73§ VitalWireDelay§	 OENeg_ipd§ OENeg§
 tipd_OENeg Éî*9§	 WireDelay Éð*§ rtl ª
V 000076 60 7 1556616499620 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2V 000042 11 6216 1556616499551 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
V 000042 11 4822 1556616499551 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616499551
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
V 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 820 1556616499694 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§
 pipe_stage(É+É§ ASIZE§ INTEGER¯$    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯   É É,É§ addr_adv_ld_nu§	 std_logic É § clku§	 std_logic É!§ rd_wr_nu§	 std_logic É"§ resetu§	 std_logic É#§ addru§ std_logic_vector§ ASIZE¯   b¯     É$§ data_inu§ std_logic_vector§ DSIZE¯   b¯     É%§ data_outu§ std_logic_vector§ DSIZE¯   b¯     É&§ dmu§ std_logic_vector§ BWSIZE¯   b¯     É'§ addr_adv_ld_n_regv§	 std_logic É(§ rd_wr_n_regv§	 std_logic É)§ addr_regv§ std_logic_vector§ ASIZE¯   b¯     É*§ data_in_regv§ std_logic_vector§ DSIZE¯   b¯     É+§ data_out_regv§ std_logic_vector§ DSIZE¯   b¯     É,§ dm_regv§ std_logic_vector§ BWSIZE¯   b¯    É- É.*§
 pipe_stage ª
V 000069 60 7 1556616499694 ./compile/pipe_stage.vhd*pipe_stage__opt
2V 000044 52 38            1556616499728 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1556616499725 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
Ê    É08§ RTL.§
 pipe_stage(É2)É6;§ clk§ resetÉ7)É8B§ reset¬1JÉ9§ addr_reg0¬0 É:§ data_in_reg0¬0 É;§ data_out_reg0¬0 É<§ rd_wr_n_reg¬0 É=§ addr_adv_ld_n_reg¬0 É>§ dm_reg0¬0 É?*B É@B§ clk¬1JÉA§ addr_reg§ addr ÉB§ data_in_reg§ data_in ÉC§ data_out_reg§ data_out ÉD§ rd_wr_n_reg§ rd_wr_n ÉE§ addr_adv_ld_n_reg§ addr_adv_ld_n ÉF§ dm_reg§ dm ÉG*B ÉH*; ÉJ*§ RTL ª
V 000076 60 7 1556616499725 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2V 000041 11 646 1556616499695 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
V 000042 11 1596 1556616499695 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616499695
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
V 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
V 000044 52 56191         1556616499854 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1556616499847 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
Ê    É%8§ SYN.§ pll1(É)i§ altpllÉ*+É+§	 bandwidth§ NATURAL¯     É,§ bandwidth_type§ STRING­   "UNUSED" É-§ c0_high§ NATURAL¯    É.§
 c0_initial§ NATURAL¯    É/§ c0_low§ NATURAL¯    É0§ c0_mode§ STRING­   "bypass" É1§ c0_ph§ NATURAL¯     É2§ c0_test_source§ INTEGER¯    É3§ c1_high§ NATURAL¯    É4§
 c1_initial§ NATURAL¯    É5§ c1_low§ NATURAL¯    É6§ c1_mode§ STRING­   "bypass" É7§ c1_ph§ NATURAL¯     É8§ c1_test_source§ INTEGER¯    É9§ c1_use_casc_in§ STRING­   "off" É:§ c2_high§ NATURAL¯    É;§
 c2_initial§ NATURAL¯    É<§ c2_low§ NATURAL¯    É=§ c2_mode§ STRING­   "bypass" É>§ c2_ph§ NATURAL¯     É?§ c2_test_source§ INTEGER¯    É@§ c2_use_casc_in§ STRING­   "off" ÉA§ c3_high§ NATURAL¯    ÉB§
 c3_initial§ NATURAL¯    ÉC§ c3_low§ NATURAL¯    ÉD§ c3_mode§ STRING­   "bypass" ÉE§ c3_ph§ NATURAL¯     ÉF§ c3_test_source§ INTEGER¯    ÉG§ c3_use_casc_in§ STRING­   "off" ÉH§ c4_high§ NATURAL¯    ÉI§
 c4_initial§ NATURAL¯    ÉJ§ c4_low§ NATURAL¯    ÉK§ c4_mode§ STRING­   "bypass" ÉL§ c4_ph§ NATURAL¯     ÉM§ c4_test_source§ INTEGER¯    ÉN§ c4_use_casc_in§ STRING­   "off" ÉO§ c5_high§ NATURAL¯    ÉP§
 c5_initial§ NATURAL¯    ÉQ§ c5_low§ NATURAL¯    ÉR§ c5_mode§ STRING­   "bypass" ÉS§ c5_ph§ NATURAL¯     ÉT§ c5_test_source§ INTEGER¯    ÉU§ c5_use_casc_in§ STRING­   "off" ÉV§ charge_pump_current§ NATURAL¯    ÉW§ clk0_counter§ STRING­   "g0" ÉX§ clk0_divide_by§ POSITIVE¯    ÉY§ clk0_duty_cycle§ NATURAL¯2    ÉZ§ clk0_multiply_by§ POSITIVE¯    É[§ clk0_output_frequency§ NATURAL¯     É\§ clk0_phase_shift§ STRING­   "0" É]§ clk0_time_delay§ STRING­   "0" É^§ clk1_counter§ STRING­   "g1" É_§ clk1_divide_by§ POSITIVE¯    É`§ clk1_duty_cycle§ NATURAL¯2    Éa§ clk1_multiply_by§ POSITIVE¯    Éb§ clk1_output_frequency§ NATURAL¯     Éc§ clk1_phase_shift§ STRING­   "0" Éd§ clk1_time_delay§ STRING­   "0" Ée§ clk2_counter§ STRING­   "g2" Éf§ clk2_divide_by§ POSITIVE¯    Ég§ clk2_duty_cycle§ NATURAL¯2    Éh§ clk2_multiply_by§ POSITIVE¯    Éi§ clk2_output_frequency§ NATURAL¯     Éj§ clk2_phase_shift§ STRING­   "0" Ék§ clk2_time_delay§ STRING­   "0" Él§ clk3_counter§ STRING­   "g3" Ém§ clk3_divide_by§ POSITIVE¯    Én§ clk3_duty_cycle§ NATURAL¯2    Éo§ clk3_multiply_by§ POSITIVE¯    Ép§ clk3_phase_shift§ STRING­   "0" Éq§ clk3_time_delay§ STRING­   "0" Ér§ clk4_counter§ STRING­   "l0" És§ clk4_divide_by§ POSITIVE¯    Ét§ clk4_duty_cycle§ NATURAL¯2    Éu§ clk4_multiply_by§ POSITIVE¯    Év§ clk4_phase_shift§ STRING­   "0" Éw§ clk4_time_delay§ STRING­   "0" Éx§ clk5_counter§ STRING­   "l1" Éy§ clk5_divide_by§ POSITIVE¯    Éz§ clk5_duty_cycle§ NATURAL¯2    É{§ clk5_multiply_by§ POSITIVE¯    É|§ clk5_phase_shift§ STRING­   "0" É}§ clk5_time_delay§ STRING­   "0" É~§ compensate_clock§ STRING­   "CLK0" É§ down_spread§ STRING­   "0.0" É§ e0_high§ NATURAL¯    É§
 e0_initial§ NATURAL¯    É§ e0_low§ NATURAL¯    É§ e0_mode§ STRING­   "bypass" É§ e0_ph§ NATURAL¯     É§ e0_time_delay§ NATURAL¯     É§ e1_high§ NATURAL¯    É§
 e1_initial§ NATURAL¯    É§ e1_low§ NATURAL¯    É§ e1_mode§ STRING­   "bypass" É§ e1_ph§ NATURAL¯     É§ e1_time_delay§ NATURAL¯     É§ e2_high§ NATURAL¯    É§
 e2_initial§ NATURAL¯    É§ e2_low§ NATURAL¯    É§ e2_mode§ STRING­   "bypass" É§ e2_ph§ NATURAL¯     É§ e2_time_delay§ NATURAL¯     É§ e3_high§ NATURAL¯    É§
 e3_initial§ NATURAL¯    É§ e3_low§ NATURAL¯    É§ e3_mode§ STRING­   "bypass" É§ e3_ph§ NATURAL¯     É§ e3_time_delay§ NATURAL¯     É§ enable0_counter§ STRING­   "l0" É§ enable1_counter§ STRING­   "l0" É§ enable_switch_over_counter§ STRING­   "OFF" É§ extclk0_counter§ STRING­   "e0" É§ extclk0_divide_by§ POSITIVE¯    É§ extclk0_duty_cycle§ NATURAL¯2    É§ extclk0_multiply_by§ POSITIVE¯    É§ extclk0_phase_shift§ STRING­   "0" É § extclk0_time_delay§ STRING­   "0" É¡§ extclk1_counter§ STRING­   "e1" É¢§ extclk1_divide_by§ POSITIVE¯    É£§ extclk1_duty_cycle§ NATURAL¯2    É¤§ extclk1_multiply_by§ POSITIVE¯    É¥§ extclk1_phase_shift§ STRING­   "0" É¦§ extclk1_time_delay§ STRING­   "0" É§§ extclk2_counter§ STRING­   "e2" É¨§ extclk2_divide_by§ POSITIVE¯    É©§ extclk2_duty_cycle§ NATURAL¯2    Éª§ extclk2_multiply_by§ POSITIVE¯    É«§ extclk2_phase_shift§ STRING­   "0" É¬§ extclk2_time_delay§ STRING­   "0" É­§ extclk3_counter§ STRING­   "e3" É®§ extclk3_divide_by§ POSITIVE¯    É¯§ extclk3_duty_cycle§ NATURAL¯2    É°§ extclk3_multiply_by§ POSITIVE¯    É±§ extclk3_phase_shift§ STRING­   "0" É²§ extclk3_time_delay§ STRING­   "0" É³§ feedback_source§ STRING­	   "EXTCLK0" É´§ g0_high§ NATURAL¯    Éµ§
 g0_initial§ NATURAL¯    É¶§ g0_low§ NATURAL¯    É·§ g0_mode§ STRING­   "bypass" É¸§ g0_ph§ NATURAL¯     É¹§ g0_time_delay§ NATURAL¯     Éº§ g1_high§ NATURAL¯    É»§
 g1_initial§ NATURAL¯    É¼§ g1_low§ NATURAL¯    É½§ g1_mode§ STRING­   "bypass" É¾§ g1_ph§ NATURAL¯     É¿§ g1_time_delay§ NATURAL¯     ÉÀ§ g2_high§ NATURAL¯    ÉÁ§
 g2_initial§ NATURAL¯    ÉÂ§ g2_low§ NATURAL¯    ÉÃ§ g2_mode§ STRING­   "bypass" ÉÄ§ g2_ph§ NATURAL¯     ÉÅ§ g2_time_delay§ NATURAL¯     ÉÆ§ g3_high§ NATURAL¯    ÉÇ§
 g3_initial§ NATURAL¯    ÉÈ§ g3_low§ NATURAL¯    ÉÉ§ g3_mode§ STRING­   "bypass" ÉÊ§ g3_ph§ NATURAL¯     ÉË§ g3_time_delay§ NATURAL¯     ÉÌ§ gate_lock_counter§ INTEGER¯     ÉÍ§ gate_lock_signal§ STRING­   "NO" ÉÎ§ inclk0_input_frequency§ POSITIVE ÉÏ§ inclk1_input_frequency§ NATURAL¯     ÉÐ§ intended_device_family§ STRING­	   "Stratix" ÉÑ§ invalid_lock_multiplier§ NATURAL¯    ÉÒ§ l0_high§ NATURAL¯    ÉÓ§
 l0_initial§ NATURAL¯    ÉÔ§ l0_low§ NATURAL¯    ÉÕ§ l0_mode§ STRING­   "bypass" ÉÖ§ l0_ph§ NATURAL¯     É×§ l0_time_delay§ NATURAL¯     ÉØ§ l1_high§ NATURAL¯    ÉÙ§
 l1_initial§ NATURAL¯    ÉÚ§ l1_low§ NATURAL¯    ÉÛ§ l1_mode§ STRING­   "bypass" ÉÜ§ l1_ph§ NATURAL¯     ÉÝ§ l1_time_delay§ NATURAL¯     ÉÞ§	 lock_high§ NATURAL¯    Éß§ lock_low§ NATURAL¯    Éà§ loop_filter_c§ NATURAL¯    Éá§ loop_filter_r§ STRING­   " 1.000000" Éâ§ lpm_hint§ STRING­   "UNUSED" Éã§ lpm_type§ STRING­   "altpll" Éä§ m§ NATURAL¯     Éå§ m2§ NATURAL¯    Éæ§	 m_initial§ NATURAL¯    Éç§ m_ph§ NATURAL¯     Éè§ m_test_source§ INTEGER¯    Éé§ m_time_delay§ NATURAL¯     Éê§ n§ NATURAL¯    Éë§ n2§ NATURAL¯    Éì§ n_time_delay§ NATURAL¯     Éí§ operation_mode§ STRING­   "NORMAL" Éî§ pfd_max§ NATURAL¯     Éï§ pfd_min§ NATURAL¯     Éð§ pll_type§ STRING­   "AUTO" Éñ§ port_activeclock§ STRING­   "PORT_CONNECTIVITY" Éò§ port_areset§ STRING­   "PORT_CONNECTIVITY" Éó§	 port_clk0§ STRING­   "PORT_CONNECTIVITY" Éô§	 port_clk1§ STRING­   "PORT_CONNECTIVITY" Éõ§	 port_clk2§ STRING­   "PORT_CONNECTIVITY" Éö§	 port_clk3§ STRING­   "PORT_CONNECTIVITY" É÷§	 port_clk4§ STRING­   "PORT_CONNECTIVITY" Éø§	 port_clk5§ STRING­   "PORT_CONNECTIVITY" Éù§ port_clkbad0§ STRING­   "PORT_CONNECTIVITY" Éú§ port_clkbad1§ STRING­   "PORT_CONNECTIVITY" Éû§ port_clkena0§ STRING­   "PORT_CONNECTIVITY" Éü§ port_clkena1§ STRING­   "PORT_CONNECTIVITY" Éý§ port_clkena2§ STRING­   "PORT_CONNECTIVITY" Éþ§ port_clkena3§ STRING­   "PORT_CONNECTIVITY" Êÿ   § port_clkena4§ STRING­   "PORT_CONNECTIVITY" É§ port_clkena5§ STRING­   "PORT_CONNECTIVITY" É§ port_clkloss§ STRING­   "PORT_CONNECTIVITY" É§ port_clkswitch§ STRING­   "PORT_CONNECTIVITY" É§ port_enable0§ STRING­   "PORT_CONNECTIVITY" É§ port_enable1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclk2§ STRING­   "PORT_CONNECTIVITY" É	§ port_extclk3§ STRING­   "PORT_CONNECTIVITY" É
§ port_extclkena0§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena1§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena2§ STRING­   "PORT_CONNECTIVITY" É§ port_extclkena3§ STRING­   "PORT_CONNECTIVITY" É§	 port_fbin§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk0§ STRING­   "PORT_CONNECTIVITY" É§ port_inclk1§ STRING­   "PORT_CONNECTIVITY" É§ port_pfdena§ STRING­   "PORT_CONNECTIVITY" É§ port_pllena§ STRING­   "PORT_CONNECTIVITY" É§ port_scanaclr§ STRING­   "PORT_CONNECTIVITY" É§ port_scanclk§ STRING­   "PORT_CONNECTIVITY" É§ port_scandata§ STRING­   "PORT_CONNECTIVITY" É§ port_scandataout§ STRING­   "PORT_CONNECTIVITY" É§ port_scandone§ STRING­   "PORT_CONNECTIVITY" É§ port_scanread§ STRING­   "PORT_CONNECTIVITY" É§ port_scanwrite§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout0§ STRING­   "PORT_CONNECTIVITY" É§ port_sclkout1§ STRING­   "PORT_CONNECTIVITY" É§ primary_clock§ STRING­   "inclk0" É§ qualify_conf_done§ STRING­   "OFF" É§
 scan_chain§ STRING­   "LONG" É§ sclkout0_phase_shift§ STRING­   "0" É § sclkout1_phase_shift§ STRING­   "0" É!§ self_reset_on_gated_loss_lock§ STRING­   "OFF" É"§ simulation_type§ STRING­   "functional" É#§ skip_vco§ STRING­   "off" É$§ source_is_pll§ STRING­   "off" É%§ spread_frequency§ NATURAL¯     É&§ ss§ NATURAL¯     É'§ switch_over_counter§ NATURAL¯     É(§ switch_over_on_gated_lock§ STRING­   "OFF" É)§ switch_over_on_lossclk§ STRING­   "OFF" É*§ switch_over_type§ STRING­   "AUTO" É+§ valid_lock_multiplier§ NATURAL¯    É,§
 vco_center§ NATURAL¯     É-§ vco_divide_by§ INTEGER¯     É.§ vco_max§ NATURAL¯     É/§ vco_min§ NATURAL¯     É0§ vco_multiply_by§ INTEGER¯     É1§ vco_post_scale§ NATURAL¯    É2 É3,É4§ aresetu§	 STD_LOGIC¬0 É5§ clkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É6§	 clkswitchu§	 STD_LOGIC¬0 É7§
 comparatoru§	 STD_LOGIC¬0 É8§	 extclkenau§ STD_LOGIC_VECTOR¯   b¯    0¬1 É9§ fbinu§	 STD_LOGIC¬1 É:§ inclku§ STD_LOGIC_VECTOR¯   b¯    0¬0 É;§ pfdenau§	 STD_LOGIC¬1 É<§ pllenau§	 STD_LOGIC¬1 É=§ scanaclru§	 STD_LOGIC¬0 É>§ scanclku§	 STD_LOGIC¬0 É?§ scandatau§	 STD_LOGIC¬0 É@§ scanreadu§	 STD_LOGIC¬0 ÉA§	 scanwriteu§	 STD_LOGIC¬0 ÉB§ activeclockv§	 STD_LOGIC ÉC§ clkv§ STD_LOGIC_VECTOR¯   b¯     ÉD§ clkbadv§ STD_LOGIC_VECTOR¯   b¯     ÉE§ clklossv§	 STD_LOGIC ÉF§ enable0v§	 STD_LOGIC ÉG§ enable1v§	 STD_LOGIC ÉH§ extclkv§ STD_LOGIC_VECTOR¯   b¯     ÉI§ lockedv§	 STD_LOGIC ÉJ§ scandataoutv§	 STD_LOGIC ÉK§ scandonev§	 STD_LOGIC ÉL§ sclkout0v§	 STD_LOGIC ÉM§ sclkout1v§	 STD_LOGICÉN ÉO*i ÉSp§	 sub_wire1§	 STD_LOGIC ÉTp§	 sub_wire2§	 STD_LOGIC ÉUp§	 sub_wire6§	 STD_LOGIC ÉVp§	 sub_wire0§ STD_LOGIC_VECTOR¯   b¯     ÉWp§	 sub_wire3§ STD_LOGIC_VECTOR¯    b¯     ÉXp§ sub_wire3_bv§
 BIT_VECTOR¯    b¯     ÉYp§	 sub_wire4§ STD_LOGIC_VECTOR¯   b¯     ÉZp§	 sub_wire5§ STD_LOGIC_VECTOR¯    b¯     É[p§ sub_wire5_bv§
 BIT_VECTOR¯    b¯     É\p§	 sub_wire7§ STD_LOGIC_VECTOR¯   b¯     É]p§	 sub_wire8§ STD_LOGIC_VECTOR¯   b¯     Éa/§ altpll_component§ altpll'2§	 altera_mf	§ altpll Éc)Éf§	 sub_wire1§	 sub_wire0¯     Ég§ sub_wire3_bv¯    b¯    ­   "0" Éh§	 sub_wire3§ To_stdlogicvector§ sub_wire3_bv Éi§ sub_wire5_bv¯    b¯    ­   "0" Éj§	 sub_wire5_§ To_stdlogicvector§ sub_wire5_bv Ék§	 sub_wire4§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire5¯    b¯     Él§	 sub_wire7§	 sub_wire3¯    b¯    !§	 sub_wire6 Ém§	 sub_wire8§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯    !§	 sub_wire3¯    b¯     Éq§ altpll_component§ altpllÉr+6És§ bandwidth_type­   "AUTO"Ét§ clk0_divide_by¯   Éu§ clk0_duty_cycle¯2   Év§ clk0_multiply_by¯   Éw§ clk0_phase_shift­   "300"Éx§ clk0_time_delay­   "0"Éy§ compensate_clock­   "CLK0"Éz§ gate_lock_signal­   "NO"É{§ inclk0_input_frequency¯_v  É|§ intended_device_family­	   "Stratix"É}§ invalid_lock_multiplier¯   É~§	 lock_high¯   É§ lock_low¯   É§ lpm_type­   "altpll"É§ operation_mode­   "NORMAL"É§ pll_type­
   "ENHANCED"É§ spread_frequency¯    É§ valid_lock_multiplier¯   ÉÉ,6É§ clk§	 sub_wire0É§ clkena§	 sub_wire4É§	 extclkena§	 sub_wire8É§ inclk§	 sub_wire7É§ locked§	 sub_wire2É É§	 sub_wire6§ inclk0 É§ c0§	 sub_wire1 É§ locked§	 sub_wire2 É*§ SYN ª
V 000064 60 7 1556616499847 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1556616499955 ./compile/top.vhd*top
Ver. 1.01
Ê    É&§ zaz É'§ zaz	§	 gen_utils	1 É'§ zaz	§ conversions	1 É&§ ieee É'§ ieee	§ std_logic_1164	1 É'§ ieee	§ vital_timing	1 É'§ ieee	§ vital_primitives	1 É'§ zaz	§ conversions	1 É2§ top(É+É § ASIZE§ INTEGER¯    É!§ BWSIZE§ INTEGER¯    É"§ DSIZE§ INTEGER¯$    É#§ FLOWTHROUGH§ INTEGER¯    É$ É%,É&§ ADDR_ADV_LD_Nu§	 std_logic É'§ RD_WR_Nu§	 std_logic É(§ RESET_Nu§	 std_logic É)§ clku§	 std_logic É*§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É+§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É,§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É-§ ADV_LD_Nv§	 std_logic É.§ RW_Nv§	 std_logic É/§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É0§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É1§ SAv§ std_logic_vector§ ASIZE¯   b¯     É2§ DQw§ std_logic_vector§ DSIZE¯   b¯    É3 É4*§ top ª
V 000055 60 7 1556616499955 ./compile/top.vhd*top__opt
2I 000044 52 27089         1556616500002 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616499999 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1556616499999 ./compile/top.vhd*top|21+RTL__opt
2V 000034 11 582 1556616499956 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
V 000035 11 1527 1556616499956 top
#VLB_VERSION 59
#INFO
top
E 1556616499956
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
V 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1556616500040 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
Ê    É&§ ieee É'§ ieee	§ std_logic_1164	1 É2§ zbt_ctrl_top(É+É§ ASIZE§ INTEGER¯    É§ BWSIZE§ INTEGER¯    É§ DSIZE§ INTEGER¯$    É§ FLOWTHROUGH§ INTEGER¯    É É,É § ADDR_ADV_LD_Nu§	 std_logic É!§ RD_WR_Nu§	 std_logic É"§ RESET_Nu§	 std_logic É#§ clku§	 std_logic É$§ ADDRu§ std_logic_vector§ ASIZE¯   b¯     É%§ DATA_INu§ std_logic_vector§ DSIZE¯   b¯     É&§ DMu§ std_logic_vector§ BWSIZE¯   b¯     É'§ ADV_LD_Nv§	 std_logic É(§ RW_Nv§	 std_logic É)§ BW_Nv§ std_logic_vector§ BWSIZE¯   b¯     É*§ DATA_OUTv§ std_logic_vector§ DSIZE¯   b¯     É+§ SAv§ std_logic_vector§ ASIZE¯   b¯     É,§ DQw§ std_logic_vector§ DSIZE¯   b¯    É- É.*§ zbt_ctrl_top ª
V 000073 60 7 1556616500040 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2V 000044 52 21486         1556616500097 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1556616500094 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
Ê    É08§ RTL.§ zbt_ctrl_top(É4i§ addr_ctrl_outÉ5+É6§ ASIZE§ INTEGER¯    É7§ BWSIZE§ INTEGER¯   É8 É9,É:§ clku§	 STD_LOGIC É;§ lb_addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     É<§ lb_adv_ld_nu§	 STD_LOGIC É=§ lb_bwu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     É>§ lb_rw_nu§	 STD_LOGIC É?§ resetu§	 STD_LOGIC É@§ ram_addrv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     ÉA§ ram_adv_ld_nv§	 STD_LOGIC ÉB§ ram_bw_nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     ÉC§ ram_rw_nv§	 STD_LOGICÉD ÉE*i ÉFi§
 data_inoutÉG+ÉH§ BWSIZE§ INTEGER¯    ÉI§ DSIZE§ INTEGER¯    ÉJ ÉK,ÉL§ clku§	 STD_LOGIC ÉM§ ctrl_in_rw_nu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉN§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉO§ resetu§	 STD_LOGIC ÉP§	 read_datav§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     ÉQ§ dqw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    ÉR ÉS*i ÉTi§
 pipe_delayÉU+ÉV§ BWSIZE§ INTEGER¯    ÉW§ DSIZE§ INTEGER¯     ÉX§ FLOWTHROUGH§ INTEGER¯    ÉY ÉZ,É[§ clku§	 STD_LOGIC É\§
 lb_data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É]§ lb_rw_nu§	 STD_LOGIC É^§ ram_data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É_§ resetu§	 STD_LOGIC É`§ delay_data_inv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éa§
 delay_rw_nv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éb§ lb_data_outv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éc Éd*i Éei§
 pipe_stageÉf+Ég§ ASIZE§ INTEGER¯    Éh§ BWSIZE§ INTEGER¯    Éi§ DSIZE§ INTEGER¯    Éj Ék,Él§ addru§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ém§ addr_adv_ld_nu§	 STD_LOGIC Én§ clku§	 STD_LOGIC Éo§ data_inu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ data_outu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éq§ dmu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ér§ rd_wr_nu§	 STD_LOGIC És§ resetu§	 STD_LOGIC Ét§ addr_adv_ld_n_regv§	 STD_LOGIC Éu§ addr_regv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Év§ data_in_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éw§ data_out_regv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éx§ dm_regv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éy§ rd_wr_n_regv§	 STD_LOGICÉz É{*i Ép§ addr_adv_ld_n_reg§	 STD_LOGIC Ép§ clkt§	 STD_LOGIC Ép§ rd_wr_n_reg§	 STD_LOGIC Ép§ reset_t§	 STD_LOGIC Ép§ addr_reg§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Ép§ data_in_reg§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ delay_data_in§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§
 delay_rw_n§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§ dm_reg§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Ép§ lb_data_out§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Ép§	 read_data§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     É)É§ addr_ctrl_out1§ addr_ctrl_outÉ+6É§ ASIZE§ ASIZEÉ§ BWSIZE§ BWSIZEÉÉ,6É§ clk§ clktÉ§ lb_addr§ addr_reg§ ASIZE¯   b¯    É§ lb_adv_ld_n§ addr_adv_ld_n_regÉ§ lb_bw§ dm_reg§ BWSIZE¯   b¯    É§ lb_rw_n§ rd_wr_n_regÉ§ ram_addr§ SA§ ASIZE¯   b¯    É§ ram_adv_ld_n§ ADV_LD_NÉ§ ram_bw_n§ BW_N§ BWSIZE¯   b¯    É§ ram_rw_n§ RW_NÉ§ reset§ reset_tÉ É¡§ reset_t_§ RESET_N É£§ data_inout1§
 data_inoutÉ¤+6É¥§ BWSIZE§ BWSIZEÉ¦§ DSIZE§ DSIZEÉ§É¨,6É©§ clk§ clktÉª§ ctrl_in_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É«§ data_in§ delay_data_in§ DSIZE¯   b¯    É¬§ dq§ dq§ DSIZE¯   b¯    É­§	 read_data§	 read_data§ DSIZE¯   b¯    É®§ reset§ reset_tÉ¯ É±§ pipe_delay1§
 pipe_delayÉ²+6É³§ BWSIZE§ BWSIZEÉ´§ DSIZE§ DSIZEÉµ§ FLOWTHROUGH§ FLOWTHROUGHÉ¶É·,6É¸§ clk§ clktÉ¹§ delay_data_in§ delay_data_in§ DSIZE¯   b¯    Éº§
 delay_rw_n§
 delay_rw_n§ DSIZE¯   b¯    É»§
 lb_data_in§ data_in_reg§ DSIZE¯   b¯    É¼§ lb_data_out§ lb_data_out§ DSIZE¯   b¯    É½§ lb_rw_n§ rd_wr_n_regÉ¾§ ram_data_out§	 read_data§ DSIZE¯   b¯    É¿§ reset§ reset_tÉÀ ÉÂ§ pipe_stage1§
 pipe_stageÉÃ+6ÉÄ§ ASIZE§ ASIZEÉÅ§ BWSIZE§ BWSIZEÉÆ§ DSIZE§ DSIZEÉÇÉÈ,6ÉÉ§ addr§ addr§ ASIZE¯   b¯    ÉÊ§ addr_adv_ld_n§ addr_adv_ld_nÉË§ addr_adv_ld_n_reg§ addr_adv_ld_n_regÉÌ§ addr_reg§ addr_reg§ ASIZE¯   b¯    ÉÍ§ clk§ clktÉÎ§ data_in§ data_in§ DSIZE¯   b¯    ÉÏ§ data_in_reg§ data_in_reg§ DSIZE¯   b¯    ÉÐ§ data_out§ lb_data_out§ DSIZE¯   b¯    ÉÑ§ data_out_reg§ data_out§ DSIZE¯   b¯    ÉÒ§ dm§ dm§ BWSIZE¯   b¯    ÉÓ§ dm_reg§ dm_reg§ BWSIZE¯   b¯    ÉÔ§ rd_wr_n§ rd_wr_nÉÕ§ rd_wr_n_reg§ rd_wr_n_regÉÖ§ reset§ reset_tÉ× ÉÝ§ clkt§ clk Éà*§ RTL ª
V 000080 60 7 1556616500094 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2V 000043 11 600 1556616500041 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
V 000044 11 1448 1556616500041 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616500041
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
V 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1556616500168 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
Ê    É`7C§	 gen_utils(Éb{§
 XOR_REDUCE§ ARG§ std_logic_vectorV§ UX01(Éds§ result§	 std_logic Ée)Éf§ result¬0 Ég/§ iu§ ARG`QÉh§ result§ resultY§ ARG§ i Éi*Q ÉjV§ result Ék* Éo{§	 GenParityÉp§ Datau§ std_logic_vector Éq§ ODDEVENu§	 std_logic Ér§ SIZEu§ POSITIVEÉsV§ std_logic_vectorÉt(Éus§ i§ NATURAL Évs§ result§ std_logic_vector§ Data§ Length¯   b¯     Éw)Éx§ i¯     ÉyS§ i§ SIZEQÉz§ result§ i¯   b§ i§ Data§ i¯   b§ i É{§ result§ i¯   §
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É|§ i§ i¯	    É}*Q É~V§ result É*§	 GenParity É{§ CheckParityÉ§ Datau§ std_logic_vector É§ ODDEVENu§	 std_logic É§ SIZEu§ POSITIVEÉV§	 std_logicÉ(És§ i§ NATURAL És§ result§	 std_logic É)É§ i¯     § result¬1 ÉS§ i§ SIZEQÉ§ result§ resultWÉ_§
 XOR_REDUCE§ Data§ i¯   b§ iY§ ODDEVEN É§ i§ i¯	    É*Q ÉV§ result É*§ CheckParity Él§ logic_UXLHZ_table(g§
 std_ulogic§ LOWa§
 std_ulogic§ HIGH.É§
 std_ulogic É¦k§ cvt_to_UXLHZ§ logic_UXLHZ_tableÉ§¬UÉ¨¬XÉ©¬LÉª¬HÉ«¬ZÉ¬¬WÉ­¬LÉ®¬HÉ¯¬-É° Éµ{§ To_UXLHZ§ s§
 std_ulogicV§
 std_ulogic(É¶)É·V§ cvt_to_UXLHZ§ s É¸* Éº*§	 gen_utils ª
V 000080 60 7 1556616500168 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1556616500268 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
Ê   ÉD7C§ conversions(ÉGl§ basetype(§ binary§ octal§ decimal§ hex ÉI{§ max§ x§ y§ integerV§ integer(ÉJ)ÉKB§ x§ yJV§ x LV§ y *B ÉL*§ max ÉN{§ min§ x§ y§ integerV§ integer(ÉO)ÉPB§ x§ yJV§ x LV§ y *B ÉQ*§ min É]{§
 nextmultof§ x§ positive É^§ size§ positiveV§ positive(É_)É`N§ x\§ size(ÉaP¯    V§ size§ x§ size ÉbP0V§ size§ x§ size¯    Éc*N Éd*§
 nextmultof Éf{§ rtn_base§ base§ basetypeV§	 character(Ég)ÉhN§ base(ÉiP§ binaryV¬b ÉjP§ octalV¬o ÉkP§ decimalV¬d ÉlP§ hexV¬h Ém*N Én*§ rtn_base Ép{§ format§ r§ string Éq§ base§ basetype Ér§ rtn_len§ natural És§ justify§ justify_side Ét§ basespec§ b_specV§ string(Éus§ int_rtn_len§ integer Év)ÉwB§ basespec§ yesJÉx§ int_rtn_len§ rtn_len¯    ÉyLÉz§ int_rtn_len§ rtn_len É{*B É|B§ int_rtn_len§ r§ lengthJÉ}N§ basespec(É~P§ noV§ r ÉP§ yesV§ rtn_base§ base!¬"!§ r!¬" É*N ÉLÉN§ justify(ÉP§ leftÉN§ basespec(ÉP§ noÉV§ r!§ fill¬ § int_rtn_len§ r§ length ÉP§ yesÉV§ rtn_base§ base!¬"!§ r!¬"!É§ fill¬ § int_rtn_len§ r§ length É*N ÉP§ rightÉN§ basespec(ÉP§ noÉV§ fill¬ § int_rtn_len§ r§ length!§ r ÉP§ yesÉV§ fill¬ § int_rtn_len§ r§ length!É§ rtn_base§ base!¬"!§ r!¬" É*N É*N É*B É*§ format É{§	 cnvt_base§ x§ string É§ inbase§ natural`¯   a¯   V§ natural(És§ r§ t§ natural¯     És§ place§ positive¯    É)É/§ iu§ x§ reverse_rangeQÉ N§ x§ i(É¡P¬0§ t¯     É¢P¬1§ t¯    É£P¬2§ t¯    É¤P¬3§ t¯    É¥P¬4§ t¯    É¦P¬5§ t¯    É§P¬6§ t¯    É¨P¬7§ t¯    É©P¬8§ t¯    ÉªP¬9§ t¯	    É«P¬a¬A§ t¯
    É¬P¬b¬B§ t¯    É­P¬c¬C§ t¯    É®P¬d¬D§ t¯    É¯P¬e¬E§ t¯    É°P¬f¬F§ t¯    É±P¬_§ t¯     É²§ place§ place§ inbase É³P0É´G§ falseÉµH§ lf!É¶­0   "CNVT_BASE found input value larger than base: "!§ lf!É·­   "Input value: "!§ x§ i!É¸­	   " Base: "!§
 to_int_str§ inbase!§ lf!É¹­   "converting input to integer 0"ÉºI§ warning É»V¯     É¼*N É½B§ t§ inbase¯   JÉ¾G§ falseÉ¿H§ lf!ÉÀ­0   "CNVT_BASE found input value larger than base: "!§ lf!ÉÁ­   "Input value: "!§ x§ i!ÉÂ­	   " Base: "!§
 to_int_str§ inbase!§ lf!ÉÃ­   "converting input to integer 0"ÉÄI§ warning ÉÅV¯     ÉÆLÉÇ§ r§ r§ t§ place ÉÈ§ place§ place§ inbase ÉÉ*B ÉÊ*Q ÉËV§ r ÉÌ*§	 cnvt_base ÉÎ{§ extend§ x§	 std_logic ÉÏ§ len§ positiveV§ std_logic_vector(ÉÐs§ v§ std_logic_vector¯   a§ len0§ x ÉÑ)ÉÒV§ v ÉÓ*§ extend ÉØ{§
 to_bin_str§ x§ std_logic_vector ÉÙ§ rtn_len§ natural¯     ÉÚ§ justify§ justify_side§ right ÉÛ§ basespec§ b_spec§ yesV§ string(ÉÝs§ int§ std_logic_vector¯   a§ x§ length§ x ÉÞs§ r§ string¯   a§ x§ length0¬$ Éß)Éà/§ iu§ int`QÉá§ r§ ia§ i§
 to_bin_str§ int§ i§ basespec§ no Éâ*Q ÉãV§ format§ r§ binary§ rtn_len§ justify§ basespec Éä*§
 to_bin_str Éæ{§
 to_bin_str§ x§	 std_logic Éç§ rtn_len§ natural¯     Éè§ justify§ justify_side§ right Éé§ basespec§ b_spec§ yesV§ string(Éês§ r§ string¯   a¯    Éë)ÉìN§ x(ÉíP¬0§ r¯   ¬0 ÉîP¬1§ r¯   ¬1 ÉïP¬U§ r¯   ¬U ÉðP¬X§ r¯   ¬X ÉñP¬Z§ r¯   ¬Z ÉòP¬W§ r¯   ¬W ÉóP¬H§ r¯   ¬H ÉôP¬L§ r¯   ¬L ÉõP¬-§ r¯   ¬- Éö*N É÷V§ format§ r§ binary§ rtn_len§ justify§ basespec Éø*§
 to_bin_str Éú{§
 to_bin_str§ x§ natural Éû§ rtn_len§ natural¯     Éü§ justify§ justify_side§ right Éý§ basespec§ b_spec§ yesV§ string(Éþs§ int§ natural§ x Êÿ  s§ ptr§ positive`¯   a¯    ¯     És§ r§ string¯   a¯    0¬$ É)ÉB§ int¯    JÉV§ format­   "0"§ binary§ rtn_len§ justify§ basespec É*B ÉS§ int¯    QÉN§ int]¯   (É	P¯    § r§ ptr¬0 É
P¯   § r§ ptr¬1 ÉP0ÉG§ falseH§ lf!­   "TO_BIN_STR, shouldn't happen"ÉI§ failure ÉV­   "$" É@ É*N É§ int§ int¯    É§ ptr§ ptr¯    É*Q ÉV§ format§ r§ ptr¯   a¯    § binary§ rtn_len§ justify§ basespec É*§
 to_bin_str É{§
 to_hex_str§ x§ std_logic_vector É§ rtn_len§ natural¯     É§ justify§ justify_side§ right É§ basespec§ b_spec§ yesV§ string(És§ nxt§ positive§
 nextmultof§ x§ length¯    És§ int§ std_logic_vector¯   a§ nxt0¬0 És§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    És§ r§ string¯   a§ nxt¯   0¬$ É o§ slv4(§ std_logic_vector¯   a¯    É!)É"§ int§ nxt§ x§ length¯   a§ nxt§ x É#B§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ$§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É%*B É&/§ iu§ int`QÉ'UP§ i]¯   ¯    É(N§ slv4§ int§ ia§ i¯   (É)P­   "0000"§ r§ ptr¬0 É*P­   "0001"§ r§ ptr¬1 É+P­   "0010"§ r§ ptr¬2 É,P­   "0011"§ r§ ptr¬3 É-P­   "0100"§ r§ ptr¬4 É.P­   "0101"§ r§ ptr¬5 É/P­   "0110"§ r§ ptr¬6 É0P­   "0111"§ r§ ptr¬7 É1P­   "1000"§ r§ ptr¬8 É2P­   "1001"§ r§ ptr¬9 É3P­   "1010"§ r§ ptr¬A É4P­   "1011"§ r§ ptr¬B É5P­   "1100"§ r§ ptr¬C É6P­   "1101"§ r§ ptr¬D É7P­   "1110"§ r§ ptr¬E É8P­   "1111"§ r§ ptr¬F É9P­   "ZZZZ"§ r§ ptr¬Z É:P­   "WWWW"§ r§ ptr¬W É;P­   "LLLL"§ r§ ptr¬L É<P­   "HHHH"§ r§ ptr¬H É=P­   "UUUU"§ r§ ptr¬U É>P­   "XXXX"§ r§ ptr¬X É?P­   "----"§ r§ ptr¬- É@P0ÉAG§ falseÉBH§ lf!ÉC­"   "TO_HEX_STR found illegal value: "!ÉD§
 to_bin_str§ int§ ia§ i¯   !§ lf!ÉE­   "converting input to '-'"ÉFI§ warning ÉG§ r§ ptr¬- ÉH*N ÉI§ ptr§ ptr¯    ÉJ*Q ÉKV§ format§ r§ hex§ rtn_len§ justify§ basespec ÉL*§
 to_hex_str ÉN{§
 to_hex_str§ x§ natural ÉO§ rtn_len§ natural¯     ÉP§ justify§ justify_side§ right ÉQ§ basespec§ b_spec§ yesV§ string(ÉRs§ int§ natural§ x ÉSs§ ptr§ positive`¯   a¯   ¯    ÉTs§ r§ string¯   a¯   0¬$ ÉU)ÉVB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec *B ÉWS§ int¯    QÉXN§ int]¯   (ÉYP¯    § r§ ptr¬0 ÉZP¯   § r§ ptr¬1 É[P¯   § r§ ptr¬2 É\P¯   § r§ ptr¬3 É]P¯   § r§ ptr¬4 É^P¯   § r§ ptr¬5 É_P¯   § r§ ptr¬6 É`P¯   § r§ ptr¬7 ÉaP¯   § r§ ptr¬8 ÉbP¯	   § r§ ptr¬9 ÉcP¯
   § r§ ptr¬A ÉdP¯   § r§ ptr¬B ÉeP¯   § r§ ptr¬C ÉfP¯   § r§ ptr¬D ÉgP¯   § r§ ptr¬E ÉhP¯   § r§ ptr¬F ÉiP0ÉjG§ falseH§ lf!­   "TO_HEX_STR, shouldn't happen"ÉkI§ failure ÉlV­   "$" Ém*N Én§ int§ int¯    Éo§ ptr§ ptr¯    Ép*Q ÉqV§ format§ r§ ptr¯   a¯   § hex§ rtn_len§ justify§ basespec Ér*§
 to_hex_str Ét{§
 to_oct_str§ x§ std_logic_vector Éu§ rtn_len§ natural¯     Év§ justify§ justify_side§ right Éw§ basespec§ b_spec§ yesV§ string(Éys§ nxt§ positive§
 nextmultof§ x§ length¯    Ézs§ int§ std_logic_vector¯   a§ nxt0¬0 É{s§ ptr§ positive`¯   a§ nxt¯   ¯   ¯    É|s§ r§ string¯   a§ nxt¯   0¬$ É}o§ slv3(§ std_logic_vector¯   a¯    É~)É§ int§ nxt§ x§ length¯   a§ nxt§ x ÉB§ nxt§ x§ length¯    W§ x§ x§ left¬1JÉ§ int¯   a§ nxt§ x§ length§ extend§ x§ x§ left§ nxt§ x§ length É*B É/§ iu§ int`QÉUP§ i]¯   ¯    ÉN§ slv3§ int§ ia§ i¯   (ÉP­   "000"§ r§ ptr¬0 ÉP­   "001"§ r§ ptr¬1 ÉP­   "010"§ r§ ptr¬2 ÉP­   "011"§ r§ ptr¬3 ÉP­   "100"§ r§ ptr¬4 ÉP­   "101"§ r§ ptr¬5 ÉP­   "110"§ r§ ptr¬6 ÉP­   "111"§ r§ ptr¬7 ÉP­   "ZZZ"§ r§ ptr¬Z ÉP­   "WWW"§ r§ ptr¬W ÉP­   "LLL"§ r§ ptr¬L ÉP­   "HHH"§ r§ ptr¬H ÉP­   "UUU"§ r§ ptr¬U ÉP­   "XXX"§ r§ ptr¬X ÉP­   "---"§ r§ ptr¬- ÉP0ÉG§ falseÉH§ lf!É­"   "TO_OCT_STR found illegal value: "!É§
 to_bin_str§ int§ ia§ i¯   !§ lf!É­   "converting input to '-'"ÉI§ warning É§ r§ ptr¬- É*N É§ ptr§ ptr¯    É*Q É V§ format§ r§ octal§ rtn_len§ justify§ basespec É¡*§
 to_oct_str É£{§
 to_oct_str§ x§ natural É¤§ rtn_len§ natural¯     É¥§ justify§ justify_side§ right É¦§ basespec§ b_spec§ yesV§ string(É§s§ int§ natural§ x É¨s§ ptr§ positive`¯   a¯   ¯    É©s§ r§ string¯   a¯   0¬$ Éª)É«B§ x¯    JV§ format­   "0"§ octal§ rtn_len§ justify§ basespec *B É¬S§ int¯    QÉ­N§ int]¯   (É®P¯    § r§ ptr¬0 É¯P¯   § r§ ptr¬1 É°P¯   § r§ ptr¬2 É±P¯   § r§ ptr¬3 É²P¯   § r§ ptr¬4 É³P¯   § r§ ptr¬5 É´P¯   § r§ ptr¬6 ÉµP¯   § r§ ptr¬7 É¶P0É·G§ falseH§ lf!­   "TO_OCT_STR, shouldn't happen"É¸I§ failure É¹V­   "$" Éº*N É»§ int§ int¯    É¼§ ptr§ ptr¯    É½*Q É¾V§ format§ r§ ptr¯   a¯   § octal§ rtn_len§ justify§ basespec É¿*§
 to_oct_str ÉÁ{§
 to_int_str§ x§ natural ÉÂ§ rtn_len§ natural¯     ÉÃ§ justify§ justify_side§ right ÉÄ§ basespec§ b_spec§ yesV§ string(ÉÅs§ int§ natural§ x ÉÆs§ ptr§ positive`¯   a¯    ¯     ÉÇs§ r§ string¯   a¯    0¬$ ÉÈ)ÉÉB§ x¯    JV§ format­   "0"§ hex§ rtn_len§ justify§ basespec ÉÊLÉËS§ int¯    QÉÌN§ int]¯
   (ÉÍP¯    § r§ ptr¬0 ÉÎP¯   § r§ ptr¬1 ÉÏP¯   § r§ ptr¬2 ÉÐP¯   § r§ ptr¬3 ÉÑP¯   § r§ ptr¬4 ÉÒP¯   § r§ ptr¬5 ÉÓP¯   § r§ ptr¬6 ÉÔP¯   § r§ ptr¬7 ÉÕP¯   § r§ ptr¬8 ÉÖP¯	   § r§ ptr¬9 É×P0ÉØG§ falseH§ lf!­   "TO_INT_STR, shouldn't happen"ÉÙI§ failure ÉÚV­   "$" ÉÛ*N ÉÜ§ int§ int¯
    ÉÝ§ ptr§ ptr¯    ÉÞ*Q ÉßV§ format§ r§ ptr¯   a¯    § decimal§ rtn_len§ justify§ basespec Éà*B Éá*§
 to_int_str Éã{§
 to_int_str§ x§ std_logic_vector Éä§ rtn_len§ natural¯     Éå§ justify§ justify_side§ right Éæ§ basespec§ b_spec§ yesÉçV§ string(Éè)ÉéV§
 to_int_str§ to_nat§ x§ rtn_len§ justify§ basespec Éê*§
 to_int_str Éí{§ to_time_str§ x§ timeÉîV§ string(Éï)ÉðV§
 to_int_str§ to_nat§ x§ basespec§ no!­   " ns" Éñ*§ to_time_str Éó{§ fill§	 fill_char§	 character¬* Éô§ rtn_len§ integer¯   ÉõV§ string(Éös§ r§ string¯   a§ max§ rtn_len¯   0§	 fill_char É÷s§ len§ integer Éø)ÉùB§ rtn_len¯   JÉú§ len¯    ÉûLÉü§ len§ rtn_len Éý*B ÉþV§ r¯   a§ len Êþ  *§ fill É{§ to_nat§ x§ std_logic_vectorV§ natural(És§ t§ std_logic_vector¯   a§ x§ length§ x És§ int§ std_logic_vector¯   a¯   0¬0 És§ r§ natural¯     És§ place§ positive¯    É	)É
B§ x§ length¯    JÉ§ int§ max¯    § x§ length¯   a¯   § t¯   a§ x§ length ÉLÉ§ int¯   a¯   § t§ x§ length¯   a§ x§ length É*B É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬1¬H§ r§ r§ place ÉP¬0¬L@ ÉP0ÉG§ falseÉH§ lf!É­   "TO_NAT found illegal value: "!§
 to_bin_str§ int§ i!§ lf!É­   "converting input to integer 0"ÉI§ warning ÉV¯     É*N ÉTP§ i¯    É§ place§ place¯    É*Q ÉV§ r É*§ to_nat É!{§ to_nat§ x§	 std_logicÉ"V§ natural(É#)É$N§ x(É%P¬0V¯     É&P¬1V¯    É'P0É(G§ falseÉ)H§ lf!É*­   "TO_NAT found illegal value: "!§
 to_bin_str§ x!§ lf!É+­   "converting input to integer 0"É,I§ warning É-V¯     É.*N É/*§ to_nat É1{§ to_nat§ x§ timeÉ2V§ natural(É3)É4V§ x¯   § ns É5*§ to_nat É7{§ h§ x§ string É8§ rtn_len§ positive`¯   a¯    ¯    É9V§ std_logic_vector(É>s§ int§ string¯   a§ x§ length§ x É?s§ size§ positive§ max§ x§ length¯   § rtn_len É@s§ ptr§ integer`¯   a§ size§ size ÉAs§ r§ std_logic_vector¯   a§ size0¬0 ÉB)ÉC/§ iu§ int§ reverse_rangeQÉDN§ int§ i(ÉEP¬0§ r§ ptr¯   a§ ptr­   "0000" ÉFP¬1§ r§ ptr¯   a§ ptr­   "0001" ÉGP¬2§ r§ ptr¯   a§ ptr­   "0010" ÉHP¬3§ r§ ptr¯   a§ ptr­   "0011" ÉIP¬4§ r§ ptr¯   a§ ptr­   "0100" ÉJP¬5§ r§ ptr¯   a§ ptr­   "0101" ÉKP¬6§ r§ ptr¯   a§ ptr­   "0110" ÉLP¬7§ r§ ptr¯   a§ ptr­   "0111" ÉMP¬8§ r§ ptr¯   a§ ptr­   "1000" ÉNP¬9§ r§ ptr¯   a§ ptr­   "1001" ÉOP¬a¬A§ r§ ptr¯   a§ ptr­   "1010" ÉPP¬b¬B§ r§ ptr¯   a§ ptr­   "1011" ÉQP¬c¬C§ r§ ptr¯   a§ ptr­   "1100" ÉRP¬d¬D§ r§ ptr¯   a§ ptr­   "1101" ÉSP¬e¬E§ r§ ptr¯   a§ ptr­   "1110" ÉTP¬f¬F§ r§ ptr¯   a§ ptr­   "1111" ÉUP¬U§ r§ ptr¯   a§ ptr­   "UUUU" ÉVP¬X§ r§ ptr¯   a§ ptr­   "XXXX" ÉWP¬Z§ r§ ptr¯   a§ ptr­   "ZZZZ" ÉXP¬W§ r§ ptr¯   a§ ptr­   "WWWW" ÉYP¬H§ r§ ptr¯   a§ ptr­   "HHHH" ÉZP¬L§ r§ ptr¯   a§ ptr­   "LLLL" É[P¬-§ r§ ptr¯   a§ ptr­   "----" É\P¬_§ ptr§ ptr¯    É]P0É^G§ falseÉ_H§ lf!É`­.   "O conversion found illegal input character: "!Éa§ int§ i!§ lf!­    "converting character to '----'"ÉbI§ warning Éc§ r§ ptr¯   a§ ptr­   "----" Éd*N Ée§ ptr§ ptr¯    Éf*Q ÉgV§ r§ size§ rtn_len¯   a§ size Éh*§ h Éj{§ d§ x§ string Ék§ rtn_len§ positive`¯   a¯    ¯    ÉlV§ std_logic_vector(Ép)ÉqV§ to_slv§	 cnvt_base§ x¯
   § rtn_len Ér*§ d Ét{§ o§ x§ string Éu§ rtn_len§ positive`¯   a¯    ¯    ÉvV§ std_logic_vector(Ézs§ int§ string¯   a§ x§ length§ x É{s§ size§ positive§ max§ x§ length¯   § rtn_len É|s§ ptr§ integer`¯   a§ size§ size É}s§ r§ std_logic_vector¯   a§ size0¬0 É~)É/§ iu§ int§ reverse_rangeQÉN§ int§ i(ÉP¬0§ r§ ptr¯   a§ ptr­   "000" ÉP¬1§ r§ ptr¯   a§ ptr­   "001" ÉP¬2§ r§ ptr¯   a§ ptr­   "010" ÉP¬3§ r§ ptr¯   a§ ptr­   "011" ÉP¬4§ r§ ptr¯   a§ ptr­   "100" ÉP¬5§ r§ ptr¯   a§ ptr­   "101" ÉP¬6§ r§ ptr¯   a§ ptr­   "110" ÉP¬7§ r§ ptr¯   a§ ptr­   "111" ÉP¬U§ r§ ptr¯   a§ ptr­   "UUU" ÉP¬X§ r§ ptr¯   a§ ptr­   "XXX" ÉP¬Z§ r§ ptr¯   a§ ptr­   "ZZZ" ÉP¬W§ r§ ptr¯   a§ ptr­   "WWW" ÉP¬H§ r§ ptr¯   a§ ptr­   "HHH" ÉP¬L§ r§ ptr¯   a§ ptr­   "LLL" ÉP¬-§ r§ ptr¯   a§ ptr­   "---" ÉP¬_§ ptr§ ptr¯    ÉP0ÉG§ falseÉH§ lf!É­.   "O conversion found illegal input character: "!É§ int§ i!§ lf!­   "converting character to '---'"ÉI§ warning É§ r§ ptr¯   a§ ptr­   "---" É*N É§ ptr§ ptr¯    É*Q ÉV§ r§ size§ rtn_len¯   a§ size É*§ o É{§ b§ x§ string É§ rtn_len§ positive`¯   a¯    ¯    É V§ std_logic_vector(É¤s§ int§ string¯   a§ x§ length§ x É¥s§ size§ positive§ max§ x§ length§ rtn_len É¦s§ ptr§ integer`¯    a§ size¯   § size É§s§ r§ std_logic_vector¯   a§ size0¬0 É¨)É©/§ iu§ int§ reverse_rangeQÉªN§ int§ i(É«P¬0§ r§ ptr¬0 É¬P¬1§ r§ ptr¬1 É­P¬U§ r§ ptr¬U É®P¬X§ r§ ptr¬X É¯P¬Z§ r§ ptr¬Z É°P¬W§ r§ ptr¬W É±P¬H§ r§ ptr¬H É²P¬L§ r§ ptr¬L É³P¬-§ r§ ptr¬- É´P¬_§ ptr§ ptr¯    ÉµP0É¶G§ falseÉ·H§ lf!É¸­.   "B conversion found illegal input character: "!É¹§ int§ i!§ lf!­   "converting character to '-'"ÉºI§ warning É»§ r§ ptr¬- É¼*N É½§ ptr§ ptr¯    É¾*Q É¿V§ r§ size§ rtn_len¯   a§ size ÉÀ*§ b ÉÂ{§ h§ x§ stringÉÃV§ natural(ÉÈ)ÉÉV§	 cnvt_base§ x¯    ÉÊ*§ h ÉÌ{§ d§ x§ stringÉÍV§ natural(ÉÑ)ÉÒV§	 cnvt_base§ x¯
    ÉÓ*§ d ÉÕ{§ o§ x§ stringÉÖV§ natural(ÉÚ)ÉÛV§	 cnvt_base§ x¯    ÉÜ*§ o ÉÞ{§ b§ x§ stringÉßV§ natural(Éã)ÉäV§	 cnvt_base§ x¯    Éå*§ b Éç{§ to_slv§ x§ natural Éè§ rtn_len§ positive`¯   a¯    ¯    ÉéV§ std_logic_vector(Éës§ int§ natural§ x Éìs§ ptr§ positive¯     Éís§ r§ std_logic_vector¯   a¯    0¬0 Éî)ÉïS§ int¯    QÉðN§ int]¯   (ÉñP¯    § r§ ptr¬0 ÉòP¯   § r§ ptr¬1 ÉóP0ÉôG§ falseH§ lf!­   "TO_SLV, shouldn't happen"ÉõI§ failure ÉöV­   "0" É÷*N Éø§ int§ int¯    Éù§ ptr§ ptr¯    Éú*Q ÉûV§ r¯!   § rtn_lena¯     Éü*§ to_slv Éþ{§ to_sl§ x§ naturalÊý  V§	 std_logic(És§ r§	 std_logic¬0 É)ÉN§ x(ÉP¯    @ ÉP¯   § r¬1 ÉP0ÉG§ falseÉH§ lf!É	­'   "TO_SL found illegal input character: "!É
§
 to_int_str§ x!§ lf!­   "converting character to '-'"ÉI§ warning ÉV¬- É*N ÉV§ r É*§ to_sl É{§ to_time§ x§ naturalV§ time(É)ÉV§ x¯   § ns É*§ to_time É{§ to_int§ x§ std_logic_vectorV§ integer(És§ t§ std_logic_vector§ x§ lengthb¯   § x És§ int§ std_logic_vector¯    b¯   0¬0 És§ sign§	 std_logic¬0 És§ size§ integer¯     És§ inv§ boolean§ false És§ r§ integer¯     És§ place§ positive¯    É )É!B§ x§ length¯!   JÉ"§ sign§ t§ x§ length É#/§ iu§ t§ reverse_rangeQÉ$B§ sign¬1JÉ%B§ inv§ trueJÉ&§ t§ i_§ t§ i É'K§ t§ i¬1JÉ(§ inv§ true É)*B É**B É+§ size§ size¯    É,*Q É-§ inv§ false É./§ iu¯   a§ size¯   QÉ/N§ t§ i(É0P¬1¬H§ r§ r§ place É1P¬0¬L@ É2P0É3G§ falseÉ4H§ lf!É5­   " TO_INT found illegal value "É6I§ warning É7V¯     É8*N É9§ place§ place¯    É:*Q É;B§ sign¬1JÉ<V§ r É=LÉ>V§ r É?*B É@LÉA§ int§ t¯    b¯    ÉB§ sign§ t¯     ÉC/§ iu¯   a¯   QÉDB§ sign¬1JÉEB§ inv§ trueJÉF§ int§ i_§ int§ i ÉGK§ int§ i¬1JÉH§ inv§ true ÉI*B ÉJ*B ÉK*Q ÉL§ inv§ false ÉM/§ iu¯   a¯   QÉNN§ int§ i(ÉOP¬1¬H§ r§ r§ place ÉPP¬0¬L@ ÉQP0ÉRG§ falseÉSH§ lf!ÉT­   " TO_INT found illegal value "ÉUI§ warning ÉVV¯     ÉW*N ÉX§ place§ place¯    ÉY*Q ÉZB§ sign¬1JÉ[V§ r É\LÉ]V§ r É^*B É_*B É`*§ to_int Éb*§ conversions ª
V 000086 60 7 1556616500268 ./src/work/conversions.vhd*conversions|4+conversions__opt
2V 000044 52 27089         1556616504299 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616504294 ./compile/top.vhd*top|21+RTL
Ver. 1.01
Ê    É68§ RTL.§ top(É:i§
 idt71v3556É;+É<§ InstancePath§ STRING§ DefaultInstancePath É=§ MsgOn§ BOOLEAN§ DefaultMsgOn É>§ SeverityMode§ SEVERITY_LEVEL§ WARNING É?§ TimingChecksOn§ BOOLEAN§ DefaultTimingChecks É@§ TimingModel§ STRING§ DefaultTimingModel ÉA§ XOn§ BOOLEAN§
 DefaultXon ÉB§ thold_A0_CLK§ VitalDelayType§	 UnitDelay ÉC§ thold_ADV_CLK§ VitalDelayType§	 UnitDelay ÉD§ thold_BWANeg_CLK§ VitalDelayType§	 UnitDelay ÉE§ thold_CE2_CLK§ VitalDelayType§	 UnitDelay ÉF§ thold_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay ÉG§ thold_DQA0_CLK§ VitalDelayType§	 UnitDelay ÉH§ thold_R_CLK§ VitalDelayType§	 UnitDelay ÉI§ tipd_A0§ VitalDelayType01§ VitalZeroDelay01 ÉJ§ tipd_A1§ VitalDelayType01§ VitalZeroDelay01 ÉK§ tipd_A10§ VitalDelayType01§ VitalZeroDelay01 ÉL§ tipd_A11§ VitalDelayType01§ VitalZeroDelay01 ÉM§ tipd_A12§ VitalDelayType01§ VitalZeroDelay01 ÉN§ tipd_A13§ VitalDelayType01§ VitalZeroDelay01 ÉO§ tipd_A14§ VitalDelayType01§ VitalZeroDelay01 ÉP§ tipd_A15§ VitalDelayType01§ VitalZeroDelay01 ÉQ§ tipd_A2§ VitalDelayType01§ VitalZeroDelay01 ÉR§ tipd_A3§ VitalDelayType01§ VitalZeroDelay01 ÉS§ tipd_A4§ VitalDelayType01§ VitalZeroDelay01 ÉT§ tipd_A5§ VitalDelayType01§ VitalZeroDelay01 ÉU§ tipd_A6§ VitalDelayType01§ VitalZeroDelay01 ÉV§ tipd_A7§ VitalDelayType01§ VitalZeroDelay01 ÉW§ tipd_A8§ VitalDelayType01§ VitalZeroDelay01 ÉX§ tipd_A9§ VitalDelayType01§ VitalZeroDelay01 ÉY§ tipd_ADV§ VitalDelayType01§ VitalZeroDelay01 ÉZ§ tipd_BWANeg§ VitalDelayType01§ VitalZeroDelay01 É[§ tipd_BWBNeg§ VitalDelayType01§ VitalZeroDelay01 É\§ tipd_BWCNeg§ VitalDelayType01§ VitalZeroDelay01 É]§ tipd_BWDNeg§ VitalDelayType01§ VitalZeroDelay01 É^§ tipd_CE1Neg§ VitalDelayType01§ VitalZeroDelay01 É_§ tipd_CE2§ VitalDelayType01§ VitalZeroDelay01 É`§ tipd_CE2Neg§ VitalDelayType01§ VitalZeroDelay01 Éa§ tipd_CLK§ VitalDelayType01§ VitalZeroDelay01 Éb§ tipd_CLKENNeg§ VitalDelayType01§ VitalZeroDelay01 Éc§	 tipd_DQA0§ VitalDelayType01§ VitalZeroDelay01 Éd§	 tipd_DQA1§ VitalDelayType01§ VitalZeroDelay01 Ée§	 tipd_DQA2§ VitalDelayType01§ VitalZeroDelay01 Éf§	 tipd_DQA3§ VitalDelayType01§ VitalZeroDelay01 Ég§	 tipd_DQA4§ VitalDelayType01§ VitalZeroDelay01 Éh§	 tipd_DQA5§ VitalDelayType01§ VitalZeroDelay01 Éi§	 tipd_DQA6§ VitalDelayType01§ VitalZeroDelay01 Éj§	 tipd_DQA7§ VitalDelayType01§ VitalZeroDelay01 Ék§	 tipd_DQB0§ VitalDelayType01§ VitalZeroDelay01 Él§	 tipd_DQB1§ VitalDelayType01§ VitalZeroDelay01 Ém§	 tipd_DQB2§ VitalDelayType01§ VitalZeroDelay01 Én§	 tipd_DQB3§ VitalDelayType01§ VitalZeroDelay01 Éo§	 tipd_DQB4§ VitalDelayType01§ VitalZeroDelay01 Ép§	 tipd_DQB5§ VitalDelayType01§ VitalZeroDelay01 Éq§	 tipd_DQB6§ VitalDelayType01§ VitalZeroDelay01 Ér§	 tipd_DQB7§ VitalDelayType01§ VitalZeroDelay01 És§	 tipd_DQC0§ VitalDelayType01§ VitalZeroDelay01 Ét§	 tipd_DQC1§ VitalDelayType01§ VitalZeroDelay01 Éu§	 tipd_DQC2§ VitalDelayType01§ VitalZeroDelay01 Év§	 tipd_DQC3§ VitalDelayType01§ VitalZeroDelay01 Éw§	 tipd_DQC4§ VitalDelayType01§ VitalZeroDelay01 Éx§	 tipd_DQC5§ VitalDelayType01§ VitalZeroDelay01 Éy§	 tipd_DQC6§ VitalDelayType01§ VitalZeroDelay01 Éz§	 tipd_DQC7§ VitalDelayType01§ VitalZeroDelay01 É{§	 tipd_DQD0§ VitalDelayType01§ VitalZeroDelay01 É|§	 tipd_DQD1§ VitalDelayType01§ VitalZeroDelay01 É}§	 tipd_DQD2§ VitalDelayType01§ VitalZeroDelay01 É~§	 tipd_DQD3§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD4§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD5§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD6§ VitalDelayType01§ VitalZeroDelay01 É§	 tipd_DQD7§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_LBONeg§ VitalDelayType01§ VitalZeroDelay01 É§
 tipd_OENeg§ VitalDelayType01§ VitalZeroDelay01 É§ tipd_R§ VitalDelayType01§ VitalZeroDelay01 É§ tpd_CLK_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tpd_OENeg_DQA0§ VitalDelayType01Z§ UnitDelay01Z É§ tperiod_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_negedge§ VitalDelayType§	 UnitDelay É§ tpw_CLK_posedge§ VitalDelayType§	 UnitDelay É§ tsetup_A0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_ADV_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_BWANeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CE2_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_CLKENNeg_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_DQA0_CLK§ VitalDelayType§	 UnitDelay É§ tsetup_R_CLK§ VitalDelayType§	 UnitDelayÉ É,É§ A0u§	 STD_LOGIC¬U É§ A1u§	 STD_LOGIC¬U É§ A10u§	 STD_LOGIC¬U É§ A11u§	 STD_LOGIC¬U É§ A12u§	 STD_LOGIC¬U É§ A13u§	 STD_LOGIC¬U É§ A14u§	 STD_LOGIC¬U É§ A15u§	 STD_LOGIC¬U É§ A2u§	 STD_LOGIC¬U É§ A3u§	 STD_LOGIC¬U É§ A4u§	 STD_LOGIC¬U É§ A5u§	 STD_LOGIC¬U É § A6u§	 STD_LOGIC¬U É¡§ A7u§	 STD_LOGIC¬U É¢§ A8u§	 STD_LOGIC¬U É£§ A9u§	 STD_LOGIC¬U É¤§ ADVu§	 STD_LOGIC¬U É¥§ BWANegu§	 STD_LOGIC¬U É¦§ BWBNegu§	 STD_LOGIC¬U É§§ BWCNegu§	 STD_LOGIC¬U É¨§ BWDNegu§	 STD_LOGIC¬U É©§ CE1Negu§	 STD_LOGIC¬U Éª§ CE2u§	 STD_LOGIC¬U É«§ CE2Negu§	 STD_LOGIC¬U É¬§ CLKu§	 STD_LOGIC¬U É­§ CLKENNegu§	 STD_LOGIC¬U É®§ LBONegu§	 STD_LOGIC¬1 É¯§ OENegu§	 STD_LOGIC¬U É°§ Ru§	 STD_LOGIC¬U É±§ DQA0w§	 STD_LOGIC¬U É²§ DQA1w§	 STD_LOGIC¬U É³§ DQA2w§	 STD_LOGIC¬U É´§ DQA3w§	 STD_LOGIC¬U Éµ§ DQA4w§	 STD_LOGIC¬U É¶§ DQA5w§	 STD_LOGIC¬U É·§ DQA6w§	 STD_LOGIC¬U É¸§ DQA7w§	 STD_LOGIC¬U É¹§ DQB0w§	 STD_LOGIC¬U Éº§ DQB1w§	 STD_LOGIC¬U É»§ DQB2w§	 STD_LOGIC¬U É¼§ DQB3w§	 STD_LOGIC¬U É½§ DQB4w§	 STD_LOGIC¬U É¾§ DQB5w§	 STD_LOGIC¬U É¿§ DQB6w§	 STD_LOGIC¬U ÉÀ§ DQB7w§	 STD_LOGIC¬U ÉÁ§ DQC0w§	 STD_LOGIC¬U ÉÂ§ DQC1w§	 STD_LOGIC¬U ÉÃ§ DQC2w§	 STD_LOGIC¬U ÉÄ§ DQC3w§	 STD_LOGIC¬U ÉÅ§ DQC4w§	 STD_LOGIC¬U ÉÆ§ DQC5w§	 STD_LOGIC¬U ÉÇ§ DQC6w§	 STD_LOGIC¬U ÉÈ§ DQC7w§	 STD_LOGIC¬U ÉÉ§ DQD0w§	 STD_LOGIC¬U ÉÊ§ DQD1w§	 STD_LOGIC¬U ÉË§ DQD2w§	 STD_LOGIC¬U ÉÌ§ DQD3w§	 STD_LOGIC¬U ÉÍ§ DQD4w§	 STD_LOGIC¬U ÉÎ§ DQD5w§	 STD_LOGIC¬U ÉÏ§ DQD6w§	 STD_LOGIC¬U ÉÐ§ DQD7w§	 STD_LOGIC¬UÉÑ ÉÒ*i ÉÓi§ PLL1ÉÔ,ÉÕ§ inclk0u§	 STD_LOGIC¬0 ÉÖ§ c0v§	 STD_LOGIC É×§ lockedv§	 STD_LOGICÉØ ÉÙ*i ÉÚi§ zbt_ctrl_topÉÛ+ÉÜ§ ASIZE§ INTEGER¯    ÉÝ§ BWSIZE§ INTEGER¯    ÉÞ§ DSIZE§ INTEGER¯     Éß§ FLOWTHROUGH§ INTEGER¯    Éà Éá,Éâ§ ADDRu§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éã§ ADDR_ADV_LD_Nu§	 STD_LOGIC Éä§ DATA_INu§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éå§ DMu§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éæ§ RD_WR_Nu§	 STD_LOGIC Éç§ RESET_Nu§	 STD_LOGIC Éè§ CLKu§	 STD_LOGIC Éé§ ADV_LD_Nv§	 STD_LOGIC Éê§ BW_Nv§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éë§ DATA_OUTv§ STD_LOGIC_VECTOR§ DSIZE¯   b¯     Éì§ RW_Nv§	 STD_LOGIC Éí§ SAv§ STD_LOGIC_VECTOR§ ASIZE¯   b¯     Éî§ DQw§ STD_LOGIC_VECTOR§ DSIZE¯   b¯    Éï Éð*i Éôp§
 adv_ld_n_m§	 STD_LOGIC Éõp§ clkzbt§	 STD_LOGIC Éöp§ locked§	 STD_LOGIC É÷p§ PLL_clk§	 STD_LOGIC Éøp§ rw_n_m§	 STD_LOGIC Éùp§ bw_n_m§ STD_LOGIC_VECTOR§ BWSIZE¯   b¯     Éúp§ sat§ STD_LOGIC_VECTOR§ ASIZE¯   b¯    § SA Éü)Êÿ   § BW_N§ bw_n_m É§ sat§ ADDR É§	 PLL1_inst§ PLL1É,6É§ c0§ PLL_clkÉ§ inclk0§ CLKÉ	§ locked§ lockedÉ
 É§ RW_N§ rw_n_m É§ ADV_LD_N§
 adv_ld_n_m É§ idt71v3556p§
 idt71v3556É,6É§ A0§ sat¯    É§ A1§ sat¯   É§ A10§ sat¯
   É§ A11§ sat¯   É§ A12§ sat¯   É§ A13§ sat¯   É§ A14§ sat¯   É§ A15§ sat¯   É§ A2§ sat¯   É§ A3§ sat¯   É§ A4§ sat¯   É§ A5§ sat¯   É§ A6§ sat¯   É§ A7§ sat¯   É § A8§ sat¯   É!§ A9§ sat¯	   É"§ ADV§
 adv_ld_n_mÉ#§ BWANeg§ bw_n_m¯    É$§ BWBNeg§ bw_n_m¯   É%§ BWCNeg§ bw_n_m¯   É&§ BWDNeg§ bw_n_m¯   É'§ CLK§ CLKÉ(§ DQA0§ DQ¯    É)§ DQA1§ DQ¯   É*§ DQA2§ DQ¯   É+§ DQA3§ DQ¯   É,§ DQA4§ DQ¯   É-§ DQA5§ DQ¯   É.§ DQA6§ DQ¯   É/§ DQA7§ DQ¯   É0§ DQB0§ DQ¯	   É1§ DQB1§ DQ¯
   É2§ DQB2§ DQ¯   É3§ DQB3§ DQ¯   É4§ DQB4§ DQ¯   É5§ DQB5§ DQ¯   É6§ DQB6§ DQ¯   É7§ DQB7§ DQ¯   É8§ DQC0§ DQ¯   É9§ DQC1§ DQ¯   É:§ DQC2§ DQ¯   É;§ DQC3§ DQ¯   É<§ DQC4§ DQ¯   É=§ DQC5§ DQ¯   É>§ DQC6§ DQ¯   É?§ DQC7§ DQ¯   É@§ DQD0§ DQ¯   ÉA§ DQD1§ DQ¯   ÉB§ DQD2§ DQ¯   ÉC§ DQD3§ DQ¯   ÉD§ DQD4§ DQ¯   ÉE§ DQD5§ DQ¯    ÉF§ DQD6§ DQ¯!   ÉG§ DQD7§ DQ¯"   ÉH§ R§ rw_n_mÉI ÉK§ zbt_ctrl_top_inst1§ zbt_ctrl_topÉL+6ÉM§ ASIZE§ ASIZEÉN§ BWSIZE§ BWSIZEÉO§ DSIZE§ DSIZEÉP§ FLOWTHROUGH§ FLOWTHROUGHÉQÉR,6ÉS§ ADDR§ ADDR§ ASIZE¯   b¯    ÉT§ ADDR_ADV_LD_N§ ADDR_ADV_LD_NÉU§ ADV_LD_N§ ADV_LD_NÉV§ BW_N§ BW_N§ BWSIZE¯   b¯    ÉW§ DATA_IN§ DATA_IN§ DSIZE¯   b¯    ÉX§ DATA_OUT§ DATA_OUT§ DSIZE¯   b¯    ÉY§ DM§ DM§ BWSIZE¯   b¯    ÉZ§ DQ§ DQ§ DSIZE¯   b¯    É[§ RD_WR_N§ RD_WR_NÉ\§ RESET_N§ RESET_NÉ]§ RW_N§ RW_NÉ^§ SA§ SA§ ASIZE¯   b¯    É_§ CLK§ PLL_clkÉ` Éc*§ RTL ª
V 000062 60 7 1556616504294 ./compile/top.vhd*top|21+RTL__opt
2