
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v
# synth_design -part xc7z020clg484-3 -top or1200_except -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top or1200_except -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49896 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 245699 ; free virtual = 314197
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'or1200_except' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v:556]
WARNING: [Synth 8-6014] Unused sequential element delayed_tee_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v:742]
WARNING: [Synth 8-6014] Unused sequential element extend_flush_last_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v:820]
WARNING: [Synth 8-6014] Unused sequential element delayed1_ex_dslot_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v:756]
WARNING: [Synth 8-6014] Unused sequential element delayed2_ex_dslot_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v:757]
INFO: [Synth 8-6155] done synthesizing module 'or1200_except' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v:556]
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_ack_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_err_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[12]
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[0]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[31]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[30]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[29]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[28]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[27]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[26]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[25]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[24]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[23]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[22]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[21]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[20]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[19]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[18]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[17]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[16]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[15]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[14]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[13]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[12]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[11]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[10]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[9]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[8]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[7]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[6]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[5]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[4]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[3]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[2]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[1]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 245354 ; free virtual = 313852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 245339 ; free virtual = 313838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 245339 ; free virtual = 313838
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_except'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "except_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_except'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 245288 ; free virtual = 313790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module or1200_except 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_ack_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_err_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[12]
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[0]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[31]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[30]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[29]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[28]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[27]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[26]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[25]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[24]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[23]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[22]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[21]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[20]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[19]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[18]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[17]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[16]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[15]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[14]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[13]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[12]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[11]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[10]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[9]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[8]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[7]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[6]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[5]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[4]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[3]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[2]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[1]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[0]
INFO: [Synth 8-3886] merging instance 'except_type_reg[0]' (FDRE) to 'except_type_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\except_type_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\except_type_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244823 ; free virtual = 313324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244810 ; free virtual = 313311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244806 ; free virtual = 313307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244706 ; free virtual = 313207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244705 ; free virtual = 313206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244704 ; free virtual = 313205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244704 ; free virtual = 313205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244702 ; free virtual = 313203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244702 ; free virtual = 313203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    17|
|3     |LUT3 |    72|
|4     |LUT4 |     5|
|5     |LUT5 |    57|
|6     |LUT6 |    18|
|7     |FDRE |   190|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   363|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244702 ; free virtual = 313203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244715 ; free virtual = 313216
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.316 ; gain = 286.680 ; free physical = 244724 ; free virtual = 313225
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.473 ; gain = 0.000 ; free physical = 244604 ; free virtual = 313105
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.473 ; gain = 373.934 ; free physical = 244659 ; free virtual = 313160
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.129 ; gain = 562.656 ; free physical = 243990 ; free virtual = 312492
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.129 ; gain = 0.000 ; free physical = 243994 ; free virtual = 312496
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.141 ; gain = 0.000 ; free physical = 243985 ; free virtual = 312486
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243919 ; free virtual = 312421

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243919 ; free virtual = 312421

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1062394dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243899 ; free virtual = 312403
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1062394dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243900 ; free virtual = 312405
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1062394dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243900 ; free virtual = 312404
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1062394dc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243900 ; free virtual = 312404
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1062394dc

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243893 ; free virtual = 312397
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1062394dc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243896 ; free virtual = 312400
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243896 ; free virtual = 312400
Ending Logic Optimization Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243895 ; free virtual = 312399

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243890 ; free virtual = 312394

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243890 ; free virtual = 312394

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243889 ; free virtual = 312393
Ending Netlist Obfuscation Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243889 ; free virtual = 312393
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2506.203 ; gain = 0.000 ; free physical = 243889 ; free virtual = 312393
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1062394dc
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module or1200_except ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.184 ; gain = 0.000 ; free physical = 243873 ; free virtual = 312375
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2522.184 ; gain = 0.000 ; free physical = 243858 ; free virtual = 312360
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.744 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2522.184 ; gain = 0.000 ; free physical = 243848 ; free virtual = 312351
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2707.359 ; gain = 185.176 ; free physical = 243851 ; free virtual = 312354
Power optimization passes: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2707.359 ; gain = 185.176 ; free physical = 243851 ; free virtual = 312354

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243857 ; free virtual = 312360


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design or1200_except ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 191
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243857 ; free virtual = 312359
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1062394dc
Power optimization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2707.359 ; gain = 201.156 ; free physical = 243863 ; free virtual = 312365
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27956040 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1062394dc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243888 ; free virtual = 312391
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1062394dc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243888 ; free virtual = 312391
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1062394dc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243887 ; free virtual = 312390
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1062394dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243886 ; free virtual = 312389
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243886 ; free virtual = 312388

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243886 ; free virtual = 312388
Ending Netlist Obfuscation Task | Checksum: 1062394dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243886 ; free virtual = 312388
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243827 ; free virtual = 312330
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb6f0dab

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243827 ; free virtual = 312330
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243827 ; free virtual = 312330

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c4078997

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243829 ; free virtual = 312333

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2df7c86

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243830 ; free virtual = 312334

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2df7c86

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243830 ; free virtual = 312333
Phase 1 Placer Initialization | Checksum: 1b2df7c86

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243830 ; free virtual = 312333

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 190b46bd3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243815 ; free virtual = 312318

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243767 ; free virtual = 312271

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 147902fb2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243767 ; free virtual = 312270
Phase 2 Global Placement | Checksum: 122a798a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243765 ; free virtual = 312269

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 122a798a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243764 ; free virtual = 312268

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10dc0c7cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243776 ; free virtual = 312280

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3a1324c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243776 ; free virtual = 312280

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1389fd22b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243776 ; free virtual = 312280

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 176f154e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243768 ; free virtual = 312271

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a628bcd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243768 ; free virtual = 312271

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10d281cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243768 ; free virtual = 312271
Phase 3 Detail Placement | Checksum: 10d281cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243767 ; free virtual = 312271

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ec8a29d6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ec8a29d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243769 ; free virtual = 312273
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.038. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c2ef3b19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243769 ; free virtual = 312273
Phase 4.1 Post Commit Optimization | Checksum: 1c2ef3b19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243769 ; free virtual = 312273

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2ef3b19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243771 ; free virtual = 312275

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c2ef3b19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243771 ; free virtual = 312275

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243771 ; free virtual = 312275
Phase 4.4 Final Placement Cleanup | Checksum: 14e4aef81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243771 ; free virtual = 312275
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e4aef81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243771 ; free virtual = 312275
Ending Placer Task | Checksum: 812fd579

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243783 ; free virtual = 312287
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243783 ; free virtual = 312287
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243756 ; free virtual = 312259
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243744 ; free virtual = 312248
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 243727 ; free virtual = 312232
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3b33d39d ConstDB: 0 ShapeSum: 45fc01dc RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "id_freeze" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id_freeze". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_freeze" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_freeze". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "du_dsr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_trap" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_trap". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_dbuserr" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_dbuserr". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_dtlbmiss" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_dtlbmiss". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_illegal" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_illegal". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_immufault" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_immufault". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_ibuserr" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_ibuserr". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_void" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_void". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "branch_taken" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "branch_taken". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_align" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_align". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_range" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_range". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_syscall" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_syscall". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_dmmufault" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_dmmufault". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_itlbmiss" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_itlbmiss". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr_we" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr_we". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "icpu_ack_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "icpu_ack_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "genpc_freeze" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "genpc_freeze". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "icpu_err_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "icpu_err_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pc_we" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pc_we". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "epcr_we" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "epcr_we". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_int" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_int". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_pc[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_pc[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "if_stall" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "if_stall". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "to_sr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "to_sr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_tick" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_tick". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 109d8c896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245979 ; free virtual = 314483
Post Restoration Checksum: NetGraph: ad781187 NumContArr: 5c60b70f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109d8c896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245993 ; free virtual = 314497

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109d8c896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245954 ; free virtual = 314458

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109d8c896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245953 ; free virtual = 314457
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9d12b0ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245945 ; free virtual = 314449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.308  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 2 Router Initialization | Checksum: d905b213

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245945 ; free virtual = 314449

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cad785a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245843 ; free virtual = 314347

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.486  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 166aaa745

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245823 ; free virtual = 314326
Phase 4 Rip-up And Reroute | Checksum: 166aaa745

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245823 ; free virtual = 314326

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 166aaa745

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245823 ; free virtual = 314326

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 166aaa745

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245823 ; free virtual = 314326
Phase 5 Delay and Skew Optimization | Checksum: 166aaa745

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245823 ; free virtual = 314326

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1006937ce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245821 ; free virtual = 314325
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.486  | TNS=0.000  | WHS=0.126  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1006937ce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245821 ; free virtual = 314325
Phase 6 Post Hold Fix | Checksum: 1006937ce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245821 ; free virtual = 314325

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0157399 %
  Global Horizontal Routing Utilization  = 0.0216362 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 141e83934

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245819 ; free virtual = 314323

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 141e83934

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245818 ; free virtual = 314322

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1371e634e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245817 ; free virtual = 314321

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.486  | TNS=0.000  | WHS=0.126  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1371e634e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245817 ; free virtual = 314321
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245848 ; free virtual = 314351

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245847 ; free virtual = 314351
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245846 ; free virtual = 314350
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245839 ; free virtual = 314344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.359 ; gain = 0.000 ; free physical = 245915 ; free virtual = 314420
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.809 ; gain = 0.000 ; free physical = 245970 ; free virtual = 314471
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:15:31 2022...
