

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 13:03:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2686|  2686|  2686|  2686|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |   400|   400|        50|          -|          -|     8|    no    |
        | + Loop 1.1      |    48|    48|         6|          -|          -|     8|    no    |
        |- Loop 2         |  1132|  1132|       283|          -|          -|     4|    no    |
        | + Loop 2.1      |   140|   140|        35|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |    16|    16|         4|          -|          -|     4|    no    |
        |  ++ Loop 2.1.2  |    16|    16|         4|          -|          -|     4|    no    |
        | + Loop 2.2      |   140|   140|        35|          -|          -|     4|    no    |
        |  ++ Loop 2.2.1  |    16|    16|         4|          -|          -|     4|    no    |
        |  ++ Loop 2.2.2  |    16|    16|         4|          -|          -|     4|    no    |
        |- Loop 3         |  1004|  1004|       251|          -|          -|     4|    no    |
        | + Loop 3.1      |   124|   124|        31|          -|          -|     4|    no    |
        |  ++ Loop 3.1.1  |    12|    12|         3|          -|          -|     4|    no    |
        |  ++ Loop 3.1.2  |    12|    12|         3|          -|          -|     4|    no    |
        | + Loop 3.2      |   124|   124|        31|          -|          -|     4|    no    |
        |  ++ Loop 3.2.1  |    12|    12|         3|          -|          -|     4|    no    |
        |  ++ Loop 3.2.2  |    12|    12|         3|          -|          -|     4|    no    |
        |- Loop 4         |   144|   144|        18|          -|          -|     8|    no    |
        | + Loop 4.1      |    16|    16|         2|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     72|       0|   2308|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |       20|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1208|    -|
|Register         |        -|      -|    1050|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|     72|    1086|   3556|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|     20|   ~0   |      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_0_0_V_U  |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |tmp_0_1_V_U  |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |tmp_1_0_V_U  |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |tmp_1_1_V_U  |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_0_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_0_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_0_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_0_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_1_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_1_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C_0_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C_0_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C_1_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C_1_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |D_0_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |D_0_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |D_1_0_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |D_1_1_V_U    |kernel_tmp_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    +-------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                  |       20|  0|   0|    0|   320|  640|    20|        10240|
    +-------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_10_fu_1507_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_11_fu_2114_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_12_fu_2090_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_13_fu_2096_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_14_fu_1964_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_15_fu_1970_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_16_fu_1718_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_17_fu_1724_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_18_fu_2185_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_19_fu_2191_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_1_fu_1408_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_1414_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_2025_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_1893_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_1869_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_1875_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_1625_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_8_fu_1631_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_9_fu_1501_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_1804_p2        |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_1_fu_1641_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_2_fu_1517_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_3_fu_1734_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_fu_1424_p2        |     *    |      3|  0|  20|          32|          32|
    |add_ln215_10_fu_1918_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_11_fu_1941_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_12_fu_1672_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_13_fu_1695_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_14_fu_2139_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_15_fu_2162_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_1_fu_1391_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_2_fu_1829_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_3_fu_1852_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_4_fu_1585_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_5_fu_1608_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_6_fu_1455_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_7_fu_1478_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_8_fu_2050_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_9_fu_2073_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_fu_1368_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln321_1_fu_1261_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln321_2_fu_1337_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln321_3_fu_1548_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln321_4_fu_2281_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln321_5_fu_2304_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln321_fu_1229_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln47_fu_1559_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln50_1_fu_1712_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln50_fu_1495_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln55_1_fu_1619_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln55_2_fu_1489_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln55_3_fu_1706_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln55_fu_1402_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln65_fu_2019_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln68_1_fu_2179_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln68_fu_1958_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln700_10_fu_1976_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_11_fu_1982_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_12_fu_1730_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_13_fu_1739_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_14_fu_2197_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_15_fu_2203_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_1_fu_1429_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_1881_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_1887_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_1637_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_1646_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_1513_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln700_7_fu_1522_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln700_8_fu_2102_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_9_fu_2108_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_1420_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln71_1_fu_2008_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln71_fu_1793_p2         |     +    |      0|  0|  15|           6|           6|
    |add_ln75_1_fu_2084_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln75_2_fu_1952_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln75_3_fu_2173_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln75_fu_1863_p2         |     +    |      0|  0|  12|           4|           2|
    |i0_1_fu_2215_p2             |     +    |      0|  0|  12|           4|           1|
    |i0_fu_1169_p2               |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_1219_p2             |     +    |      0|  0|  12|           4|           1|
    |j0_fu_2271_p2               |     +    |      0|  0|  12|           4|           1|
    |and_ln321_1_fu_2345_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln321_fu_2341_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_fu_1163_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln36_fu_1213_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln47_fu_1289_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln50_1_fu_1528_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln50_fu_1317_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln55_1_fu_1565_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln55_2_fu_1435_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln55_3_fu_1652_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln55_fu_1348_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln65_fu_1745_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln68_1_fu_1988_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln68_fu_1773_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln75_1_fu_2030_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln75_2_fu_1898_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln75_3_fu_2119_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln75_fu_1809_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln85_fu_2209_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln88_fu_2265_p2        |   icmp   |      0|  0|  11|           4|           5|
    |A_int_V_d0                  |  select  |      0|  0|  32|           1|          32|
    |B_int_V_d0                  |  select  |      0|  0|  32|           1|          32|
    |C_int_V_d0                  |  select  |      0|  0|  32|           1|          32|
    |D_int_V_d0                  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_10_fu_2429_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_12_fu_2445_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_13_fu_2453_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_1_fu_2357_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln321_3_fu_2373_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln321_4_fu_2381_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln321_6_fu_2397_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln321_7_fu_2405_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln321_9_fu_2421_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln321_fu_2349_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_int_V_d0                |  select  |      0|  0|  32|           1|          32|
    |xor_ln321_fu_2259_p2        |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |     72|  0|2308|        1590|        2034|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |A_0_0_V_address0     |   27|          5|    4|         20|
    |A_0_1_V_address0     |   27|          5|    4|         20|
    |A_1_0_V_address0     |   27|          5|    4|         20|
    |A_1_1_V_address0     |   27|          5|    4|         20|
    |A_int_V_address0     |   15|          3|    6|         18|
    |B_0_0_V_address0     |   27|          5|    4|         20|
    |B_0_1_V_address0     |   27|          5|    4|         20|
    |B_1_0_V_address0     |   27|          5|    4|         20|
    |B_1_1_V_address0     |   27|          5|    4|         20|
    |B_int_V_address0     |   15|          3|    6|         18|
    |C_0_0_V_address0     |   27|          5|    4|         20|
    |C_0_1_V_address0     |   27|          5|    4|         20|
    |C_1_0_V_address0     |   27|          5|    4|         20|
    |C_1_1_V_address0     |   27|          5|    4|         20|
    |C_int_V_address0     |   15|          3|    6|         18|
    |D_0_0_V_address0     |   27|          5|    4|         20|
    |D_0_0_V_d0           |   21|          4|   32|        128|
    |D_0_1_V_address0     |   21|          4|    4|         16|
    |D_0_1_V_d0           |   21|          4|   32|        128|
    |D_1_0_V_address0     |   27|          5|    4|         20|
    |D_1_0_V_d0           |   21|          4|   32|        128|
    |D_1_1_V_address0     |   21|          4|    4|         16|
    |D_1_1_V_d0           |   21|          4|   32|        128|
    |D_int_V_address0     |   15|          3|    6|         18|
    |ap_NS_fsm            |  241|         56|    1|         56|
    |i020_0_reg_1141      |    9|          2|    4|          8|
    |i0_0_reg_959         |    9|          2|    4|          8|
    |i1_0_0_reg_1061      |    9|          2|    4|          8|
    |i_0_0_reg_981        |    9|          2|    4|          8|
    |j021_0_reg_1152      |    9|          2|    4|          8|
    |j0_0_reg_970         |    9|          2|    4|          8|
    |j1_0_0_0_reg_1073    |    9|          2|    4|          8|
    |j1_0_1_0_reg_1107    |    9|          2|    4|          8|
    |j_0_0_0_reg_993      |    9|          2|    4|          8|
    |j_0_1_0_reg_1027     |    9|          2|    4|          8|
    |k1_0_0_0_0_reg_1085  |    9|          2|    4|          8|
    |k1_0_0_1_0_reg_1096  |    9|          2|    4|          8|
    |k1_0_1_0_0_reg_1119  |    9|          2|    4|          8|
    |k1_0_1_1_0_reg_1130  |    9|          2|    4|          8|
    |k_0_0_0_0_reg_1005   |    9|          2|    4|          8|
    |k_0_0_1_0_reg_1016   |    9|          2|    4|          8|
    |k_0_1_0_0_reg_1039   |    9|          2|    4|          8|
    |k_0_1_1_0_reg_1050   |    9|          2|    4|          8|
    |tmp_0_0_V_address0   |   38|          7|    4|         28|
    |tmp_0_0_V_d0         |   21|          4|   32|        128|
    |tmp_0_1_V_address0   |   33|          6|    4|         24|
    |tmp_0_1_V_d0         |   21|          4|   32|        128|
    |tmp_1_0_V_address0   |   38|          7|    4|         28|
    |tmp_1_0_V_d0         |   21|          4|   32|        128|
    |tmp_1_1_V_address0   |   33|          6|    4|         24|
    |tmp_1_1_V_d0         |   21|          4|   32|        128|
    |tmp_int_V_address0   |   15|          3|    6|         18|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 1208|        243|  439|       1730|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |B_0_0_V_addr_1_reg_2563    |   4|   0|    4|          0|
    |B_0_1_V_addr_reg_2568      |   4|   0|    4|          0|
    |B_1_0_V_addr_1_reg_2573    |   4|   0|    4|          0|
    |B_1_1_V_addr_reg_2578      |   4|   0|    4|          0|
    |B_int_V_addr_reg_2519      |   6|   0|    6|          0|
    |C_0_0_V_addr_2_reg_2583    |   4|   0|    4|          0|
    |C_0_1_V_addr_2_reg_2588    |   4|   0|    4|          0|
    |C_1_0_V_addr_2_reg_2593    |   4|   0|    4|          0|
    |C_1_1_V_addr_2_reg_2598    |   4|   0|    4|          0|
    |C_int_V_addr_reg_2524      |   6|   0|    6|          0|
    |D_0_0_V_addr_2_reg_2603    |   4|   0|    4|          0|
    |D_0_0_V_addr_reg_2899      |   4|   0|    4|          0|
    |D_0_0_V_load_reg_2909      |  32|   0|   32|          0|
    |D_0_1_V_addr_2_reg_2608    |   4|   0|    4|          0|
    |D_0_1_V_addr_reg_2904      |   4|   0|    4|          0|
    |D_0_1_V_load_reg_2947      |  32|   0|   32|          0|
    |D_1_0_V_addr_2_reg_2613    |   4|   0|    4|          0|
    |D_1_0_V_addr_reg_2999      |   4|   0|    4|          0|
    |D_1_0_V_load_reg_3014      |  32|   0|   32|          0|
    |D_1_1_V_addr_2_reg_2618    |   4|   0|    4|          0|
    |D_1_1_V_addr_reg_3004      |   4|   0|    4|          0|
    |D_int_V_addr_reg_2529      |   6|   0|    6|          0|
    |add_ln321_1_reg_2538       |   6|   0|    6|          0|
    |add_ln321_4_reg_3136       |   8|   0|    8|          0|
    |add_ln55_1_reg_2801        |   4|   0|    4|          0|
    |add_ln55_2_reg_2729        |   4|   0|    4|          0|
    |add_ln55_3_reg_2844        |   4|   0|    4|          0|
    |add_ln55_reg_2686          |   4|   0|    4|          0|
    |add_ln700_11_reg_2985      |  32|   0|   32|          0|
    |add_ln700_15_reg_3090      |  32|   0|   32|          0|
    |add_ln700_3_reg_2942       |  32|   0|   32|          0|
    |add_ln700_9_reg_3047       |  32|   0|   32|          0|
    |add_ln75_1_reg_3042        |   4|   0|    4|          0|
    |add_ln75_2_reg_2975        |   4|   0|    4|          0|
    |add_ln75_3_reg_3080        |   4|   0|    4|          0|
    |add_ln75_reg_2937          |   4|   0|    4|          0|
    |alpha_int_V_load_reg_2623  |  32|   0|   32|          0|
    |ap_CS_fsm                  |  55|   0|   55|          0|
    |beta_int_V_load_reg_2869   |  32|   0|   32|          0|
    |i020_0_reg_1141            |   4|   0|    4|          0|
    |i0_0_reg_959               |   4|   0|    4|          0|
    |i0_1_reg_3098              |   4|   0|    4|          0|
    |i0_reg_2482                |   4|   0|    4|          0|
    |i1_0_0_reg_1061            |   4|   0|    4|          0|
    |i_0_0_reg_981              |   4|   0|    4|          0|
    |j021_0_reg_1152            |   4|   0|    4|          0|
    |j0_0_reg_970               |   4|   0|    4|          0|
    |j0_1_reg_2504              |   4|   0|    4|          0|
    |j0_reg_3131                |   4|   0|    4|          0|
    |j1_0_0_0_reg_1073          |   4|   0|    4|          0|
    |j1_0_1_0_reg_1107          |   4|   0|    4|          0|
    |j_0_0_0_reg_993            |   4|   0|    4|          0|
    |j_0_1_0_reg_1027           |   4|   0|    4|          0|
    |k1_0_0_0_0_reg_1085        |   4|   0|    4|          0|
    |k1_0_0_1_0_reg_1096        |   4|   0|    4|          0|
    |k1_0_1_0_0_reg_1119        |   4|   0|    4|          0|
    |k1_0_1_1_0_reg_1130        |   4|   0|    4|          0|
    |k_0_0_0_0_reg_1005         |   4|   0|    4|          0|
    |k_0_0_1_0_reg_1016         |   4|   0|    4|          0|
    |k_0_1_0_0_reg_1039         |   4|   0|    4|          0|
    |k_0_1_1_0_reg_1050         |   4|   0|    4|          0|
    |mul_ln209_10_reg_2744      |  32|   0|   32|          0|
    |mul_ln209_11_reg_3052      |  32|   0|   32|          0|
    |mul_ln209_16_reg_2854      |  32|   0|   32|          0|
    |mul_ln209_17_reg_2859      |  32|   0|   32|          0|
    |mul_ln209_1_reg_2691       |  32|   0|   32|          0|
    |mul_ln209_2_reg_2696       |  32|   0|   32|          0|
    |mul_ln209_7_reg_2806       |  32|   0|   32|          0|
    |mul_ln209_8_reg_2811       |  32|   0|   32|          0|
    |mul_ln209_9_reg_2739       |  32|   0|   32|          0|
    |mul_ln700_1_reg_2816       |  32|   0|   32|          0|
    |mul_ln700_2_reg_2749       |  32|   0|   32|          0|
    |mul_ln700_3_reg_2864       |  32|   0|   32|          0|
    |mul_ln700_reg_2701         |  32|   0|   32|          0|
    |tmp_0_0_V_addr_4_reg_2543  |   4|   0|    4|          0|
    |tmp_0_0_V_addr_reg_2653    |   4|   0|    4|          0|
    |tmp_0_1_V_addr_4_reg_2548  |   4|   0|    4|          0|
    |tmp_0_1_V_addr_reg_2658    |   4|   0|    4|          0|
    |tmp_1_0_V_addr_4_reg_2553  |   4|   0|    4|          0|
    |tmp_1_0_V_addr_reg_2763    |   4|   0|    4|          0|
    |tmp_1_1_V_addr_4_reg_2558  |   4|   0|    4|          0|
    |tmp_1_1_V_addr_reg_2768    |   4|   0|    4|          0|
    |tmp_int_V_addr_reg_2509    |   6|   0|    6|          0|
    |trunc_ln321_1_reg_2534     |   1|   0|    1|          0|
    |trunc_ln321_2_reg_3108     |   1|   0|    1|          0|
    |trunc_ln321_3_reg_3141     |   1|   0|    1|          0|
    |trunc_ln321_reg_2492       |   1|   0|    1|          0|
    |xor_ln321_reg_3123         |   1|   0|    1|          0|
    |zext_ln321_5_reg_2647      |   3|   0|    6|          3|
    |zext_ln321_7_reg_3103      |   4|   0|    8|          4|
    |zext_ln321_8_reg_3118      |   3|   0|    6|          3|
    |zext_ln321_9_reg_2757      |   3|   0|    6|          3|
    |zext_ln321_reg_2487        |   4|   0|    8|          4|
    |zext_ln36_reg_2496         |   3|   0|    6|          3|
    |zext_ln50_reg_2634         |   3|   0|    6|          3|
    |zext_ln68_reg_2880         |   3|   0|    6|          3|
    |zext_ln71_2_reg_2993       |   3|   0|    6|          3|
    |zext_ln71_reg_2893         |   3|   0|    6|          3|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1050|   0| 1082|         32|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|tmp_int_V_address0     | out |    6|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_ce0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_we0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_d0           | out |   32|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_q0           |  in |   32|  ap_memory |   tmp_int_V  |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    6|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_we0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_d0             | out |   32|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
|C_int_V_address0       | out |    6|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|D_int_V_address0       | out |    6|  ap_memory |    D_int_V   |     array    |
|D_int_V_ce0            | out |    1|  ap_memory |    D_int_V   |     array    |
|D_int_V_we0            | out |    1|  ap_memory |    D_int_V   |     array    |
|D_int_V_d0             | out |   32|  ap_memory |    D_int_V   |     array    |
|D_int_V_q0             |  in |   32|  ap_memory |    D_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

