# RISC-V-SoC-Tapeout-VSD

This repository documents my journey through the process of converting RTL design to GDSII format. Each week's progress and tasks are documented in their respective directories.

## Table of Contents

* [Week 0: Tool Setup and Familiarization](#week-0-tool-setup-and-familiarization)

*(More weeks to be added as the project progresses)*

---

## Week 0: Tool Setup and Familiarization

This week focuses on setting up the necessary tools and environment for the RTL to GDSII flow. The main objectives are:

* Installation and configuration of open-source EDA tools.
* Familiarization with the basic workflow and commands.
* Running a sample design to verify the setup.

[Link to Week 0 README](./Week0.md)

---
