-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv24_FFFF8D : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110001101";
    constant ap_const_lv24_FFFE65 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111001100101";
    constant ap_const_lv24_14D : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000101001101";
    constant ap_const_lv24_FFFEC8 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111011001000";
    constant ap_const_lv24_FFFF23 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111100100011";
    constant ap_const_lv24_153 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000101010011";
    constant ap_const_lv24_119 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100011001";
    constant ap_const_lv24_FFFE8B : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111010001011";
    constant ap_const_lv24_FFFEB1 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111010110001";
    constant ap_const_lv24_10F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100001111";
    constant ap_const_lv24_FFFE83 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111010000011";
    constant ap_const_lv24_FFFF1E : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111100011110";
    constant ap_const_lv24_FFFF33 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111100110011";
    constant ap_const_lv24_FFFE0A : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111000001010";
    constant ap_const_lv24_FFFFB1 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110001";
    constant ap_const_lv24_FFFE99 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111010011001";
    constant ap_const_lv24_13E : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100111110";
    constant ap_const_lv24_FFFE7A : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111001111010";
    constant ap_const_lv24_B1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010110001";
    constant ap_const_lv24_E9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000011101001";
    constant ap_const_lv24_FFFEDC : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111011011100";
    constant ap_const_lv24_14F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000101001111";
    constant ap_const_lv24_FFFE81 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111010000001";
    constant ap_const_lv24_FFFE7D : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111001111101";
    constant ap_const_lv24_164 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000101100100";
    constant ap_const_lv24_13A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100111010";
    constant ap_const_lv24_FFFF05 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111100000101";
    constant ap_const_lv24_CE : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000011001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal mul_ln73_fu_218_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln42_974_fu_219_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_873_fu_3718_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_974_fu_219_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_976_fu_220_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_874_fu_3744_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_976_fu_220_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_991_fu_221_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_506_fu_3971_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_991_fu_221_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_982_fu_222_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_876_fu_3852_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_982_fu_222_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln42_972_fu_223_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_fu_3692_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_972_fu_223_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_994_fu_224_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_881_fu_4054_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_994_fu_224_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_986_fu_225_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_878_fu_3904_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_986_fu_225_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_985_fu_226_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_877_fu_3878_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_985_fu_226_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_996_fu_227_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_882_fu_4080_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_996_fu_227_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_975_fu_228_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_975_fu_228_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_988_fu_229_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln42_990_fu_230_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_879_fu_3945_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_990_fu_230_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln42_979_fu_231_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln73_859_fu_233_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_859_fu_233_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln42_980_fu_234_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_875_fu_3811_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_980_fu_234_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_984_fu_235_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_984_fu_235_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_fu_236_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_fu_236_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_992_fu_237_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln42_983_fu_238_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_983_fu_238_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln42_993_fu_239_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_993_fu_239_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_973_fu_240_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_973_fu_240_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_995_fu_241_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_995_fu_241_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_977_fu_242_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_fu_3770_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_977_fu_242_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_981_fu_243_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_981_fu_243_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_987_fu_244_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_987_fu_244_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_978_fu_245_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_978_fu_245_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln42_989_fu_246_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_989_fu_246_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln42_fu_236_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_972_fu_223_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_973_fu_240_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_974_fu_219_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_975_fu_228_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_976_fu_220_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_977_fu_242_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_978_fu_245_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_979_fu_231_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_980_fu_234_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_981_fu_243_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln73_fu_218_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_982_fu_222_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_983_fu_238_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_984_fu_235_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_985_fu_226_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_986_fu_225_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_987_fu_244_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_988_fu_229_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_989_fu_246_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_990_fu_230_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_991_fu_221_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln73_859_fu_233_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_992_fu_237_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln_fu_4012_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_4012_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln73_s_fu_4026_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln73_s_fu_4026_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln73_fu_4020_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln73_880_fu_4034_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln73_390_fu_4038_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln73_881_fu_4054_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_993_fu_239_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_994_fu_224_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_995_fu_241_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln42_996_fu_227_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln42_3_fu_3734_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_1_fu_3708_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_8_fu_3801_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_s_fu_3827_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2271_fu_4112_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_5_fu_3760_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2272_fu_4118_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_fu_4106_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_14_fu_3894_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_16_fu_3920_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2274_fu_4130_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_12_fu_3868_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_22_fu_4002_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_25_fu_4070_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2276_fu_4142_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_19_fu_3961_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2277_fu_4148_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2275_fu_4136_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2278_fu_4154_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2273_fu_4124_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_17_fu_3935_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_6_fu_3776_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_23_fu_4044_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_26_fu_4086_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2281_fu_4172_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_20_fu_3977_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2282_fu_4178_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2280_fu_4166_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_fu_3698_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_4_fu_3750_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2284_fu_4190_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_2_fu_3724_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_9_fu_3817_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_10_fu_3842_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2286_fu_4202_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_7_fu_3786_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2287_fu_4208_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2285_fu_4196_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_13_fu_3884_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_15_fu_3910_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2289_fu_4220_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_11_fu_3858_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_18_fu_3951_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_21_fu_3987_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_24_fu_4060_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_27_fu_4096_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2292_fu_4238_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2291_fu_4232_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2293_fu_4244_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2290_fu_4226_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2294_fu_4250_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_2288_fu_4214_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_fu_4184_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_47_fu_4256_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_48_fu_4160_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln111_fu_4262_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln111_47_fu_4266_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln111_48_fu_4270_p1 : STD_LOGIC_VECTOR (15 downto 0);

    component myproject_mul_16s_8s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_16s_10s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_16s_10ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_16s_9s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_16s_9ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    mul_16s_8s_24_1_1_U2079 : component myproject_mul_16s_8s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => data_6_val,
        din1 => mul_ln73_fu_218_p1,
        dout => mul_ln73_fu_218_p2);

    mul_16s_10s_24_1_1_U2080 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_974_fu_219_p0,
        din1 => mul_ln42_974_fu_219_p1,
        dout => mul_ln42_974_fu_219_p2);

    mul_16s_10ns_24_1_1_U2081 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_976_fu_220_p0,
        din1 => mul_ln42_976_fu_220_p1,
        dout => mul_ln42_976_fu_220_p2);

    mul_16s_10s_24_1_1_U2082 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_991_fu_221_p0,
        din1 => mul_ln42_991_fu_221_p1,
        dout => mul_ln42_991_fu_221_p2);

    mul_16s_9s_24_1_1_U2083 : component myproject_mul_16s_9s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_982_fu_222_p0,
        din1 => mul_ln42_982_fu_222_p1,
        dout => mul_ln42_982_fu_222_p2);

    mul_16s_10ns_24_1_1_U2084 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_972_fu_223_p0,
        din1 => mul_ln42_972_fu_223_p1,
        dout => mul_ln42_972_fu_223_p2);

    mul_16s_10ns_24_1_1_U2085 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_994_fu_224_p0,
        din1 => mul_ln42_994_fu_224_p1,
        dout => mul_ln42_994_fu_224_p2);

    mul_16s_10s_24_1_1_U2086 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_986_fu_225_p0,
        din1 => mul_ln42_986_fu_225_p1,
        dout => mul_ln42_986_fu_225_p2);

    mul_16s_10s_24_1_1_U2087 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_985_fu_226_p0,
        din1 => mul_ln42_985_fu_226_p1,
        dout => mul_ln42_985_fu_226_p2);

    mul_16s_10ns_24_1_1_U2088 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_996_fu_227_p0,
        din1 => mul_ln42_996_fu_227_p1,
        dout => mul_ln42_996_fu_227_p2);

    mul_16s_10s_24_1_1_U2089 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_975_fu_228_p0,
        din1 => mul_ln42_975_fu_228_p1,
        dout => mul_ln42_975_fu_228_p2);

    mul_16s_9s_24_1_1_U2090 : component myproject_mul_16s_9s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => data_10_val,
        din1 => mul_ln42_988_fu_229_p1,
        dout => mul_ln42_988_fu_229_p2);

    mul_16s_9s_24_1_1_U2091 : component myproject_mul_16s_9s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_990_fu_230_p0,
        din1 => mul_ln42_990_fu_230_p1,
        dout => mul_ln42_990_fu_230_p2);

    mul_16s_10s_24_1_1_U2092 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => data_4_val,
        din1 => mul_ln42_979_fu_231_p1,
        dout => mul_ln42_979_fu_231_p2);

    mul_16s_8s_24_1_1_U2093 : component myproject_mul_16s_8s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln73_859_fu_233_p0,
        din1 => mul_ln73_859_fu_233_p1,
        dout => mul_ln73_859_fu_233_p2);

    mul_16s_10s_24_1_1_U2094 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_980_fu_234_p0,
        din1 => mul_ln42_980_fu_234_p1,
        dout => mul_ln42_980_fu_234_p2);

    mul_16s_10ns_24_1_1_U2095 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_984_fu_235_p0,
        din1 => mul_ln42_984_fu_235_p1,
        dout => mul_ln42_984_fu_235_p2);

    mul_16s_10s_24_1_1_U2096 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_fu_236_p0,
        din1 => mul_ln42_fu_236_p1,
        dout => mul_ln42_fu_236_p2);

    mul_16s_9ns_24_1_1_U2097 : component myproject_mul_16s_9ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => data_13_val,
        din1 => mul_ln42_992_fu_237_p1,
        dout => mul_ln42_992_fu_237_p2);

    mul_16s_9ns_24_1_1_U2098 : component myproject_mul_16s_9ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_983_fu_238_p0,
        din1 => mul_ln42_983_fu_238_p1,
        dout => mul_ln42_983_fu_238_p2);

    mul_16s_10s_24_1_1_U2099 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_993_fu_239_p0,
        din1 => mul_ln42_993_fu_239_p1,
        dout => mul_ln42_993_fu_239_p2);

    mul_16s_10ns_24_1_1_U2100 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_973_fu_240_p0,
        din1 => mul_ln42_973_fu_240_p1,
        dout => mul_ln42_973_fu_240_p2);

    mul_16s_10s_24_1_1_U2101 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_995_fu_241_p0,
        din1 => mul_ln42_995_fu_241_p1,
        dout => mul_ln42_995_fu_241_p2);

    mul_16s_10s_24_1_1_U2102 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_977_fu_242_p0,
        din1 => mul_ln42_977_fu_242_p1,
        dout => mul_ln42_977_fu_242_p2);

    mul_16s_10ns_24_1_1_U2103 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_981_fu_243_p0,
        din1 => mul_ln42_981_fu_243_p1,
        dout => mul_ln42_981_fu_243_p2);

    mul_16s_10ns_24_1_1_U2104 : component myproject_mul_16s_10ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_987_fu_244_p0,
        din1 => mul_ln42_987_fu_244_p1,
        dout => mul_ln42_987_fu_244_p2);

    mul_16s_9s_24_1_1_U2105 : component myproject_mul_16s_9s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_978_fu_245_p0,
        din1 => mul_ln42_978_fu_245_p1,
        dout => mul_ln42_978_fu_245_p2);

    mul_16s_9ns_24_1_1_U2106 : component myproject_mul_16s_9ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln42_989_fu_246_p0,
        din1 => mul_ln42_989_fu_246_p1,
        dout => mul_ln42_989_fu_246_p2);




    add_ln58_2271_fu_4112_p2 <= std_logic_vector(unsigned(trunc_ln42_8_fu_3801_p4) + unsigned(trunc_ln42_s_fu_3827_p4));
    add_ln58_2272_fu_4118_p2 <= std_logic_vector(unsigned(add_ln58_2271_fu_4112_p2) + unsigned(trunc_ln42_5_fu_3760_p4));
    add_ln58_2273_fu_4124_p2 <= std_logic_vector(unsigned(add_ln58_2272_fu_4118_p2) + unsigned(add_ln58_fu_4106_p2));
    add_ln58_2274_fu_4130_p2 <= std_logic_vector(unsigned(trunc_ln42_14_fu_3894_p4) + unsigned(trunc_ln42_16_fu_3920_p4));
    add_ln58_2275_fu_4136_p2 <= std_logic_vector(unsigned(add_ln58_2274_fu_4130_p2) + unsigned(trunc_ln42_12_fu_3868_p4));
    add_ln58_2276_fu_4142_p2 <= std_logic_vector(unsigned(trunc_ln42_22_fu_4002_p4) + unsigned(trunc_ln42_25_fu_4070_p4));
    add_ln58_2277_fu_4148_p2 <= std_logic_vector(unsigned(add_ln58_2276_fu_4142_p2) + unsigned(trunc_ln42_19_fu_3961_p4));
    add_ln58_2278_fu_4154_p2 <= std_logic_vector(unsigned(add_ln58_2277_fu_4148_p2) + unsigned(add_ln58_2275_fu_4136_p2));
    add_ln58_2280_fu_4166_p2 <= std_logic_vector(unsigned(trunc_ln42_17_fu_3935_p4) + unsigned(trunc_ln42_6_fu_3776_p4));
    add_ln58_2281_fu_4172_p2 <= std_logic_vector(unsigned(trunc_ln42_23_fu_4044_p4) + unsigned(trunc_ln42_26_fu_4086_p4));
    add_ln58_2282_fu_4178_p2 <= std_logic_vector(unsigned(add_ln58_2281_fu_4172_p2) + unsigned(trunc_ln42_20_fu_3977_p4));
    add_ln58_2284_fu_4190_p2 <= std_logic_vector(unsigned(trunc_ln_fu_3698_p4) + unsigned(trunc_ln42_4_fu_3750_p4));
    add_ln58_2285_fu_4196_p2 <= std_logic_vector(unsigned(add_ln58_2284_fu_4190_p2) + unsigned(trunc_ln42_2_fu_3724_p4));
    add_ln58_2286_fu_4202_p2 <= std_logic_vector(unsigned(trunc_ln42_9_fu_3817_p4) + unsigned(trunc_ln42_10_fu_3842_p4));
    add_ln58_2287_fu_4208_p2 <= std_logic_vector(unsigned(add_ln58_2286_fu_4202_p2) + unsigned(trunc_ln42_7_fu_3786_p4));
    add_ln58_2288_fu_4214_p2 <= std_logic_vector(unsigned(add_ln58_2287_fu_4208_p2) + unsigned(add_ln58_2285_fu_4196_p2));
    add_ln58_2289_fu_4220_p2 <= std_logic_vector(unsigned(trunc_ln42_13_fu_3884_p4) + unsigned(trunc_ln42_15_fu_3910_p4));
    add_ln58_2290_fu_4226_p2 <= std_logic_vector(unsigned(add_ln58_2289_fu_4220_p2) + unsigned(trunc_ln42_11_fu_3858_p4));
    add_ln58_2291_fu_4232_p2 <= std_logic_vector(unsigned(trunc_ln42_18_fu_3951_p4) + unsigned(trunc_ln42_21_fu_3987_p4));
    add_ln58_2292_fu_4238_p2 <= std_logic_vector(unsigned(trunc_ln42_24_fu_4060_p4) + unsigned(trunc_ln42_27_fu_4096_p4));
    add_ln58_2293_fu_4244_p2 <= std_logic_vector(unsigned(add_ln58_2292_fu_4238_p2) + unsigned(add_ln58_2291_fu_4232_p2));
    add_ln58_2294_fu_4250_p2 <= std_logic_vector(unsigned(add_ln58_2293_fu_4244_p2) + unsigned(add_ln58_2290_fu_4226_p2));
    add_ln58_fu_4106_p2 <= std_logic_vector(unsigned(trunc_ln42_3_fu_3734_p4) + unsigned(trunc_ln42_1_fu_3708_p4));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= sext_ln111_fu_4262_p1;
    ap_return_1 <= sext_ln111_47_fu_4266_p1;
    ap_return_2 <= sext_ln111_48_fu_4270_p1;
    mul_ln42_972_fu_223_p0 <= sext_ln73_fu_3692_p1(16 - 1 downto 0);
    mul_ln42_972_fu_223_p1 <= ap_const_lv24_153(10 - 1 downto 0);
    mul_ln42_973_fu_240_p0 <= sext_ln73_873_fu_3718_p1(16 - 1 downto 0);
    mul_ln42_973_fu_240_p1 <= ap_const_lv24_14F(10 - 1 downto 0);
    mul_ln42_974_fu_219_p0 <= sext_ln73_873_fu_3718_p1(16 - 1 downto 0);
    mul_ln42_974_fu_219_p1 <= ap_const_lv24_FFFE65(10 - 1 downto 0);
    mul_ln42_975_fu_228_p0 <= sext_ln73_874_fu_3744_p1(16 - 1 downto 0);
    mul_ln42_975_fu_228_p1 <= ap_const_lv24_FFFE83(10 - 1 downto 0);
    mul_ln42_976_fu_220_p0 <= sext_ln73_874_fu_3744_p1(16 - 1 downto 0);
    mul_ln42_976_fu_220_p1 <= ap_const_lv24_14D(10 - 1 downto 0);
    mul_ln42_977_fu_242_p0 <= sext_ln42_fu_3770_p1(16 - 1 downto 0);
    mul_ln42_977_fu_242_p1 <= ap_const_lv24_FFFE7D(10 - 1 downto 0);
    mul_ln42_978_fu_245_p0 <= sext_ln42_fu_3770_p1(16 - 1 downto 0);
    mul_ln42_978_fu_245_p1 <= ap_const_lv24_FFFF05(9 - 1 downto 0);
    mul_ln42_979_fu_231_p1 <= ap_const_lv24_FFFE0A(10 - 1 downto 0);
    mul_ln42_980_fu_234_p0 <= sext_ln73_875_fu_3811_p1(16 - 1 downto 0);
    mul_ln42_980_fu_234_p1 <= ap_const_lv24_FFFE99(10 - 1 downto 0);
    mul_ln42_981_fu_243_p0 <= sext_ln73_875_fu_3811_p1(16 - 1 downto 0);
    mul_ln42_981_fu_243_p1 <= ap_const_lv24_164(10 - 1 downto 0);
    mul_ln42_982_fu_222_p0 <= sext_ln73_876_fu_3852_p1(16 - 1 downto 0);
    mul_ln42_982_fu_222_p1 <= ap_const_lv24_FFFF23(9 - 1 downto 0);
    mul_ln42_983_fu_238_p0 <= sext_ln73_876_fu_3852_p1(16 - 1 downto 0);
    mul_ln42_983_fu_238_p1 <= ap_const_lv24_E9(9 - 1 downto 0);
    mul_ln42_984_fu_235_p0 <= sext_ln73_877_fu_3878_p1(16 - 1 downto 0);
    mul_ln42_984_fu_235_p1 <= ap_const_lv24_13E(10 - 1 downto 0);
    mul_ln42_985_fu_226_p0 <= sext_ln73_877_fu_3878_p1(16 - 1 downto 0);
    mul_ln42_985_fu_226_p1 <= ap_const_lv24_FFFEB1(10 - 1 downto 0);
    mul_ln42_986_fu_225_p0 <= sext_ln73_878_fu_3904_p1(16 - 1 downto 0);
    mul_ln42_986_fu_225_p1 <= ap_const_lv24_FFFE8B(10 - 1 downto 0);
    mul_ln42_987_fu_244_p0 <= sext_ln73_878_fu_3904_p1(16 - 1 downto 0);
    mul_ln42_987_fu_244_p1 <= ap_const_lv24_13A(10 - 1 downto 0);
    mul_ln42_988_fu_229_p1 <= ap_const_lv24_FFFF1E(9 - 1 downto 0);
    mul_ln42_989_fu_246_p0 <= sext_ln73_879_fu_3945_p1(16 - 1 downto 0);
    mul_ln42_989_fu_246_p1 <= ap_const_lv24_CE(9 - 1 downto 0);
    mul_ln42_990_fu_230_p0 <= sext_ln73_879_fu_3945_p1(16 - 1 downto 0);
    mul_ln42_990_fu_230_p1 <= ap_const_lv24_FFFF33(9 - 1 downto 0);
    mul_ln42_991_fu_221_p0 <= sext_ln42_506_fu_3971_p1(16 - 1 downto 0);
    mul_ln42_991_fu_221_p1 <= ap_const_lv24_FFFEC8(10 - 1 downto 0);
    mul_ln42_992_fu_237_p1 <= ap_const_lv24_B1(9 - 1 downto 0);
    mul_ln42_993_fu_239_p0 <= sext_ln73_881_fu_4054_p1(16 - 1 downto 0);
    mul_ln42_993_fu_239_p1 <= ap_const_lv24_FFFEDC(10 - 1 downto 0);
    mul_ln42_994_fu_224_p0 <= sext_ln73_881_fu_4054_p1(16 - 1 downto 0);
    mul_ln42_994_fu_224_p1 <= ap_const_lv24_119(10 - 1 downto 0);
    mul_ln42_995_fu_241_p0 <= sext_ln73_882_fu_4080_p1(16 - 1 downto 0);
    mul_ln42_995_fu_241_p1 <= ap_const_lv24_FFFE81(10 - 1 downto 0);
    mul_ln42_996_fu_227_p0 <= sext_ln73_882_fu_4080_p1(16 - 1 downto 0);
    mul_ln42_996_fu_227_p1 <= ap_const_lv24_10F(10 - 1 downto 0);
    mul_ln42_fu_236_p0 <= sext_ln73_fu_3692_p1(16 - 1 downto 0);
    mul_ln42_fu_236_p1 <= ap_const_lv24_FFFE7A(10 - 1 downto 0);
    mul_ln73_859_fu_233_p0 <= sext_ln42_506_fu_3971_p1(16 - 1 downto 0);
    mul_ln73_859_fu_233_p1 <= ap_const_lv24_FFFFB1(8 - 1 downto 0);
    mul_ln73_fu_218_p1 <= ap_const_lv24_FFFF8D(8 - 1 downto 0);
        sext_ln111_47_fu_4266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_47_fu_4256_p2),16));

        sext_ln111_48_fu_4270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_48_fu_4160_p2),16));

        sext_ln111_fu_4262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_fu_4184_p2),16));

        sext_ln42_506_fu_3971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_12_val),24));

        sext_ln42_fu_3770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_val),24));

        sext_ln73_873_fu_3718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_val),24));

        sext_ln73_874_fu_3744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_val),24));

        sext_ln73_875_fu_3811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_5_val),24));

        sext_ln73_876_fu_3852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_7_val),24));

        sext_ln73_877_fu_3878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_8_val),24));

        sext_ln73_878_fu_3904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_9_val),24));

        sext_ln73_879_fu_3945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_11_val),24));

        sext_ln73_880_fu_4034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_s_fu_4026_p3),24));

    sext_ln73_881_fu_4054_p0 <= data_14_val;
        sext_ln73_881_fu_4054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73_881_fu_4054_p0),24));

        sext_ln73_882_fu_4080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_15_val),24));

        sext_ln73_fu_3692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_val),24));

    shl_ln73_s_fu_4026_p1 <= data_14_val;
    shl_ln73_s_fu_4026_p3 <= (shl_ln73_s_fu_4026_p1 & ap_const_lv2_0);
    shl_ln_fu_4012_p1 <= data_14_val;
    shl_ln_fu_4012_p3 <= (shl_ln_fu_4012_p1 & ap_const_lv8_0);
    sub_ln73_390_fu_4038_p2 <= std_logic_vector(unsigned(sub_ln73_fu_4020_p2) - unsigned(sext_ln73_880_fu_4034_p1));
    sub_ln73_fu_4020_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(shl_ln_fu_4012_p3));
    trunc_ln42_10_fu_3842_p4 <= mul_ln73_fu_218_p2(23 downto 9);
    trunc_ln42_11_fu_3858_p4 <= mul_ln42_982_fu_222_p2(23 downto 9);
    trunc_ln42_12_fu_3868_p4 <= mul_ln42_983_fu_238_p2(23 downto 9);
    trunc_ln42_13_fu_3884_p4 <= mul_ln42_984_fu_235_p2(23 downto 9);
    trunc_ln42_14_fu_3894_p4 <= mul_ln42_985_fu_226_p2(23 downto 9);
    trunc_ln42_15_fu_3910_p4 <= mul_ln42_986_fu_225_p2(23 downto 9);
    trunc_ln42_16_fu_3920_p4 <= mul_ln42_987_fu_244_p2(23 downto 9);
    trunc_ln42_17_fu_3935_p4 <= mul_ln42_988_fu_229_p2(23 downto 9);
    trunc_ln42_18_fu_3951_p4 <= mul_ln42_989_fu_246_p2(23 downto 9);
    trunc_ln42_19_fu_3961_p4 <= mul_ln42_990_fu_230_p2(23 downto 9);
    trunc_ln42_1_fu_3708_p4 <= mul_ln42_972_fu_223_p2(23 downto 9);
    trunc_ln42_20_fu_3977_p4 <= mul_ln42_991_fu_221_p2(23 downto 9);
    trunc_ln42_21_fu_3987_p4 <= mul_ln73_859_fu_233_p2(23 downto 9);
    trunc_ln42_22_fu_4002_p4 <= mul_ln42_992_fu_237_p2(23 downto 9);
    trunc_ln42_23_fu_4044_p4 <= sub_ln73_390_fu_4038_p2(23 downto 9);
    trunc_ln42_24_fu_4060_p4 <= mul_ln42_993_fu_239_p2(23 downto 9);
    trunc_ln42_25_fu_4070_p4 <= mul_ln42_994_fu_224_p2(23 downto 9);
    trunc_ln42_26_fu_4086_p4 <= mul_ln42_995_fu_241_p2(23 downto 9);
    trunc_ln42_27_fu_4096_p4 <= mul_ln42_996_fu_227_p2(23 downto 9);
    trunc_ln42_2_fu_3724_p4 <= mul_ln42_973_fu_240_p2(23 downto 9);
    trunc_ln42_3_fu_3734_p4 <= mul_ln42_974_fu_219_p2(23 downto 9);
    trunc_ln42_4_fu_3750_p4 <= mul_ln42_975_fu_228_p2(23 downto 9);
    trunc_ln42_5_fu_3760_p4 <= mul_ln42_976_fu_220_p2(23 downto 9);
    trunc_ln42_6_fu_3776_p4 <= mul_ln42_977_fu_242_p2(23 downto 9);
    trunc_ln42_7_fu_3786_p4 <= mul_ln42_978_fu_245_p2(23 downto 9);
    trunc_ln42_8_fu_3801_p4 <= mul_ln42_979_fu_231_p2(23 downto 9);
    trunc_ln42_9_fu_3817_p4 <= mul_ln42_980_fu_234_p2(23 downto 9);
    trunc_ln42_s_fu_3827_p4 <= mul_ln42_981_fu_243_p2(23 downto 9);
    trunc_ln_fu_3698_p4 <= mul_ln42_fu_236_p2(23 downto 9);
    x_47_fu_4256_p2 <= std_logic_vector(unsigned(add_ln58_2294_fu_4250_p2) + unsigned(add_ln58_2288_fu_4214_p2));
    x_48_fu_4160_p2 <= std_logic_vector(unsigned(add_ln58_2278_fu_4154_p2) + unsigned(add_ln58_2273_fu_4124_p2));
    x_fu_4184_p2 <= std_logic_vector(unsigned(add_ln58_2282_fu_4178_p2) + unsigned(add_ln58_2280_fu_4166_p2));
end behav;
