D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v
