// Seed: 2828888305
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  logic id_3;
  logic id_4;
  logic id_5;
  type_0 id_6 (
      .id_0(1),
      .id_1(1)
  );
  logic id_7;
  defparam id_8.id_9 = 1;
endmodule
