组合乘法器

1.原理

大多数组合乘法器都是基于手算的移位-累加算法实现

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/qq_pic_merged_1664202437251.jpg)

2.源码

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

entity multi_pure_comb is
--  Port ( );
port(
x,y:in unsigned(3 downto 0);--UNSIGNED需要导入use IEEE.STD_LOGIC_ARITH.ALL;
z:out unsigned(7 downto 0)
);
end multi_pure_comb;

architecture Behavioral of multi_pure_comb is
begin
--z<=x*y;
process(x,y)--4X4组合乘法器
type accum is array(0 to 3) of unsigned(3 downto 0);
type accum2 is array(0 to 3) of unsigned(7 downto 0);
variable temp: accum;
variable tmp:  accum2;
begin

if y(0)='0' then 
temp(0):=(others=>'0');
else
temp(0):=x;
end if;

if y(1)='0' then
temp(1):=(others=>'0');
else
temp(1):=x;
end if;

if y(2)='0' then
temp(2):=(others=>'0');
else
temp(2):=x;
end if;

if y(3)='0' then
temp(3):=(others=>'0');
else
temp(3):=x;
end if;

tmp(0):="0000"&temp(0);
tmp(1):="000"&temp(1)&'0';
tmp(2):="00"&temp(2)&"00";
tmp(3):='0'&temp(3)&"000";

z<=tmp(0)+tmp(1)+tmp(2)+tmp(3);
end process;
end Behavioral;

```

3.testbench

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

entity multi_testbench is
--  Port ( );
end multi_testbench;

architecture Behavioral of multi_testbench is
component multi_pure_comb
port(
x,y:in unsigned(3 downto 0);--UNSIGNED需要导入use IEEE.STD_LOGIC_ARITH.ALL;
z:out unsigned(7 downto 0)
);
end component;
signal x,y: unsigned(3 downto 0):="0000";
signal z: unsigned(7 downto 0):="00000000";
begin
u0: multi_pure_comb port map(
x=>x,
y=>y,
z=>z
);
process
begin
wait for 20ns;
x<=x+1;
y<=y+1;
end process;
end Behavioral;

```

4.rtl

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220926222639.png)

5.仿真结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220926222607.png)