{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639033878762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639033878772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 02:11:18 2021 " "Processing started: Thu Dec 09 02:11:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639033878772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033878772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BattleBoard -c BattleBoard " "Command: quartus_map --read_settings_files=on --write_settings_files=off BattleBoard -c BattleBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033878772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639033879372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639033879372 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "string BattleBoard.v(172) " "Verilog HDL Declaration warning at BattleBoard.v(172): \"string\" is SystemVerilog-2005 keyword" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 172 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639033887138 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BattleBoard.v(180) " "Verilog HDL information at BattleBoard.v(180): always construct contains both blocking and non-blocking assignments" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639033887139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleboard.v 1 1 " "Found 1 design units, including 1 entities, in source file battleboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 BattleBoard " "Found entity 1: BattleBoard" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "M:/287Project/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 1 1 " "Found 1 design units, including 1 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "character.v" "" { Text "M:/287Project/character.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attack.v 1 1 " "Found 1 design units, including 1 entities, in source file attack.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack " "Found entity 1: attack" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887159 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/special.v " "Can't analyze file -- file output_files/special.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639033887167 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/rand.v " "Can't analyze file -- file output_files/rand.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639033887170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "point.v 1 1 " "Found 1 design units, including 1 entities, in source file point.v" { { "Info" "ISGN_ENTITY_NAME" "1 point " "Found entity 1: point" {  } { { "point.v" "" { Text "M:/287Project/point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "M:/287Project/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "M:/287Project/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887187 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/twoComp.v " "Can't analyze file -- file output_files/twoComp.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639033887191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "twoComp.v" "" { Text "M:/287Project/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033887198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033887198 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check BattleBoard.v(175) " "Verilog HDL Implicit Net warning at BattleBoard.v(175): created implicit net for \"check\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033887198 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(804) " "Verilog HDL Instantiation warning at BattleBoard.v(804): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 804 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639033887203 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(805) " "Verilog HDL Instantiation warning at BattleBoard.v(805): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 805 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639033887204 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(806) " "Verilog HDL Instantiation warning at BattleBoard.v(806): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 806 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639033887204 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(809) " "Verilog HDL Instantiation warning at BattleBoard.v(809): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 809 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639033887204 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(810) " "Verilog HDL Instantiation warning at BattleBoard.v(810): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 810 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639033887204 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(811) " "Verilog HDL Instantiation warning at BattleBoard.v(811): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 811 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639033887204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BattleBoard " "Elaborating entity \"BattleBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639033887643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diffX BattleBoard.v(57) " "Verilog HDL or VHDL warning at BattleBoard.v(57): object \"diffX\" assigned a value but never read" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639033887645 "|BattleBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diffY BattleBoard.v(58) " "Verilog HDL or VHDL warning at BattleBoard.v(58): object \"diffY\" assigned a value but never read" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639033887645 "|BattleBoard"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "BattleBoard.v(348) " "Verilog HDL Case Statement warning at BattleBoard.v(348): case item expression covers a value already covered by a previous case item" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 348 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1639033887650 "|BattleBoard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BattleBoard.v(182) " "Verilog HDL Case Statement information at BattleBoard.v(182): all case item expressions in this case statement are onehot" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639033887650 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(783) " "Verilog HDL assignment warning at BattleBoard.v(783): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033887658 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(784) " "Verilog HDL assignment warning at BattleBoard.v(784): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033887660 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(785) " "Verilog HDL assignment warning at BattleBoard.v(785): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033887660 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(788) " "Verilog HDL assignment warning at BattleBoard.v(788): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033887660 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(789) " "Verilog HDL assignment warning at BattleBoard.v(789): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033887660 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(790) " "Verilog HDL assignment warning at BattleBoard.v(790): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033887660 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..15\] BattleBoard.v(8) " "Output port \"LEDR\[17..15\]\" at BattleBoard.v(8) has no driver" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639033887665 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON BattleBoard.v(10) " "Output port \"LCD_BLON\" at BattleBoard.v(10) has no driver" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639033887665 "|BattleBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp twoComp:yMoveA " "Elaborating entity \"twoComp\" for hierarchy \"twoComp:yMoveA\"" {  } { { "BattleBoard.v" "yMoveA" { Text "M:/287Project/BattleBoard.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "point point:pos1 " "Elaborating entity \"point\" for hierarchy \"point:pos1\"" {  } { { "BattleBoard.v" "pos1" { Text "M:/287Project/BattleBoard.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 point.v(36) " "Verilog HDL assignment warning at point.v(36): truncated value with size 5 to match size of target (3)" {  } { { "point.v" "" { Text "M:/287Project/point.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888069 "|BattleBoard|point:pos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 point.v(37) " "Verilog HDL assignment warning at point.v(37): truncated value with size 5 to match size of target (3)" {  } { { "point.v" "" { Text "M:/287Project/point.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888070 "|BattleBoard|point:pos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 point.v(39) " "Verilog HDL assignment warning at point.v(39): truncated value with size 5 to match size of target (3)" {  } { { "point.v" "" { Text "M:/287Project/point.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888070 "|BattleBoard|point:pos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 point.v(40) " "Verilog HDL assignment warning at point.v(40): truncated value with size 5 to match size of target (3)" {  } { { "point.v" "" { Text "M:/287Project/point.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888070 "|BattleBoard|point:pos1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character character:player1 " "Elaborating entity \"character\" for hierarchy \"character:player1\"" {  } { { "BattleBoard.v" "player1" { Text "M:/287Project/BattleBoard.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(37) " "Verilog HDL assignment warning at character.v(37): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888075 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(38) " "Verilog HDL assignment warning at character.v(38): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888075 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(44) " "Verilog HDL assignment warning at character.v(44): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888075 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(45) " "Verilog HDL assignment warning at character.v(45): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888075 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(50) " "Verilog HDL assignment warning at character.v(50): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888075 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(51) " "Verilog HDL assignment warning at character.v(51): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888076 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(56) " "Verilog HDL assignment warning at character.v(56): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888076 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(57) " "Verilog HDL assignment warning at character.v(57): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/287Project/character.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888076 "|BattleBoard|character:player1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack attack:p1Attack1 " "Elaborating entity \"attack\" for hierarchy \"attack:p1Attack1\"" {  } { { "BattleBoard.v" "p1Attack1" { Text "M:/287Project/BattleBoard.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888077 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand rand.v(1) " "Verilog HDL Declaration warning at rand.v(1): \"rand\" is SystemVerilog-2005 keyword" {  } { { "rand.v" "" { Text "M:/287Project/rand.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639033888124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rand.v 1 1 " "Using design file rand.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rand " "Found entity 1: rand" {  } { { "rand.v" "" { Text "M:/287Project/rand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033888126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1639033888126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand rand:random1 " "Elaborating entity \"rand\" for hierarchy \"rand:random1\"" {  } { { "BattleBoard.v" "random1" { Text "M:/287Project/BattleBoard.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:key_control " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:key_control\"" {  } { { "BattleBoard.v" "key_control" { Text "M:/287Project/BattleBoard.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prevKey keyboard.v(9) " "Verilog HDL or VHDL warning at keyboard.v(9): object \"prevKey\" assigned a value but never read" {  } { { "keyboard.v" "" { Text "M:/287Project/keyboard.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639033888144 "|BattleBoard|keyboard:key_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd_control " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd_control\"" {  } { { "BattleBoard.v" "lcd_control" { Text "M:/287Project/BattleBoard.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(61) " "Verilog HDL assignment warning at lcd.v(61): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "M:/287Project/lcd.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639033888151 "|BattleBoard|lcd:lcd_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "check lcd.v(10) " "Output port \"check\" at lcd.v(10) has no driver" {  } { { "lcd.v" "" { Text "M:/287Project/lcd.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639033888151 "|BattleBoard|lcd:lcd_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:comb_3110 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:comb_3110\"" {  } { { "BattleBoard.v" "comb_3110" { Text "M:/287Project/BattleBoard.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033888152 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "BattleBoard.v" "Div1" { Text "M:/287Project/BattleBoard.v" 785 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "BattleBoard.v" "Mod1" { Text "M:/287Project/BattleBoard.v" 784 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "BattleBoard.v" "Div0" { Text "M:/287Project/BattleBoard.v" 784 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "BattleBoard.v" "Mod0" { Text "M:/287Project/BattleBoard.v" 783 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "BattleBoard.v" "Div3" { Text "M:/287Project/BattleBoard.v" 790 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "BattleBoard.v" "Mod3" { Text "M:/287Project/BattleBoard.v" 789 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "BattleBoard.v" "Div2" { Text "M:/287Project/BattleBoard.v" 789 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "BattleBoard.v" "Mod2" { Text "M:/287Project/BattleBoard.v" 788 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p2Attack3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p2Attack3\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p2Attack3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p2Attack3\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p2Attack2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p2Attack2\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p2Attack2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p2Attack2\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p2Attack1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p2Attack1\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p2Attack1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p2Attack1\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p2Attack4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p2Attack4\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p2Attack4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p2Attack4\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p1Attack3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p1Attack3\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p1Attack3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p1Attack3\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p1Attack2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p1Attack2\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p1Attack2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p1Attack2\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p1Attack1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p1Attack1\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p1Attack1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p1Attack1\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p1Attack4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p1Attack4\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p1Attack4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p1Attack4\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033889473 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639033889473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 785 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033889548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889548 ""}  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 785 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033889548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "M:/287Project/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "M:/287Project/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "M:/287Project/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "M:/287Project/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "M:/287Project/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 784 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033889754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889754 ""}  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 784 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033889754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "M:/287Project/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 784 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033889848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889848 ""}  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 784 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033889848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "M:/287Project/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "M:/287Project/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "M:/287Project/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033889921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033889921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 783 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033889942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033889943 ""}  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 783 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033889943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "M:/287Project/db/lpm_divide_n9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "M:/287Project/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "M:/287Project/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "attack:p2Attack3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"attack:p2Attack3\|lpm_mult:Mult0\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033890110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "attack:p2Attack3\|lpm_mult:Mult0 " "Instantiated megafunction \"attack:p2Attack3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890110 ""}  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033890110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0at " "Found entity 1: mult_0at" {  } { { "db/mult_0at.tdf" "" { Text "M:/287Project/db/mult_0at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "attack:p2Attack3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"attack:p2Attack3\|lpm_divide:Div0\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033890204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "attack:p2Attack3\|lpm_divide:Div0 " "Instantiated megafunction \"attack:p2Attack3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890204 ""}  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033890204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_khm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_khm " "Found entity 1: lpm_divide_khm" {  } { { "db/lpm_divide_khm.tdf" "" { Text "M:/287Project/db/lpm_divide_khm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "M:/287Project/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_94f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_94f " "Found entity 1: alt_u_div_94f" {  } { { "db/alt_u_div_94f.tdf" "" { Text "M:/287Project/db/alt_u_div_94f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "attack:p2Attack2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"attack:p2Attack2\|lpm_mult:Mult0\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033890319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "attack:p2Attack2\|lpm_mult:Mult0 " "Instantiated megafunction \"attack:p2Attack2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890319 ""}  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033890319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "M:/287Project/db/mult_2at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639033890357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033890357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "attack:p2Attack4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"attack:p2Attack4\|lpm_mult:Mult0\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033890387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "attack:p2Attack4\|lpm_mult:Mult0 " "Instantiated megafunction \"attack:p2Attack4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639033890387 ""}  } { { "attack.v" "" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639033890387 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639033890869 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } } { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } } { "point.v" "" { Text "M:/287Project/point.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639033890926 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639033890926 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[0\] character:player2\|health\[0\]~_emulated character:player2\|health\[0\]~1 " "Register \"character:player2\|health\[0\]\" is converted into an equivalent circuit using register \"character:player2\|health\[0\]~_emulated\" and latch \"character:player2\|health\[0\]~1\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player2|health[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[1\] character:player2\|health\[1\]~_emulated character:player2\|health\[1\]~5 " "Register \"character:player2\|health\[1\]\" is converted into an equivalent circuit using register \"character:player2\|health\[1\]~_emulated\" and latch \"character:player2\|health\[1\]~5\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player2|health[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[2\] character:player2\|health\[2\]~_emulated character:player2\|health\[1\]~5 " "Register \"character:player2\|health\[2\]\" is converted into an equivalent circuit using register \"character:player2\|health\[2\]~_emulated\" and latch \"character:player2\|health\[1\]~5\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player2|health[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[3\] character:player2\|health\[3\]~_emulated character:player2\|health\[3\]~11 " "Register \"character:player2\|health\[3\]\" is converted into an equivalent circuit using register \"character:player2\|health\[3\]~_emulated\" and latch \"character:player2\|health\[3\]~11\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player2|health[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[4\] character:player2\|health\[4\]~_emulated character:player2\|health\[4\]~15 " "Register \"character:player2\|health\[4\]\" is converted into an equivalent circuit using register \"character:player2\|health\[4\]~_emulated\" and latch \"character:player2\|health\[4\]~15\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player2|health[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[5\] character:player2\|health\[5\]~_emulated character:player2\|health\[0\]~1 " "Register \"character:player2\|health\[5\]\" is converted into an equivalent circuit using register \"character:player2\|health\[5\]~_emulated\" and latch \"character:player2\|health\[0\]~1\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player2|health[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[6\] character:player2\|health\[6\]~_emulated character:player2\|health\[6\]~21 " "Register \"character:player2\|health\[6\]\" is converted into an equivalent circuit using register \"character:player2\|health\[6\]~_emulated\" and latch \"character:player2\|health\[6\]~21\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player2|health[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|load\[0\] attack:p1Attack1\|load\[0\]~_emulated attack:p1Attack1\|load\[0\]~1 " "Register \"attack:p1Attack1\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|load\[0\]~_emulated\" and latch \"attack:p1Attack1\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack1|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|load\[0\] attack:p1Attack3\|load\[0\]~_emulated attack:p1Attack3\|load\[0\]~1 " "Register \"attack:p1Attack3\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|load\[0\]~_emulated\" and latch \"attack:p1Attack3\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack3|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|load\[0\] attack:p1Attack4\|load\[0\]~_emulated attack:p1Attack4\|load\[0\]~1 " "Register \"attack:p1Attack4\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|load\[0\]~_emulated\" and latch \"attack:p1Attack4\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|load\[1\] attack:p1Attack3\|load\[1\]~_emulated attack:p1Attack3\|load\[1\]~5 " "Register \"attack:p1Attack3\|load\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|load\[1\]~_emulated\" and latch \"attack:p1Attack3\|load\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack3|load[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|load\[1\] attack:p1Attack4\|load\[1\]~_emulated attack:p1Attack4\|load\[1\]~5 " "Register \"attack:p1Attack4\|load\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|load\[1\]~_emulated\" and latch \"attack:p1Attack4\|load\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|load[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|load\[2\] attack:p1Attack4\|load\[2\]~_emulated attack:p1Attack1\|load\[0\]~1 " "Register \"attack:p1Attack4\|load\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|load\[2\]~_emulated\" and latch \"attack:p1Attack1\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|load[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[0\] character:player1\|health\[0\]~_emulated character:player1\|health\[0\]~1 " "Register \"character:player1\|health\[0\]\" is converted into an equivalent circuit using register \"character:player1\|health\[0\]~_emulated\" and latch \"character:player1\|health\[0\]~1\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player1|health[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[0\] attack:p2Attack3\|damage\[0\]~_emulated attack:p2Attack3\|damage\[0\]~1 " "Register \"attack:p2Attack3\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[0\]~_emulated\" and latch \"attack:p2Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack3|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[0\] attack:p2Attack2\|damage\[0\]~_emulated attack:p2Attack2\|damage\[0\]~1 " "Register \"attack:p2Attack2\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[0\]~_emulated\" and latch \"attack:p2Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack2|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[0\] attack:p2Attack1\|damage\[0\]~_emulated attack:p2Attack1\|damage\[0\]~1 " "Register \"attack:p2Attack1\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[0\]~_emulated\" and latch \"attack:p2Attack1\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack1|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|damage\[0\] attack:p2Attack4\|damage\[0\]~_emulated character:player2\|health\[4\]~15 " "Register \"attack:p2Attack4\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|damage\[0\]~_emulated\" and latch \"character:player2\|health\[4\]~15\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[0\] attack:p1Attack3\|damage\[0\]~_emulated attack:p1Attack3\|damage\[0\]~1 " "Register \"attack:p1Attack3\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[0\]~_emulated\" and latch \"attack:p1Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack3|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[0\] attack:p1Attack2\|damage\[0\]~_emulated attack:p1Attack2\|damage\[0\]~1 " "Register \"attack:p1Attack2\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[0\]~_emulated\" and latch \"attack:p1Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack2|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[0\] attack:p1Attack1\|damage\[0\]~_emulated attack:p1Attack3\|load\[1\]~5 " "Register \"attack:p1Attack1\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[0\]~_emulated\" and latch \"attack:p1Attack3\|load\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack1|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|damage\[0\] attack:p1Attack4\|damage\[0\]~_emulated attack:p1Attack4\|damage\[0\]~1 " "Register \"attack:p1Attack4\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|damage\[0\]~_emulated\" and latch \"attack:p1Attack4\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[1\] character:player1\|health\[1\]~_emulated character:player1\|health\[1\]~5 " "Register \"character:player1\|health\[1\]\" is converted into an equivalent circuit using register \"character:player1\|health\[1\]~_emulated\" and latch \"character:player1\|health\[1\]~5\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player1|health[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[1\] attack:p2Attack3\|damage\[1\]~_emulated attack:p2Attack3\|damage\[1\]~5 " "Register \"attack:p2Attack3\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[1\]~_emulated\" and latch \"attack:p2Attack3\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack3|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[1\] attack:p2Attack2\|damage\[1\]~_emulated attack:p2Attack2\|damage\[1\]~5 " "Register \"attack:p2Attack2\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[1\]~_emulated\" and latch \"attack:p2Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack2|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[1\] attack:p2Attack1\|damage\[1\]~_emulated attack:p2Attack1\|damage\[1\]~5 " "Register \"attack:p2Attack1\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[1\]~_emulated\" and latch \"attack:p2Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack1|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|damage\[1\] attack:p2Attack4\|damage\[1\]~_emulated character:player2\|health\[3\]~11 " "Register \"attack:p2Attack4\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|damage\[1\]~_emulated\" and latch \"character:player2\|health\[3\]~11\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[1\] attack:p1Attack3\|damage\[1\]~_emulated attack:p1Attack3\|damage\[1\]~5 " "Register \"attack:p1Attack3\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[1\]~_emulated\" and latch \"attack:p1Attack3\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack3|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[1\] attack:p1Attack2\|damage\[1\]~_emulated attack:p1Attack2\|damage\[1\]~5 " "Register \"attack:p1Attack2\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[1\]~_emulated\" and latch \"attack:p1Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack2|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[1\] attack:p1Attack1\|damage\[1\]~_emulated attack:p1Attack1\|damage\[1\]~3 " "Register \"attack:p1Attack1\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[1\]~_emulated\" and latch \"attack:p1Attack1\|damage\[1\]~3\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack1|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|damage\[1\] attack:p1Attack4\|damage\[1\]~_emulated attack:p1Attack4\|load\[1\]~5 " "Register \"attack:p1Attack4\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|damage\[1\]~_emulated\" and latch \"attack:p1Attack4\|load\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[2\] attack:p2Attack3\|damage\[2\]~_emulated attack:p2Attack3\|damage\[2\]~9 " "Register \"attack:p2Attack3\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[2\]~_emulated\" and latch \"attack:p2Attack3\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack3|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[2\] attack:p2Attack2\|damage\[2\]~_emulated attack:p2Attack3\|damage\[0\]~1 " "Register \"attack:p2Attack2\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[2\]~_emulated\" and latch \"attack:p2Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack2|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[2\] attack:p2Attack1\|damage\[2\]~_emulated attack:p2Attack3\|damage\[2\]~9 " "Register \"attack:p2Attack1\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[2\]~_emulated\" and latch \"attack:p2Attack3\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack1|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|damage\[2\] attack:p2Attack4\|damage\[2\]~_emulated attack:p2Attack4\|damage\[2\]~5 " "Register \"attack:p2Attack4\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|damage\[2\]~_emulated\" and latch \"attack:p2Attack4\|damage\[2\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[2\] attack:p1Attack3\|damage\[2\]~_emulated attack:p1Attack1\|load\[0\]~1 " "Register \"attack:p1Attack3\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[2\]~_emulated\" and latch \"attack:p1Attack1\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack3|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[2\] attack:p1Attack2\|damage\[2\]~_emulated attack:p1Attack3\|damage\[0\]~1 " "Register \"attack:p1Attack2\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[2\]~_emulated\" and latch \"attack:p1Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack2|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[2\] attack:p1Attack1\|damage\[2\]~_emulated attack:p1Attack1\|load\[0\]~1 " "Register \"attack:p1Attack1\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[2\]~_emulated\" and latch \"attack:p1Attack1\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack1|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|damage\[2\] attack:p1Attack4\|damage\[2\]~_emulated attack:p1Attack3\|load\[0\]~1 " "Register \"attack:p1Attack4\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|damage\[2\]~_emulated\" and latch \"attack:p1Attack3\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[3\] attack:p2Attack3\|damage\[3\]~_emulated character:player2\|health\[4\]~15 " "Register \"attack:p2Attack3\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[3\]~_emulated\" and latch \"character:player2\|health\[4\]~15\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack3|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[3\] attack:p2Attack2\|damage\[3\]~_emulated attack:p2Attack3\|damage\[0\]~1 " "Register \"attack:p2Attack2\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[3\]~_emulated\" and latch \"attack:p2Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack2|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[3\] attack:p2Attack1\|damage\[3\]~_emulated attack:p2Attack2\|damage\[1\]~5 " "Register \"attack:p2Attack1\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[3\]~_emulated\" and latch \"attack:p2Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack1|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[3\] attack:p1Attack3\|damage\[3\]~_emulated attack:p1Attack4\|damage\[0\]~1 " "Register \"attack:p1Attack3\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[3\]~_emulated\" and latch \"attack:p1Attack4\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack3|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[3\] attack:p1Attack2\|damage\[3\]~_emulated attack:p1Attack3\|damage\[0\]~1 " "Register \"attack:p1Attack2\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[3\]~_emulated\" and latch \"attack:p1Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack2|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[3\] attack:p1Attack1\|damage\[3\]~_emulated attack:p1Attack2\|damage\[1\]~5 " "Register \"attack:p1Attack1\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[3\]~_emulated\" and latch \"attack:p1Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack1|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[3\] character:player1\|health\[3\]~_emulated character:player1\|health\[3\]~9 " "Register \"character:player1\|health\[3\]\" is converted into an equivalent circuit using register \"character:player1\|health\[3\]~_emulated\" and latch \"character:player1\|health\[3\]~9\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player1|health[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|load\[0\] attack:p2Attack3\|load\[0\]~_emulated attack:p2Attack4\|damage\[2\]~5 " "Register \"attack:p2Attack3\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|load\[0\]~_emulated\" and latch \"attack:p2Attack4\|damage\[2\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack3|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|load\[0\] attack:p2Attack1\|load\[0\]~_emulated attack:p2Attack3\|damage\[2\]~9 " "Register \"attack:p2Attack1\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|load\[0\]~_emulated\" and latch \"attack:p2Attack3\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack1|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|load\[0\] attack:p2Attack4\|load\[0\]~_emulated attack:p2Attack4\|load\[0\]~1 " "Register \"attack:p2Attack4\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|load\[0\]~_emulated\" and latch \"attack:p2Attack4\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|load\[1\] attack:p2Attack3\|load\[1\]~_emulated attack:p2Attack1\|damage\[0\]~1 " "Register \"attack:p2Attack3\|load\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|load\[1\]~_emulated\" and latch \"attack:p2Attack1\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack3|load[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|load\[1\] attack:p2Attack4\|load\[1\]~_emulated character:player2\|health\[3\]~11 " "Register \"attack:p2Attack4\|load\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|load\[1\]~_emulated\" and latch \"character:player2\|health\[3\]~11\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|load[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|load\[2\] attack:p2Attack4\|load\[2\]~_emulated attack:p2Attack3\|damage\[2\]~9 " "Register \"attack:p2Attack4\|load\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|load\[2\]~_emulated\" and latch \"attack:p2Attack3\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|load[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[5\] attack:p1Attack2\|damage\[5\]~_emulated attack:p1Attack2\|damage\[1\]~5 " "Register \"attack:p1Attack2\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[5\]~_emulated\" and latch \"attack:p1Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack2|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[5\] attack:p1Attack1\|damage\[5\]~_emulated attack:p1Attack1\|damage\[1\]~3 " "Register \"attack:p1Attack1\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[5\]~_emulated\" and latch \"attack:p1Attack1\|damage\[1\]~3\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack1|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|damage\[5\] attack:p1Attack4\|damage\[5\]~_emulated attack:p1Attack2\|damage\[0\]~1 " "Register \"attack:p1Attack4\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|damage\[5\]~_emulated\" and latch \"attack:p1Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[4\] attack:p1Attack2\|damage\[4\]~_emulated attack:p1Attack1\|damage\[1\]~3 " "Register \"attack:p1Attack2\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[4\]~_emulated\" and latch \"attack:p1Attack1\|damage\[1\]~3\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack2|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[4\] attack:p1Attack1\|damage\[4\]~_emulated attack:p1Attack2\|damage\[0\]~1 " "Register \"attack:p1Attack1\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[4\]~_emulated\" and latch \"attack:p1Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack1|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack4\|damage\[4\] attack:p1Attack4\|damage\[4\]~_emulated attack:p1Attack1\|damage\[1\]~3 " "Register \"attack:p1Attack4\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p1Attack4\|damage\[4\]~_emulated\" and latch \"attack:p1Attack1\|damage\[1\]~3\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p1Attack4|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[4\] attack:p2Attack2\|damage\[4\]~_emulated attack:p2Attack1\|damage\[1\]~5 " "Register \"attack:p2Attack2\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[4\]~_emulated\" and latch \"attack:p2Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack2|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[4\] attack:p2Attack1\|damage\[4\]~_emulated attack:p2Attack2\|damage\[0\]~1 " "Register \"attack:p2Attack1\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[4\]~_emulated\" and latch \"attack:p2Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack1|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|damage\[4\] attack:p2Attack4\|damage\[4\]~_emulated attack:p2Attack1\|damage\[1\]~5 " "Register \"attack:p2Attack4\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|damage\[4\]~_emulated\" and latch \"attack:p2Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[4\] character:player1\|health\[4\]~_emulated character:player1\|health\[4\]~13 " "Register \"character:player1\|health\[4\]\" is converted into an equivalent circuit using register \"character:player1\|health\[4\]~_emulated\" and latch \"character:player1\|health\[4\]~13\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player1|health[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[5\] attack:p2Attack2\|damage\[5\]~_emulated attack:p2Attack2\|damage\[1\]~5 " "Register \"attack:p2Attack2\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[5\]~_emulated\" and latch \"attack:p2Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack2|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[5\] attack:p2Attack1\|damage\[5\]~_emulated attack:p2Attack1\|damage\[1\]~5 " "Register \"attack:p2Attack1\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[5\]~_emulated\" and latch \"attack:p2Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack1|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack4\|damage\[5\] attack:p2Attack4\|damage\[5\]~_emulated attack:p2Attack2\|damage\[0\]~1 " "Register \"attack:p2Attack4\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p2Attack4\|damage\[5\]~_emulated\" and latch \"attack:p2Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 136 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|attack:p2Attack4|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[6\] character:player1\|health\[6\]~_emulated character:player1\|health\[6\]~17 " "Register \"character:player1\|health\[6\]\" is converted into an equivalent circuit using register \"character:player1\|health\[6\]~_emulated\" and latch \"character:player1\|health\[6\]~17\"" {  } { { "character.v" "" { Text "M:/287Project/character.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639033890928 "|BattleBoard|character:player1|health[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1639033890928 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639033891837 "|BattleBoard|HEX6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639033891837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639033891942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639033893731 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "attack:p2Attack1\|Add0~0 " "Logic cell \"attack:p2Attack1\|Add0~0\"" {  } { { "attack.v" "Add0~0" { Text "M:/287Project/attack.v" 124 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p1Attack1\|Add0~0 " "Logic cell \"attack:p1Attack1\|Add0~0\"" {  } { { "attack.v" "Add0~0" { Text "M:/287Project/attack.v" 124 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p2Attack3\|Add2~0 " "Logic cell \"attack:p2Attack3\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p1Attack3\|Add2~0 " "Logic cell \"attack:p1Attack3\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p2Attack4\|Add2~0 " "Logic cell \"attack:p2Attack4\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p1Attack4\|Add2~0 " "Logic cell \"attack:p1Attack4\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p2Attack2\|Add2~0 " "Logic cell \"attack:p2Attack2\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p2Attack1\|Add2~0 " "Logic cell \"attack:p2Attack1\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p1Attack2\|Add2~0 " "Logic cell \"attack:p1Attack2\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""} { "Info" "ISCL_SCL_CELL_NAME" "attack:p1Attack1\|Add2~0 " "Logic cell \"attack:p1Attack1\|Add2~0\"" {  } { { "attack.v" "Add2~0" { Text "M:/287Project/attack.v" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033893743 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639033893743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/287Project/output_files/BattleBoard.map.smsg " "Generated suppressed messages file M:/287Project/output_files/BattleBoard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033893877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639033894335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639033894335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639033894910 "|BattleBoard|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639033894910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2322 " "Implemented 2322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639033894914 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639033894914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2194 " "Implemented 2194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639033894914 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639033894914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639033894914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639033895055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 02:11:35 2021 " "Processing ended: Thu Dec 09 02:11:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639033895055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639033895055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639033895055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639033895055 ""}
