Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab tb_riscv --debug all 
Multi-threading is on. Using 22 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M0_SPB_EXCPT' [/home/hidemi/c105/03_riscv/rtl/riscv.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M1_SPB_EXCPT' [/home/hidemi/c105/03_riscv/rtl/riscv.sv:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ns
Compiling module work.rv32i_decode
Compiling module work.rv32i_alu
Compiling module work.rv32i_reg
Compiling module work.rv32i_csr
Compiling module work.rv32i
Compiling module work.lct
Compiling module work.memory
Compiling module work.aqrv_gpio_ctrl
Compiling module work.gpio
Compiling module work.riscv
Compiling module work.tb_riscv
Built simulation snapshot work.tb_riscv
