This is a 32 bit ALU hardware implementation of 32-bit RISC V CPU.


I am currently working on implementing the below architecture.
![image](https://github.com/user-attachments/assets/2da7640a-97ea-4072-9d44-489533863362)








Currently, I am to trying to debug why Instruction memory is not able to fetch the data located at address A passed to the Instruction memory.



-Ongoing:-
debugging the Instruction memory bug.


-To be added:-
Support for R and J type of intructions.
