/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    work_m_16541823861846354283_2073120511_init();
    unisims_ver_m_13701390776532775226_2297623829_init();
    unisims_ver_m_03665957290517102759_3574923728_init();
    unisims_ver_m_04163921743207846394_3100994011_init();
    unisims_ver_m_04163921743207846394_0635491122_init();
    unisims_ver_m_15199658318250913943_0973828799_init();
    unisims_ver_m_06516314977152270253_3176886639_init();
    unisims_ver_m_02760857255181855774_2593380106_init();
    unisims_ver_m_11509967902446100633_1108579578_init();
    unisims_ver_m_02948004784506212469_2122620926_init();
    work_m_03448955683645603318_3267114830_init();
    work_m_08408788558305578110_2477914237_init();
    work_m_16850873805691003130_3826081627_init();
    work_m_14487054324261385434_2824031713_init();
    work_m_15010276350851761512_1292106955_init();
    work_m_11911092223145869772_2373545377_init();
    work_m_15052882418743251106_2004288732_init();
    work_m_00284481469997278608_1430760641_init();
    work_m_03972067189108004743_0321713472_init();
    work_m_07336868187284528165_0452024822_init();
    work_m_08656881695804064746_1407374667_init();
    work_m_13807712981142254424_0605227333_init();
    work_m_13082645511112822072_1325182761_init();
    work_m_07011808386065461101_1553987235_init();
    work_m_09447841785254724684_1921003514_init();
    work_m_12775858646820824209_1917267549_init();
    work_m_03149536171100295166_1636445701_init();
    work_m_05270931171836848345_2592370933_init();
    work_m_07785919982314608402_1427399789_init();
    work_m_17652331400535460345_1180393028_init();
    work_m_00122647192108921708_1027042857_init();
    work_m_05029874385541033515_3245336292_init();
    work_m_05029874385541033515_3867031046_init();
    xilinxcorelib_ver_m_17331880556298620310_1051583409_init();
    xilinxcorelib_ver_m_17331880556298620310_2298099388_init();
    xilinxcorelib_ver_m_13417755950257153881_3023120911_init();
    work_m_10431123694831849925_0098578075_init();
    xilinxcorelib_ver_m_17331880556298620310_2910763407_init();
    xilinxcorelib_ver_m_17331880556298620310_0455699586_init();
    xilinxcorelib_ver_m_13417755950257153881_3933846065_init();
    work_m_10431123694831849925_3667652179_init();
    unisims_ver_m_08386575207925471397_1735969574_init();
    unisims_ver_m_11767434780415803518_1964632377_init();
    work_m_16562117714484931587_1002691062_init();
    work_m_08113487205320182543_2556927080_init();
    work_m_13599861240710196034_1737885225_init();


    xsi_register_tops("work_m_16541823861846354283_2073120511");
    xsi_register_tops("work_m_13599861240710196034_1737885225");


    return xsi_run_simulation(argc, argv);

}
