Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 24 19:30:06 2020
| Host         : DESKTOP-ND0EAAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.645        0.000                      0                  295        0.188        0.000                      0                  295        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.645        0.000                      0                  295        0.188        0.000                      0                  295        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.410ns (43.711%)  route 3.104ns (56.289%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.636     5.157    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.719     6.332    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.124     6.456 r  vga_sync_unit/charPosition3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.456    hit_pixel/S[1]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  hit_pixel/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    hit_pixel/charPosition3_carry_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.228 r  hit_pixel/charPosition3_carry__0/O[0]
                         net (fo=6, routed)           0.657     7.886    hit_pixel/FontRom/O[0]
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.299     8.185 r  hit_pixel/FontRom/fontAddress__0_carry_i_7/O
                         net (fo=3, routed)           0.514     8.699    vga_sync_unit/fontRow_reg
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  vga_sync_unit/fontAddress__0_carry_i_1/O
                         net (fo=1, routed)           0.494     9.317    hit_pixel/DI[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.713 r  hit_pixel/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.713    hit_pixel/fontAddress__0_carry_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.952 r  hit_pixel/fontAddress__0_carry__0/O[2]
                         net (fo=1, routed)           0.719    10.671    hit_pixel/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.493    14.834    hit_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    14.315    hit_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 2.494ns (45.575%)  route 2.978ns (54.425%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.636     5.157    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.719     6.332    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.124     6.456 r  vga_sync_unit/charPosition3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.456    hit_pixel/S[1]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  hit_pixel/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    hit_pixel/charPosition3_carry_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.228 r  hit_pixel/charPosition3_carry__0/O[0]
                         net (fo=6, routed)           0.657     7.886    hit_pixel/FontRom/O[0]
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.299     8.185 r  hit_pixel/FontRom/fontAddress__0_carry_i_7/O
                         net (fo=3, routed)           0.514     8.699    vga_sync_unit/fontRow_reg
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  vga_sync_unit/fontAddress__0_carry_i_1/O
                         net (fo=1, routed)           0.494     9.317    hit_pixel/DI[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.713 r  hit_pixel/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.713    hit_pixel/fontAddress__0_carry_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.036 r  hit_pixel/fontAddress__0_carry__0/O[1]
                         net (fo=1, routed)           0.594    10.630    hit_pixel/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.493    14.834    hit_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.310    hit_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monster_pixel/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.097ns (34.934%)  route 3.906ns (65.066%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=33, routed)          2.213     7.851    vga_sync_unit/Q[3]
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.301     8.152 r  vga_sync_unit/pixel3_carry_i_7/O
                         net (fo=1, routed)           0.000     8.152    monster_pixel/pixel3_carry__0_1[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.702 r  monster_pixel/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.702    monster_pixel/pixel3_carry_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.973 r  monster_pixel/pixel3_carry__0/CO[0]
                         net (fo=1, routed)           0.816     9.789    monster_pixel/pixel3_carry__0_n_3
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.373    10.162 f  monster_pixel/pixel_i_3__1/O
                         net (fo=1, routed)           0.877    11.039    player_pixel/FontRom/pixel_reg_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.124    11.163 r  player_pixel/FontRom/pixel_i_1__1/O
                         net (fo=1, routed)           0.000    11.163    monster_pixel/pixel_reg_0
    SLICE_X9Y11          FDRE                                         r  monster_pixel/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    monster_pixel/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  monster_pixel/pixel_reg/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.029    15.042    monster_pixel/pixel_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 2.390ns (45.728%)  route 2.837ns (54.272%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.636     5.157    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.719     6.332    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.124     6.456 r  vga_sync_unit/charPosition3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.456    hit_pixel/S[1]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  hit_pixel/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    hit_pixel/charPosition3_carry_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.228 r  hit_pixel/charPosition3_carry__0/O[0]
                         net (fo=6, routed)           0.657     7.886    hit_pixel/FontRom/O[0]
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.299     8.185 r  hit_pixel/FontRom/fontAddress__0_carry_i_7/O
                         net (fo=3, routed)           0.514     8.699    vga_sync_unit/fontRow_reg
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  vga_sync_unit/fontAddress__0_carry_i_1/O
                         net (fo=1, routed)           0.494     9.317    hit_pixel/DI[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.713 r  hit_pixel/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.713    hit_pixel/fontAddress__0_carry_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.932 r  hit_pixel/fontAddress__0_carry__0/O[0]
                         net (fo=1, routed)           0.452    10.384    hit_pixel/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.493    14.834    hit_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    14.321    hit_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_pixel/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.705ns (30.102%)  route 3.959ns (69.898%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=29, routed)          2.317     7.933    vga_sync_unit/Q[4]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     8.057 r  vga_sync_unit/pixel3_carry_i_6/O
                         net (fo=1, routed)           0.000     8.057    player_pixel/pixel3_carry__0_1[2]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.437 r  player_pixel/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.437    player_pixel/pixel3_carry_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.691 r  player_pixel/pixel3_carry__0/CO[0]
                         net (fo=1, routed)           0.974     9.666    player_pixel/pixel3_carry__0_n_3
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.367    10.033 f  player_pixel/pixel_i_3__0/O
                         net (fo=1, routed)           0.668    10.700    player_pixel/FontRom/pixel_reg
    SLICE_X9Y9           LUT4 (Prop_lut4_I2_O)        0.124    10.824 r  player_pixel/FontRom/pixel_i_1__0/O
                         net (fo=1, routed)           0.000    10.824    player_pixel/FontRom_n_0
    SLICE_X9Y9           FDRE                                         r  player_pixel/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448    14.789    player_pixel/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  player_pixel/pixel_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.029    15.043    player_pixel/pixel_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.136ns (44.539%)  route 2.660ns (55.461%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.636     5.157    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.719     6.332    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.124     6.456 r  vga_sync_unit/charPosition3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.456    hit_pixel/S[1]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.096 r  hit_pixel/charPosition3_carry/O[3]
                         net (fo=6, routed)           0.833     7.930    hit_pixel/FontRom/fontRow_reg_1[3]
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306     8.236 r  hit_pixel/FontRom/fontAddress__0_carry_i_2/O
                         net (fo=4, routed)           0.512     8.748    hit_pixel/FontRom_n_8
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.358 r  hit_pixel/fontAddress__0_carry/O[3]
                         net (fo=1, routed)           0.595     9.953    hit_pixel/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.493    14.834    hit_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    14.309    hit_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_pixel/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.511ns (32.011%)  route 3.209ns (67.989%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.478     5.638 f  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=33, routed)          2.476     8.114    vga_sync_unit/Q[3]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.301     8.415 r  vga_sync_unit/fontAddress_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.415    player_pixel/S[3]
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.791 r  player_pixel/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     8.791    player_pixel/fontAddress_carry_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  player_pixel/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.908    player_pixel/fontAddress_carry__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.147 r  player_pixel/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.733     9.881    player_pixel/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  player_pixel/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.488    14.829    player_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  player_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    14.310    player_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 2.073ns (43.940%)  route 2.645ns (56.060%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.636     5.157    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.719     6.332    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.124     6.456 r  vga_sync_unit/charPosition3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.456    hit_pixel/S[1]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.096 r  hit_pixel/charPosition3_carry/O[3]
                         net (fo=6, routed)           0.833     7.930    hit_pixel/FontRom/fontRow_reg_1[3]
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306     8.236 r  hit_pixel/FontRom/fontAddress__0_carry_i_2/O
                         net (fo=4, routed)           0.512     8.748    hit_pixel/FontRom_n_8
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.295 r  hit_pixel/fontAddress__0_carry/O[2]
                         net (fo=1, routed)           0.581     9.875    hit_pixel/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.493    14.834    hit_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    14.315    hit_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_pixel/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.478ns (31.504%)  route 3.213ns (68.496%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.478     5.638 f  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=33, routed)          2.476     8.114    vga_sync_unit/Q[3]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.301     8.415 r  vga_sync_unit/fontAddress_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.415    player_pixel/S[3]
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.791 r  player_pixel/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     8.791    player_pixel/fontAddress_carry_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.114 r  player_pixel/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.737     9.852    player_pixel/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  player_pixel/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.488    14.829    player_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  player_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    14.305    player_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_pixel/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.595ns (34.106%)  route 3.082ns (65.894%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.478     5.638 f  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=33, routed)          2.476     8.114    vga_sync_unit/Q[3]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.301     8.415 r  vga_sync_unit/fontAddress_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.415    player_pixel/S[3]
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.791 r  player_pixel/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     8.791    player_pixel/fontAddress_carry_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  player_pixel/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.908    player_pixel/fontAddress_carry__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.231 r  player_pixel/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.605     9.837    player_pixel/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  player_pixel/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.488    14.829    player_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  player_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.305    player_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line76/nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.671     1.555    nolabel_line76/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  nolabel_line76/nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.128     1.683 r  nolabel_line76/nextstate_reg/Q
                         net (fo=1, routed)           0.053     1.736    nolabel_line76/nextstate
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.099     1.835 r  nolabel_line76/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    nolabel_line76/state_i_1__0_n_0
    SLICE_X3Y115         FDRE                                         r  nolabel_line76/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.944     2.072    nolabel_line76/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  nolabel_line76/state_reg/C
                         clock pessimism             -0.517     1.555    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.092     1.647    nolabel_line76/state_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line76/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.671     1.555    nolabel_line76/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line76/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line76/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.153     1.849    nolabel_line76/rightshiftreg_reg_n_0_[0]
    SLICE_X1Y113         FDSE                                         r  nolabel_line76/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.945     2.073    nolabel_line76/clk_IBUF_BUFG
    SLICE_X1Y113         FDSE                                         r  nolabel_line76/TxD_reg/C
                         clock pessimism             -0.503     1.570    
    SLICE_X1Y113         FDSE (Hold_fdse_C_D)         0.070     1.640    nolabel_line76/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TxData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.481%)  route 0.144ns (40.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.670     1.554    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  TxData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  TxData_reg[3]/Q
                         net (fo=1, routed)           0.144     1.862    nolabel_line76/Q[3]
    SLICE_X3Y113         LUT3 (Prop_lut3_I2_O)        0.048     1.910 r  nolabel_line76/rightshiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    nolabel_line76/p_0_in[4]
    SLICE_X3Y113         FDRE                                         r  nolabel_line76/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.945     2.073    nolabel_line76/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line76/rightshiftreg_reg[4]/C
                         clock pessimism             -0.482     1.591    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.107     1.698    nolabel_line76/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TxData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.481%)  route 0.144ns (40.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.671     1.555    clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  TxData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  TxData_reg[6]/Q
                         net (fo=1, routed)           0.144     1.863    nolabel_line76/Q[5]
    SLICE_X3Y112         LUT3 (Prop_lut3_I2_O)        0.048     1.911 r  nolabel_line76/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.911    nolabel_line76/p_0_in[7]
    SLICE_X3Y112         FDRE                                         r  nolabel_line76/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.946     2.074    nolabel_line76/clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  nolabel_line76/rightshiftreg_reg[7]/C
                         clock pessimism             -0.482     1.592    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107     1.699    nolabel_line76/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.644%)  route 0.167ns (47.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.671     1.555    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  receiver_unit/rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  receiver_unit/rxshiftreg_reg[3]/Q
                         net (fo=9, routed)           0.167     1.863    receiver_unit/RxData[2]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  receiver_unit/TxData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    receiver_unit_n_3
    SLICE_X6Y113         FDRE                                         r  TxData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.943     2.071    clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  TxData_reg[3]/C
                         clock pessimism             -0.502     1.569    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.120     1.689    TxData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 receiver_unit/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.672     1.556    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  receiver_unit/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  receiver_unit/counter_reg[12]/Q
                         net (fo=4, routed)           0.116     1.836    receiver_unit/counter_reg[12]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  receiver_unit/state_i_1/O
                         net (fo=1, routed)           0.000     1.881    receiver_unit/state_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  receiver_unit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.946     2.074    receiver_unit/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  receiver_unit/state_reg/C
                         clock pessimism             -0.505     1.569    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.091     1.660    receiver_unit/state_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.392%)  route 0.177ns (55.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.670     1.554    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  receiver_unit/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  receiver_unit/rxshiftreg_reg[7]/Q
                         net (fo=9, routed)           0.177     1.871    receiver_unit/RxData[6]
    SLICE_X5Y112         FDRE                                         r  receiver_unit/rxshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.944     2.072    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  receiver_unit/rxshiftreg_reg[6]/C
                         clock pessimism             -0.502     1.570    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.078     1.648    receiver_unit/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.440%)  route 0.139ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.671     1.555    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  receiver_unit/rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  receiver_unit/rxshiftreg_reg[4]/Q
                         net (fo=8, routed)           0.139     1.834    receiver_unit/RxData[3]
    SLICE_X5Y112         FDRE                                         r  receiver_unit/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.944     2.072    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  receiver_unit/rxshiftreg_reg[3]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.047     1.602    receiver_unit/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.067%)  route 0.328ns (69.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.593     1.476    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.328     1.945    hit_pixel/FontRom/ADDRARDADDR[1]
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.878     2.006    hit_pixel/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  hit_pixel/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.711    hit_pixel/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.533%)  route 0.200ns (51.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.567     1.450    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X9Y1           FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=31, routed)          0.200     1.792    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.048     1.840 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X8Y2           FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.837     1.964    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y2           FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.133     1.599    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    hit_pixel/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    player_pixel/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    player_pixel/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y113   TxData_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y113   TxData_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y113   TxData_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y113   TxData_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y113   TxData_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y112   TxData_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y110   receiver_unit/state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   receiver_unit/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   receiver_unit/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110   receiver_unit/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110   receiver_unit/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   receiver_unit/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   receiver_unit/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    monster_pixel/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112   TxData_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y112   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y1     vga_sync_unit/v_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y1     vga_sync_unit/v_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y1     vga_sync_unit/v_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y1     vga_sync_unit/v_count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6     vga_sync_unit/vsync_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y107   receiver_unit/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y107   receiver_unit/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   receiver_unit/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   receiver_unit/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    dp_reg/C



