<html>
<style>
 html, body { font-family: sans-serif; line-height: 1.6; }
 table.wikitable { background-color: #f8f9fa; color: #222; font-size: 85%; margin: 1em 0; border: 1px solid #a2a9b1; border-collapse: collapse; }
 table.wikitable > tr > th, table.wikitable > * > tr > th { background-color: #eaecf0; text-align: center; }
 table.wikitable > tr > th, table.wikitable > tr > td, table.wikitable > * > tr > th, table.wikitable > * > tr > td { border: 1px solid #a2a9b1; padding: 0.2em 0.4em; }
</style>
<body>
<div class="mw-parser-output"><h2><span id="PADAUK_FPPA_core_devices_.2815_bit.29"></span><span class="mw-headline" id="PADAUK_FPPA_core_devices_(15_bit)">PADAUK FPPA core devices (15 bit)</span></h2>
<p>These devices feature a 15-bit wide code memory. Byte order is little endian. The instruction set is called SYM_86B in Padauk include files. The SDCC backend will be called pdk15.
</p>
<table class="wikitable" style="text-align:center">
<caption>15-bit FPPA instruction set
</caption>
<tbody><tr>
<th>Hex</th>
<th>1<br>4</th>
<th>1<br>3</th>
<th>1<br>2</th>
<th>1<br>1</th>
<th>1<br>0</th>
<th><br>9</th>
<th><br>8</th>
<th><br>7</th>
<th><br>6</th>
<th><br>5</th>
<th><br>4</th>
<th><br>3</th>
<th><br>2</th>
<th><br>1</th>
<th><br>0</th>
<th>Mnemonic</th>
<th>ZF<br>?</th>
<th>CF<br>?</th>
<th>AC<br>?</th>
<th>OV<br>?</th>
<th>Description
</th></tr>
<tr>
<td colspan="22">
</td></tr>
<tr>
<td>0x0000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">NOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">No operation
</td></tr>
<tr>
<td>0x0006</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">LDSPTL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← LowByte@CodeMem(WORD[SP])
</td></tr>
<tr>
<td>0x0007</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">LDSPTH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← HighByteB@Codemem(WORD[SP])
</td></tr>
<tr>
<td colspan="22">
</td></tr>
<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th colspan="5"><i>opcode</i></th>
<th colspan="6">Miscellaneous instructions
</th></tr>
<tr>
<td>0x0060</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">ADDC A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + CF
</td></tr>
<tr>
<td>0x0061</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">SUBC A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - CF
</td></tr>
<tr>
<td>0x0062</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">IZSN A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Increment A and skip next instruction if A is zero
</td></tr>
<tr>
<td>0x0063</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">DZSN A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Decrement A and skip next instruction if A is zero
</td></tr>
<tr>
<td>0x0064</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0065</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0066</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0067</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">PCADD A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Add A to PC
</td></tr>
<tr>
<td>0x0068</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">NOT A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← ~A
</td></tr>
<tr>
<td>0x0069</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">NEG A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← NEG(A)
</td></tr>
<tr>
<td>0x006A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">SR A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A &gt;&gt; 1
</td></tr>
<tr>
<td>0x006B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">SL A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A &lt;&lt; 1
</td></tr>
<tr>
<td>0x006C</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td align="left">SRC A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← CF:A &gt;&gt; 1
</td></tr>
<tr>
<td>0x006D</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td align="left">SLC A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A:CF &lt;&lt; 1
</td></tr>
<tr>
<td>0x006E</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">SWAP A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Swap the high nibble and low nibble of A
</td></tr>
<tr>
<td>0x006F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0070</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">WDRESET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Reset Watchdog timer
</td></tr>
<tr>
<td>0x0071</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0072</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">PUSHAF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Push A and flags to stack
</td></tr>
<tr>
<td>0x0073</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">POPAF</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Pop A and flags from stack
</td></tr>
<tr>
<td>0x0074</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0075</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td align="left">RESET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Reset the whole chip
</td></tr>
<tr>
<td>0x0076</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">STOPSYS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">System halt (OSC disabled)
</td></tr>
<tr>
<td>0x0077</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">STOPEXE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">CPU halt (OSC active to output clock, SYSCLK disabled to save power)
</td></tr>
<tr>
<td>0x0078</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">ENGINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Global interrupt enbale
</td></tr>
<tr>
<td>0x0079</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">DISGINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Global interrupt disable
</td></tr>
<tr>
<td>0x007A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">RET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Return from subroutine
</td></tr>
<tr>
<td>0x007B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">RETI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Return from interrupt
</td></tr>
<tr>
<td>0x007C</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td align="left">MUL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Multiply (if available)
</td></tr>
<tr>
<td>0x007D</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x007E</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x007F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th colspan="2"><i>c</i></th>
<th colspan="6"><i>6-bit IO addr</i></th>
<th colspan="6">Operations with A and IO
</th></tr>
<tr>
<td>0x0080<br>...<br>0x00FF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>IO</i></td>
<td align="left">XOR IO, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">IO ← IO ^ A
</td></tr>
<tr>
<td>0x0100<br>...<br>0x017F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>IO</i></td>
<td align="left">MOV IO, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">IO ← A
</td></tr>
<tr>
<td>0x0180<br>...<br>0x01FF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>IO</i></td>
<td align="left">MOV A, IO</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← IO
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th colspan="8"><i>8-bit immediate</i></th>
<th colspan="6">Return with A
</th></tr>
<tr>
<td>0x02..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">RET <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← k and return from subroutine
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th colspan="2"><i>c</i></th>
<th colspan="7"><i>8-bit MEM addr</i></th>
<th><i>c</i></th>
<th colspan="6">16 bit memory operations
</th></tr>
<tr>
<td>0x05..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="7"><i>M</i></td>
<td>0</td>
<td align="left">LDTABL M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← LowByte@CodeMem(M) (last bit of M set to 0, M must be word aligned), 2 cycles
</td></tr>
<tr>
<td>0x05..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="7"><i>M</i></td>
<td>1</td>
<td align="left">LDTABH M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← HighByte@CodeMem(M) (last bit of M set to 1, M must be word aligned), 2 cycles
</td></tr>
<tr>
<td>0x06..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="7"><i>M</i></td>
<td>0</td>
<td align="left">STT16 M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← Timer16 (last bit of M set to 0, M must be word aligned)
</td></tr>
<tr>
<td>0x06..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="7"><i>M</i></td>
<td>1</td>
<td align="left">LDT16 M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Timer16 ← M (last bit of M set to 1, M must be word aligned)
</td></tr>
<tr>
<td>0x07..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="7"><i>M</i></td>
<td>0</td>
<td align="left">IDXM M, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">[M] ← A (last bit of M set to 0, M must be word aligned, 2 cycles)
</td></tr>
<tr>
<td>0x07..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="7"><i>M</i></td>
<td>1</td>
<td align="left">IDXM A, M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← [M] (last bit of M set to 1, M must be word aligned, 2 cycles)
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th colspan="5"><i>opcode</i></th>
<th colspan="8"><i>8-bit MEM addr</i></th>
<th colspan="6">Operations with A and memory
</th></tr>
<tr>
<td>0x0C..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">COMP A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Compare A with M (flags changed according to (A-M))
</td></tr>
<tr>
<td>0x0D..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">COMP M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Compare M with A (flags changed according to (M-A))
</td></tr>
<tr>
<td>0x0E..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">NADD A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← M + NEG(A)
</td></tr>
<tr>
<td>0x0F..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">NADD M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← NEG(M) + A
</td></tr>
<tr>
<td>0x10..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">ADD M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + A
</td></tr>
<tr>
<td>0x11..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">SUB M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - A
</td></tr>
<tr>
<td>0x12..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">ADDC M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + A + CF
</td></tr>
<tr>
<td>0x13..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">SUBC M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - A - CF
</td></tr>
<tr>
<td>0x14..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">AND M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M &amp; A
</td></tr>
<tr>
<td>0x15..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">OR M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M | A
</td></tr>
<tr>
<td>0x16..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">XOR M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M ^ A
</td></tr>
<tr>
<td>0x17..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">MOV M, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← A
</td></tr>
<tr>
<td>0x18..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">ADD A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + M
</td></tr>
<tr>
<td>0x19..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">SUB A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - M
</td></tr>
<tr>
<td>0x1A..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">ADDC A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + M + CF
</td></tr>
<tr>
<td>0x1B..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">SUBC A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - M - CF
</td></tr>
<tr>
<td>0x1C..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">AND A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A &amp; M
</td></tr>
<tr>
<td>0x1D..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">OR A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A | M
</td></tr>
<tr>
<td>0x1E..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">XOR A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A ^ M
</td></tr>
<tr>
<td>0x1F..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">MOV A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← M
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>0</th>
<th colspan="4"><i>opcode</i></th>
<th colspan="8"><i>8-bit MEM addr</i></th>
<th colspan="6">Operations with memory
</th></tr>
<tr>
<td>0x20..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">ADDC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + CF
</td></tr>
<tr>
<td>0x21..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">SUBC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - CF
</td></tr>
<tr>
<td>0x22..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">IZSN M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + 1 , skip next instruction if M is 0
</td></tr>
<tr>
<td>0x23..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">DZSN M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - 1 , skip next instruction if M is 0
</td></tr>
<tr>
<td>0x24..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">INC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + 1
</td></tr>
<tr>
<td>0x25..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">DEC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - 1
</td></tr>
<tr>
<td>0x26..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">CLEAR M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← 0
</td></tr>
<tr>
<td>0x27..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">XCH M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Exchange A with M
</td></tr>
<tr>
<td>0x28..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">NOT M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← ~M
</td></tr>
<tr>
<td>0x29..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">NEG M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← NEG(M)
</td></tr>
<tr>
<td>0x2A..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">SR M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M &gt;&gt; 1
</td></tr>
<tr>
<td>0x2B..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">SL M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M &lt;&lt; 1
</td></tr>
<tr>
<td>0x2C..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">SRC M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← CF:M &gt;&gt; 1
</td></tr>
<tr>
<td>0x2D..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">SLC M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M:CF &lt;&lt; 1
</td></tr>
<tr>
<td>0x2E..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td align="left">CEQSN A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if M is equal to A
</td></tr>
<tr>
<td>0x2F..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td align="left">CNEQSN A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if M is not equal to A
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>1</th>
<th colspan="2"><i>c</i></th>
<th colspan="3"><i>bit pos</i></th>
<th colspan="7"><i>7-bit IO addr</i></th>
<th colspan="6">Bit operations with IO
</th></tr>
<tr>
<td>0x3000<br>...<br>33FF</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>IO</i></td>
<td align="left">T0SN IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of IO and skip next instruction if clear
</td></tr>
<tr>
<td>0x3400<br>...<br>37FF</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>IO</i></td>
<td align="left">T1SN IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of IO and skip next instruction if set
</td></tr>
<tr>
<td>0x3800<br>...<br>3BFF</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>IO</i></td>
<td align="left">SET0 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Clear bit n of IO
</td></tr>
<tr>
<td>0x3C00<br>...<br>3FFF</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>IO</i></td>
<td align="left">SET1 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Set bit n of IO
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>1</th>
<th>0</th>
<th>0</th>
<th colspan="2"><i>c</i></th>
<th colspan="3"><i>bit pos</i></th>
<th colspan="7"><i>7-bit MEM addr</i></th>
<th colspan="6">Bit operations with memory
</th></tr>
<tr>
<td>0x4000<br>...<br>43FF</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>M</i></td>
<td align="left">T0SN M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of memory M and skip next instruction if clear
</td></tr>
<tr>
<td>0x4400<br>...<br>47FF</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>M</i></td>
<td align="left">T1SN M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of memory M and skip next instruction if set
</td></tr>
<tr>
<td>0x4800<br>...<br>4BFF</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>M</i></td>
<td align="left">SET0 M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Clear bit n of memory M
</td></tr>
<tr>
<td>0x4C00<br>...<br>4FFF</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>M</i></td>
<td align="left">SET1 M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Set bit n of memory M
</td></tr>
<tr>
<td colspan="22">
</td></tr>


<tr>
<th></th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th colspan="3"><i>opcode</i></th>
<th colspan="8"><i>8-bit immediate</i></th>
<th colspan="6">Operations with A and 8-bit literal
</th></tr>
<tr>
<td>0x50..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">ADD A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + k
</td></tr>
<tr>
<td>0x51..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">SUB A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - k
</td></tr>
<tr>
<td>0x52..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">CEQSN A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if A equals k
</td></tr>
<tr>
<td>0x53..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">CNEQSN A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if A not equals k
</td></tr>
<tr>
<td>0x54..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">AND A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A &amp; k
</td></tr>
<tr>
<td>0x55..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">OR A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A | k
</td></tr>
<tr>
<td>0x56..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">XOR A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A ^ k
</td></tr>
<tr>
<td>0x57..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">MOV A, <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← k
</td></tr>
<tr>
<td colspan="22">
</td></tr>

<tr>
<th></th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th colspan="3"><i>bit pos</i></th>
<th colspan="7"><i>7-bit IO addr</i></th>
<th colspan="6">Special operation with CF and IO
</th></tr>
<tr>
<td>0x5C00<br>...<br>0x5FFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="7"><i>IO</i></td>
<td align="left">SWAPC IO.n</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">Swap bit IO.n with CF
</td></tr>
<tr>
<td colspan="22">
</td></tr>


<tr>
<th></th>
<th>1</th>
<th>1</th>
<th><i>c</i></th>
<th colspan="12"><i>k</i></th>
<th colspan="6">Control transfers
</th></tr>
<tr>
<td>0x6000<br>...<br>0x6FFF</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="12"><i>k</i></td>
<td align="left">GOTO <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Jump to k (address in words, 2 cycles)
</td></tr>
<tr>
<td>0x7000<br>...<br>0x7FFF</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="12"><i>k</i></td>
<td align="left">CALL <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Call subroutine k (address in words, 2 cycles)
</td></tr>
<tr>
<td colspan="22">
</td></tr>


</tbody></table>
<table class="wikitable" style="text-align:center">
<caption>Instruction support by device
</caption>
<tbody><tr>
<th>Device</th>
<th>MUL</th>
<th>NMOV A, M</th>
<th>NMOV M, A</th>
<th>SWAP M</th>
<th>XOR A, IO
</th></tr>
<tr>
<td>PFS173</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-
</td></tr>
<tr>
<td>PMC133</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y
</td></tr>
<tr>
<td>PMS134</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y
</td></tr>
</tbody></table>

</div>
</body>
</html>
