{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652153723944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652153723945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 09:05:23 2022 " "Processing started: Tue May 10 09:05:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652153723945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153723945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153723945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652153724319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652153724319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153736626 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153736626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652153736664 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_EXMEM controller.vhd(17) " "VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"clr_EXMEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652153736666 "|controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_MEMWB controller.vhd(17) " "VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"clr_MEMWB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652153736667 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_11_9 controller.vhd(367) " "VHDL Process Statement warning at controller.vhd(367): signal \"IDRR_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652153736669 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_11_9 controller.vhd(367) " "VHDL Process Statement warning at controller.vhd(367): signal \"RREX_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652153736669 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_8_6 controller.vhd(367) " "VHDL Process Statement warning at controller.vhd(367): signal \"IDRR_8_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652153736669 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_IFID controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"wr_IFID\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736671 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_IDRR controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"wr_IDRR\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736671 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_RREX controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"wr_RREX\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736671 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_EXMEM controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"wr_EXMEM\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736672 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_MEMWB controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"wr_MEMWB\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736672 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IFID controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"clr_IFID\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736672 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IDRR controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"clr_IDRR\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736672 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_RREX controller.vhd(33) " "VHDL Process Statement warning at controller.vhd(33): inferring latch(es) for signal or variable \"clr_RREX\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652153736672 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_RREX controller.vhd(33) " "Inferred latch for \"clr_RREX\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736674 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IDRR controller.vhd(33) " "Inferred latch for \"clr_IDRR\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736675 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IFID controller.vhd(33) " "Inferred latch for \"clr_IFID\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736675 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_MEMWB controller.vhd(33) " "Inferred latch for \"wr_MEMWB\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736675 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_EXMEM controller.vhd(33) " "Inferred latch for \"wr_EXMEM\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736675 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_RREX controller.vhd(33) " "Inferred latch for \"wr_RREX\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736675 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_IDRR controller.vhd(33) " "Inferred latch for \"wr_IDRR\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736675 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_IFID controller.vhd(33) " "Inferred latch for \"wr_IFID\" at controller.vhd(33)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153736675 "|controller"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wr_IDRR\$latch wr_IFID\$latch " "Duplicate LATCH primitive \"wr_IDRR\$latch\" merged with LATCH primitive \"wr_IFID\$latch\"" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153737071 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1652153737071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wr_IFID\$latch " "Latch wr_IFID\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RREX_opcode_Op\[0\] " "Ports D and ENA on the latch are fed by the same signal RREX_opcode_Op\[0\]" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652153737071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE haz_EX " "Ports ENA and PRE on the latch are fed by the same signal haz_EX" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652153737071 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652153737071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wr_RREX\$latch " "Latch wr_RREX\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IDRR_opcode_Op\[2\] " "Ports D and ENA on the latch are fed by the same signal IDRR_opcode_Op\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652153737071 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652153737071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wr_EXMEM\$latch " "Latch wr_EXMEM\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RREX_opcode_Op\[2\] " "Ports D and ENA on the latch are fed by the same signal RREX_opcode_Op\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652153737072 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652153737072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_MEMWB VCC " "Pin \"wr_MEMWB\" is stuck at VCC" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|wr_MEMWB"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_IFID VCC " "Pin \"clr_IFID\" is stuck at VCC" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|clr_IFID"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_IDRR VCC " "Pin \"clr_IDRR\" is stuck at VCC" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|clr_IDRR"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_RREX VCC " "Pin \"clr_RREX\" is stuck at VCC" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|clr_RREX"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_EXMEM GND " "Pin \"clr_EXMEM\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|clr_EXMEM"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_MEMWB GND " "Pin \"clr_MEMWB\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|clr_MEMWB"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_Mux_RF_D3\[2\] GND " "Pin \"select_Mux_RF_D3\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|select_Mux_RF_D3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_ALU2\[1\] GND " "Pin \"select_ALU2\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652153737154 "|controller|select_ALU2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652153737154 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDRR_5_0_Op\[3\] " "No output dependent on input pin \"IDRR_5_0_Op\[3\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153737309 "|controller|IDRR_5_0_Op[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDRR_5_0_Op\[4\] " "No output dependent on input pin \"IDRR_5_0_Op\[4\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153737309 "|controller|IDRR_5_0_Op[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDRR_5_0_Op\[5\] " "No output dependent on input pin \"IDRR_5_0_Op\[5\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153737309 "|controller|IDRR_5_0_Op[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RREX_5_0_Op\[3\] " "No output dependent on input pin \"RREX_5_0_Op\[3\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153737309 "|controller|RREX_5_0_Op[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RREX_5_0_Op\[4\] " "No output dependent on input pin \"RREX_5_0_Op\[4\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153737309 "|controller|RREX_5_0_Op[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RREX_5_0_Op\[5\] " "No output dependent on input pin \"RREX_5_0_Op\[5\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153737309 "|controller|RREX_5_0_Op[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652153737309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652153737310 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652153737310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652153737310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652153737310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652153737420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 09:05:37 2022 " "Processing ended: Tue May 10 09:05:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652153737420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652153737420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652153737420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652153737420 ""}
