

================================================================
== Vitis HLS Report for 'xFGradientX3x3_0_0_s'
================================================================
* Date:           Mon Nov  2 14:21:25 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.138 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |out_pix_8_fu_140_p2    |     +    |   0|  0|  21|          11|          11|
    |ret_V_2_fu_120_p2      |     +    |   0|  0|  16|           9|           9|
    |ret_V_fu_102_p2        |     +    |   0|  0|  16|           9|           9|
    |out_pix_7_fu_130_p2    |     -    |   0|  0|  17|          10|          10|
    |out_pix_fu_146_p2      |     -    |   0|  0|  21|          11|          11|
    |icmp_ln73_fu_174_p2    |   icmp   |   0|  0|   9|           3|           1|
    |or_ln71_fu_194_p2      |    or    |   0|  0|   2|           1|           1|
    |ap_return              |  select  |   0|  0|   8|           1|           8|
    |select_ln71_fu_186_p3  |  select  |   0|  0|   2|           1|           2|
    |xor_ln71_fu_180_p2     |    xor   |   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 114|          57|          64|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | xFGradientX3x3<0, 0> | return value |
|ap_return  | out |    8| ap_ctrl_hs | xFGradientX3x3<0, 0> | return value |
|t0         |  in |    8|   ap_none  |          t0          |    scalar    |
|t2         |  in |    8|   ap_none  |          t2          |    scalar    |
|m0         |  in |    8|   ap_none  |          m0          |    scalar    |
|m2         |  in |    8|   ap_none  |          m2          |    scalar    |
|b0         |  in |    8|   ap_none  |          b0          |    scalar    |
|b2         |  in |    8|   ap_none  |          b2          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 2 'read' 'b2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 3 'read' 'b0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 4 'read' 'm2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 5 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 6 'read' 't2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 7 'read' 't0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%M00 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m0_read, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 8 'bitconcatenate' 'M00' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %M00" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 9 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%M01 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m2_read, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 10 'bitconcatenate' 'M01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %M01" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 11 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %t2_read"   --->   Operation 12 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %b2_read"   --->   Operation 13 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.90ns)   --->   "%ret_V = add i9 %zext_ln215, i9 %zext_ln215_4"   --->   Operation 14 'add' 'ret_V' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %ret_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:60]   --->   Operation 15 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %t0_read"   --->   Operation 16 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %b0_read"   --->   Operation 17 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%ret_V_2 = add i9 %zext_ln215_5, i9 %zext_ln215_6"   --->   Operation 18 'add' 'ret_V_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %ret_V_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 19 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.92ns)   --->   "%out_pix_7 = sub i10 %zext_ln59, i10 %zext_ln58" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:64]   --->   Operation 20 'sub' 'out_pix_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i10 %out_pix_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65]   --->   Operation 21 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_8 = add i11 %zext_ln60, i11 %sext_ln65" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65]   --->   Operation 22 'add' 'out_pix_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 23 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%out_pix = sub i11 %out_pix_8, i11 %zext_ln61" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:66]   --->   Operation 23 'sub' 'out_pix' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%trunc_ln302 = trunc i11 %out_pix"   --->   Operation 24 'trunc' 'trunc_ln302' <Predicate = (!or_ln71)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %out_pix, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %out_pix, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:73]   --->   Operation 26 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%icmp_ln73 = icmp_sgt  i3 %tmp_2, i3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:73]   --->   Operation 27 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%xor_ln71 = xor i1 %tmp, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 28 'xor' 'xor_ln71' <Predicate = (or_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%select_ln71 = select i1 %xor_ln71, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 29 'select' 'select_ln71' <Predicate = (or_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%or_ln71 = or i1 %tmp, i1 %icmp_ln73" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 30 'or' 'or_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln71_1 = select i1 %or_ln71, i8 %select_ln71, i8 %trunc_ln302" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 31 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln78 = ret i8 %select_ln71_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:78]   --->   Operation 32 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b2_read       (read          ) [ 00]
b0_read       (read          ) [ 00]
m2_read       (read          ) [ 00]
m0_read       (read          ) [ 00]
t2_read       (read          ) [ 00]
t0_read       (read          ) [ 00]
M00           (bitconcatenate) [ 00]
zext_ln58     (zext          ) [ 00]
M01           (bitconcatenate) [ 00]
zext_ln59     (zext          ) [ 00]
zext_ln215    (zext          ) [ 00]
zext_ln215_4  (zext          ) [ 00]
ret_V         (add           ) [ 00]
zext_ln60     (zext          ) [ 00]
zext_ln215_5  (zext          ) [ 00]
zext_ln215_6  (zext          ) [ 00]
ret_V_2       (add           ) [ 00]
zext_ln61     (zext          ) [ 00]
out_pix_7     (sub           ) [ 00]
sext_ln65     (sext          ) [ 00]
out_pix_8     (add           ) [ 00]
out_pix       (sub           ) [ 00]
trunc_ln302   (trunc         ) [ 00]
tmp           (bitselect     ) [ 00]
tmp_2         (partselect    ) [ 00]
icmp_ln73     (icmp          ) [ 00]
xor_ln71      (xor           ) [ 00]
select_ln71   (select        ) [ 00]
or_ln71       (or            ) [ 01]
select_ln71_1 (select        ) [ 00]
ret_ln78      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="b2_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b0_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="m2_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="m0_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="t2_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t2_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t0_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t0_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="M00_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M00/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln58_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="M01_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M01/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln59_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln215_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln215_4_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="ret_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln60_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln215_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln215_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ret_V_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln61_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_pix_7_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix_7/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln65_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_pix_8_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix_8/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="out_pix_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln302_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln302/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="11" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="5" slack="0"/>
<pin id="169" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln73_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln71_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln71_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln71_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln71_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="52" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="58" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="34" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="94" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="98" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="64" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="40" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="112" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="90" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="78" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="108" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="126" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="146" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="146" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="156" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="156" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="174" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="186" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="152" pin="1"/><net_sink comp="200" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFGradientX3x3<0, 0> : t0 | {1 }
	Port: xFGradientX3x3<0, 0> : t2 | {1 }
	Port: xFGradientX3x3<0, 0> : m0 | {1 }
	Port: xFGradientX3x3<0, 0> : m2 | {1 }
	Port: xFGradientX3x3<0, 0> : b0 | {1 }
	Port: xFGradientX3x3<0, 0> : b2 | {1 }
  - Chain level:
	State 1
		zext_ln58 : 1
		zext_ln59 : 1
		ret_V : 1
		zext_ln60 : 2
		ret_V_2 : 1
		zext_ln61 : 2
		out_pix_7 : 2
		sext_ln65 : 3
		out_pix_8 : 4
		out_pix : 5
		trunc_ln302 : 6
		tmp : 6
		tmp_2 : 6
		icmp_ln73 : 7
		xor_ln71 : 7
		select_ln71 : 7
		or_ln71 : 8
		select_ln71_1 : 8
		ret_ln78 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     ret_V_fu_102     |    0    |    15   |
|    add   |    ret_V_2_fu_120    |    0    |    15   |
|          |   out_pix_8_fu_140   |    0    |    21   |
|----------|----------------------|---------|---------|
|    sub   |   out_pix_7_fu_130   |    0    |    16   |
|          |    out_pix_fu_146    |    0    |    21   |
|----------|----------------------|---------|---------|
|  select  |  select_ln71_fu_186  |    0    |    8    |
|          | select_ln71_1_fu_200 |    0    |    8    |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln73_fu_174   |    0    |    9    |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln71_fu_180   |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |    or_ln71_fu_194    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  b2_read_read_fu_34  |    0    |    0    |
|          |  b0_read_read_fu_40  |    0    |    0    |
|   read   |  m2_read_read_fu_46  |    0    |    0    |
|          |  m0_read_read_fu_52  |    0    |    0    |
|          |  t2_read_read_fu_58  |    0    |    0    |
|          |  t0_read_read_fu_64  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|       M00_fu_70      |    0    |    0    |
|          |       M01_fu_82      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln58_fu_78   |    0    |    0    |
|          |    zext_ln59_fu_90   |    0    |    0    |
|          |   zext_ln215_fu_94   |    0    |    0    |
|   zext   |  zext_ln215_4_fu_98  |    0    |    0    |
|          |   zext_ln60_fu_108   |    0    |    0    |
|          |  zext_ln215_5_fu_112 |    0    |    0    |
|          |  zext_ln215_6_fu_116 |    0    |    0    |
|          |   zext_ln61_fu_126   |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln65_fu_136   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln302_fu_152  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_156      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_2_fu_164     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   117   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   117  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   117  |
+-----------+--------+--------+
