0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sim_1/new/test_bistabil.v,1712647878,verilog,,,,test_bistabil,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sim_1/new/test_new_latch.v,1712646397,verilog,,,,test_new_latch,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sim_1/new/testbench.v,1712645189,verilog,,,,testbench,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sources_1/new/TOP.v,1712645140,verilog,,C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sources_1/new/nor.v,,TOP,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sources_1/new/bitstabil.v,1712648594,verilog,,C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sim_1/new/test_bistabil.v,,bitstabil,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sources_1/new/new_latch.v,1712645992,verilog,,C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sim_1/new/test_new_latch.v,,new_latch,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sources_1/new/nor.v,1712645375,verilog,,C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sim_1/new/testbench.v,,nor_mine,,,,,,,,
