$date
	Sat Oct 22 18:53:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#505619
b1101 !
1"
#505622
b1101 &
b1101 %
1$
#505623
0"
#505626
b101000 &
b101000 %
#505630
b10100 &
b10100 %
#505634
b1010 &
b1010 %
#505638
b101 &
b101 %
#505642
b10000 &
b10000 %
#505646
b1000 &
b1000 %
#505650
b100 &
b100 %
#505654
b10 &
b10 %
#505658
b1 &
b1 %
1#
#505662
b0 &
0#
b0 %
0$
#1457100
b11101 !
1"
#1457102
b11101 &
b11101 %
1$
#1457103
0"
#1457106
b1011000 &
b1011000 %
#1457110
b101100 &
b101100 %
#1457114
b10110 &
b10110 %
#1457118
b1011 &
b1011 %
#1457122
b100010 &
b100010 %
#1457126
b10001 &
b10001 %
#1457130
b110100 &
b110100 %
#1457134
b11010 &
b11010 %
#1457138
b1101 &
b1101 %
#1457142
b101000 &
b101000 %
#1457146
b10100 &
b10100 %
#1457150
b1010 &
b1010 %
#1457154
b101 &
b101 %
#1457158
b10000 &
b10000 %
#1457162
b1000 &
b1000 %
#1457166
b100 &
b100 %
#1457170
b10 &
b10 %
#1457174
b1 &
1#
b1 %
#1457178
b0 &
b0 %
0#
0$
#2443570
b1 &
b1 %
1$
b1 !
1"
#2443571
0"
#2443574
1#
#2443578
b0 &
b0 %
0#
0$
#4500012
