****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:07:51 2022
****************************************


  Startpoint: inp[13] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[13] (in)                            0.000      0.000 r
  U178/Y (AND2X1)                      2212696.000
                                                  2212696.000 r
  U179/Y (INVX1)                       709556.000 2922252.000 f
  U129/Y (AND2X1)                      2037096.000
                                                  4959348.000 f
  U130/Y (INVX1)                       -1343412.000
                                                  3615936.000 r
  U136/Y (AND2X1)                      2199112.000
                                                  5815048.000 r
  U137/Y (INVX1)                       707796.000 6522844.000 f
  U190/Y (NAND2X1)                     1291596.000
                                                  7814440.000 r
  U172/Y (XNOR2X1)                     6321512.000
                                                  14135952.000 r
  U173/Y (INVX1)                       775656.000 14911608.000 f
  U191/Y (OR2X1)                       2115260.000
                                                  17026868.000 f
  U71/Y (AND2X1)                       2048488.000
                                                  19075356.000 f
  U72/Y (INVX1)                        -1187576.000
                                                  17887780.000 r
  U67/Y (AND2X1)                       2199072.000
                                                  20086852.000 r
  U68/Y (INVX1)                        708252.000 20795104.000 f
  U222/Y (OR2X1)                       2115214.000
                                                  22910318.000 f
  U168/Y (AND2X1)                      2434376.000
                                                  25344694.000 f
  U169/Y (INVX1)                       -1327732.000
                                                  24016962.000 r
  U229/Y (OR2X1)                       1641270.000
                                                  25658232.000 r
  U97/Y (AND2X1)                       1875562.000
                                                  27533794.000 r
  U98/Y (INVX1)                        707706.000 28241500.000 f
  U36/Y (AND2X1)                       2458076.000
                                                  30699576.000 f
  U37/Y (INVX1)                        -1150596.000
                                                  29548980.000 r
  U231/Y (OR2X1)                       1651656.000
                                                  31200636.000 r
  U99/Y (AND2X1)                       2196844.000
                                                  33397480.000 r
  U100/Y (INVX1)                       708308.000 34105788.000 f
  U232/Y (NAND2X1)                     918868.000 35024656.000 r
  U69/Y (AND2X1)                       2174560.000
                                                  37199216.000 r
  U70/Y (INVX1)                        716008.000 37915224.000 f
  U75/Y (AND2X1)                       2458032.000
                                                  40373256.000 f
  U76/Y (INVX1)                        -1187512.000
                                                  39185744.000 r
  U180/Y (OR2X1)                       1777744.000
                                                  40963488.000 r
  U181/Y (INVX1)                       712592.000 41676080.000 f
  U234/Y (NOR2X1)                      1157552.000
                                                  42833632.000 r
  U95/Y (AND2X1)                       2183828.000
                                                  45017460.000 r
  U96/Y (INVX1)                        712548.000 45730008.000 f
  U103/Y (AND2X1)                      2034876.000
                                                  47764884.000 f
  U104/Y (INVX1)                       -1291640.000
                                                  46473244.000 r
  U160/Y (AND2X1)                      2202036.000
                                                  48675280.000 r
  U161/Y (INVX1)                       712236.000 49387516.000 f
  U238/Y (NAND2X1)                     918856.000 50306372.000 r
  U91/Y (AND2X1)                       1819204.000
                                                  52125576.000 r
  U92/Y (INVX1)                        713316.000 52838892.000 f
  U105/Y (AND2X1)                      2458080.000
                                                  55296972.000 f
  U106/Y (INVX1)                       -1187292.000
                                                  54109680.000 r
  U244/Y (AND2X1)                      1318788.000
                                                  55428468.000 r
  out[0] (out)                            0.000   55428468.000 r
  data arrival time                               55428468.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -55428468.000
  ---------------------------------------------------------------
  slack (MET)                                     144571536.000


1
