
---------- Begin Simulation Statistics ----------
final_tick                               168467115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 399642                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664988                       # Number of bytes of host memory used
host_op_rate                                   400427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   250.22                       # Real time elapsed on the host
host_tick_rate                              673265520                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168467                       # Number of seconds simulated
sim_ticks                                168467115000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.684671                       # CPI: cycles per instruction
system.cpu.discardedOps                        191370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35390265                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593588                       # IPC: instructions per cycle
system.cpu.numCycles                        168467115                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133076850                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        466250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       981807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1964635                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1270                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485609                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735017                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104009                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101978                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903470                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65400                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51034368                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51034368                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51034785                       # number of overall hits
system.cpu.dcache.overall_hits::total        51034785                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1033419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1033419                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1041421                       # number of overall misses
system.cpu.dcache.overall_misses::total       1041421                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47361159911                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47361159911                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47361159911                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47361159911                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52067787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52067787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076206                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019848                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019998                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45829.581139                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45829.581139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45477.438914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45477.438914                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98953                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3755                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.352330                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       880006                       # number of writebacks
system.cpu.dcache.writebacks::total            880006                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59344                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59344                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       982071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       982071                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43529580997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43529580997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44360965996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44360965996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018708                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018708                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44688.120522                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44688.120522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45170.833877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45170.833877                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981559                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40522556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40522556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595991                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595991                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22464359999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22464359999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37692.448374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37692.448374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4543                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4543                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       591448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       591448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21038433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21038433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35571.061192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35571.061192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10511812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10511812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       437428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       437428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24896799912                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24896799912                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56916.338030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56916.338030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54801                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54801                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       382627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       382627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22491147997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22491147997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58780.870135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58780.870135                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    831384999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    831384999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103975.112431                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103975.112431                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.511025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982071                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.966570                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.511025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53058353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53058353                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685257                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474613                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025903                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700875                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700875                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700875                       # number of overall hits
system.cpu.icache.overall_hits::total         9700875                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71792000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71792000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71792000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71792000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701634                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701634                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701634                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94587.615283                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94587.615283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94587.615283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94587.615283                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70274000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70274000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92587.615283                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92587.615283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92587.615283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92587.615283                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700875                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700875                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71792000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71792000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94587.615283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94587.615283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70274000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70274000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92587.615283                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92587.615283                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.350248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12782.126482                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.350248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702393                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 168467115000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               741152                       # number of demand (read+write) hits
system.l2.demand_hits::total                   741248                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              741152                       # number of overall hits
system.l2.overall_hits::total                  741248                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240919                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241582                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            240919                       # number of overall misses
system.l2.overall_misses::total                241582                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25393017000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25458959000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65942000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25393017000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25458959000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982830                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982830                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.245317                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.245802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.245317                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.245802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99460.030166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105400.640879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105384.337409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99460.030166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105400.640879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105384.337409                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152491                       # number of writebacks
system.l2.writebacks::total                    152491                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241578                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20574427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20627109000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20574427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20627109000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.245313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.245798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.245313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.245798                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79460.030166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85401.187141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85384.881901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79460.030166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85401.187141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85384.881901                       # average overall mshr miss latency
system.l2.replacements                         225879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       880006                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           880006                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       880006                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       880006                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           63                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            63                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            231605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                231605                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16275948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16275948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.395385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107462.500908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107462.500908                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13246808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13246808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.395385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87462.500908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87462.500908                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99460.030166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99460.030166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79460.030166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79460.030166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        509547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            509547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9117069000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9117069000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       599009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.149350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.149350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101909.961771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101909.961771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7327619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7327619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.149343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.149343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81911.276800                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81911.276800                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16139.589893                       # Cycle average of tags in use
system.l2.tags.total_refs                     1963177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242263                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.103495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.661023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.446510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16087.482360                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985082                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4168751                       # Number of tag accesses
system.l2.tags.data_accesses                  4168751                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009759144250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8978                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8978                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              667649                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143674                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241578                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241578                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152491                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    438                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241578                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.858098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.838925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.670374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8893     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.17%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.69%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.980842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.949396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4650     51.79%     51.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.17%     52.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3976     44.29%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              241      2.68%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8978                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15460992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9759424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     91.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  168467019000                       # Total gap between requests
system.mem_ctrls.avgGap                     427506.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15390528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9757056                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 251871.114430849004                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 91356274.487160295248                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 57916680.059488169849                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       240915                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152491                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18648250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8185647000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3981077944750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28127.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33977.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26106969.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15418560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15460992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9759424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9759424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240915                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241578                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152491                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152491                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       251871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     91522669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         91774540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       251871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       251871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     57930736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        57930736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     57930736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       251871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     91522669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       149705276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               241140                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152454                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9131                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3682920250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1205700000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8204295250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15272.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34022.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139568                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90634                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       163384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   154.171277                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.487727                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.792998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       119548     73.17%     73.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19713     12.07%     85.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5517      3.38%     88.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1278      0.78%     89.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9207      5.64%     95.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          644      0.39%     95.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          449      0.27%     95.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          567      0.35%     96.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6461      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       163384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15432960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9757056                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               91.608146                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               57.916680                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       589471260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       313296225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      864182760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     400561920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13298351040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  39548853780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31387074240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86401791225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.870368                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  81181650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5625360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  81660105000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       577147620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       306746055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      857556840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     395247960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13298351040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  39279371460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31614006720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86328427695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.434891                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  81772680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5625360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  81069075000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90121                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152491                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72181                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151457                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       707828                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 707828                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25220416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25220416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241578                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1076214000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1309939500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            599768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1032497                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          174941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383062                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2945701                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2947465                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119172928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119237248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          225879                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9759424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1208709                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002211                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1206046     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2654      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1208709                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 168467115000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3725139000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2946216996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
