# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do frameMakerTop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/frameMakerTop {C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:05 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/frameMakerTop" C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v 
# -- Compiling module framecontroller
# 
# Top level modules:
# 	framecontroller
# End time: 23:20:05 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/frameMakerTop {C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:05 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/frameMakerTop" C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v 
# -- Compiling module frameMakerTop
# 
# Top level modules:
# 	frameMakerTop
# End time: 23:20:05 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/frameMakerTop {C:/intelFPGA_lite/17.0/frameMakerTop/overload.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:05 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/frameMakerTop" C:/intelFPGA_lite/17.0/frameMakerTop/overload.v 
# -- Compiling module overload
# 
# Top level modules:
# 	overload
# End time: 23:20:05 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/frameMakerTop {C:/intelFPGA_lite/17.0/frameMakerTop/interFrameSpace.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:05 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/frameMakerTop" C:/intelFPGA_lite/17.0/frameMakerTop/interFrameSpace.v 
# -- Compiling module interFrameSpace
# 
# Top level modules:
# 	interFrameSpace
# End time: 23:20:05 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/frameMakerTop {C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:05 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/frameMakerTop" C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop_TB.v 
# -- Compiling module frameMakerTop_TB
# 
# Top level modules:
# 	frameMakerTop_TB
# End time: 23:20:05 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  frameMakerTop_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" frameMakerTop_TB 
# Start time: 23:20:05 on Dec 04,2017
# Loading work.frameMakerTop_TB
# Loading work.frameMakerTop
# Loading work.interFrameSpace
# Loading work.overload
# Loading work.framecontroller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop_TB.v(19)
#    Time: 0 ps  Iteration: 0  Instance: /frameMakerTop_TB
# Break in Module frameMakerTop_TB at C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop_TB.v line 19
run -continue
# ** Note: $stop    : C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop_TB.v(44)
#    Time: 620 ps  Iteration: 1  Instance: /frameMakerTop_TB
# Break in Module frameMakerTop_TB at C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop_TB.v line 44
# End time: 23:20:50 on Dec 04,2017, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
