This is my first project in VHDL.
Any feedback is appreciated!