// Seed: 480174600
module module_0 #(
    parameter id_1 = 32'd60
);
  wire _id_1;
  ;
  real id_2[id_1 : id_1];
endmodule
module module_1 #(
    parameter id_4 = 32'd6
) (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    inout tri0 id_3,
    input wire _id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0.0;
  logic [id_4 : !  1] id_7 = 1;
  parameter id_8 = 1;
endmodule
module module_2 #(
    parameter id_18 = 32'd46,
    parameter id_19 = 32'd54,
    parameter id_5  = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire _id_19;
  input wire _id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire _id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_18 : id_5  -  id_19  &  1 'h0] id_24;
  ;
  wire id_25;
  module_0 modCall_1 ();
endmodule
