{
  "module_name": "rt5659.c",
  "hash_id": "e1ca38abed159a6574bcb4cbff99706cc83be0254e29828568f1c3c4556891f9",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5659.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/i2c.h>\n#include <linux/platform_device.h>\n#include <linux/spi/spi.h>\n#include <linux/acpi.h>\n#include <linux/gpio/consumer.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/jack.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n#include <sound/rt5659.h>\n\n#include \"rl6231.h\"\n#include \"rt5659.h\"\n\nstatic const struct reg_default rt5659_reg[] = {\n\t{ 0x0000, 0x0000 },\n\t{ 0x0001, 0x4848 },\n\t{ 0x0002, 0x8080 },\n\t{ 0x0003, 0xc8c8 },\n\t{ 0x0004, 0xc80a },\n\t{ 0x0005, 0x0000 },\n\t{ 0x0006, 0x0000 },\n\t{ 0x0007, 0x0103 },\n\t{ 0x0008, 0x0080 },\n\t{ 0x0009, 0x0000 },\n\t{ 0x000a, 0x0000 },\n\t{ 0x000c, 0x0000 },\n\t{ 0x000d, 0x0000 },\n\t{ 0x000f, 0x0808 },\n\t{ 0x0010, 0x3080 },\n\t{ 0x0011, 0x4a00 },\n\t{ 0x0012, 0x4e00 },\n\t{ 0x0015, 0x42c1 },\n\t{ 0x0016, 0x0000 },\n\t{ 0x0018, 0x000b },\n\t{ 0x0019, 0xafaf },\n\t{ 0x001a, 0xafaf },\n\t{ 0x001b, 0x0011 },\n\t{ 0x001c, 0x2f2f },\n\t{ 0x001d, 0x2f2f },\n\t{ 0x001e, 0x2f2f },\n\t{ 0x001f, 0x0000 },\n\t{ 0x0020, 0x0000 },\n\t{ 0x0021, 0x0000 },\n\t{ 0x0022, 0x5757 },\n\t{ 0x0023, 0x0039 },\n\t{ 0x0026, 0xc060 },\n\t{ 0x0027, 0xd8d8 },\n\t{ 0x0029, 0x8080 },\n\t{ 0x002a, 0xaaaa },\n\t{ 0x002b, 0xaaaa },\n\t{ 0x002c, 0x00af },\n\t{ 0x002d, 0x0000 },\n\t{ 0x002f, 0x1002 },\n\t{ 0x0031, 0x5000 },\n\t{ 0x0032, 0x0000 },\n\t{ 0x0033, 0x0000 },\n\t{ 0x0034, 0x0000 },\n\t{ 0x0035, 0x0000 },\n\t{ 0x0036, 0x0000 },\n\t{ 0x003a, 0x0000 },\n\t{ 0x003b, 0x0000 },\n\t{ 0x003c, 0x007f },\n\t{ 0x003d, 0x0000 },\n\t{ 0x003e, 0x007f },\n\t{ 0x0040, 0x0808 },\n\t{ 0x0046, 0x001f },\n\t{ 0x0047, 0x001f },\n\t{ 0x0048, 0x0003 },\n\t{ 0x0049, 0xe061 },\n\t{ 0x004a, 0x0000 },\n\t{ 0x004b, 0x031f },\n\t{ 0x004d, 0x0000 },\n\t{ 0x004e, 0x001f },\n\t{ 0x004f, 0x0000 },\n\t{ 0x0050, 0x001f },\n\t{ 0x0052, 0xf000 },\n\t{ 0x0053, 0x0111 },\n\t{ 0x0054, 0x0064 },\n\t{ 0x0055, 0x0080 },\n\t{ 0x0056, 0xef0e },\n\t{ 0x0057, 0xf0f0 },\n\t{ 0x0058, 0xef0e },\n\t{ 0x0059, 0xf0f0 },\n\t{ 0x005a, 0xef0e },\n\t{ 0x005b, 0xf0f0 },\n\t{ 0x005c, 0xf000 },\n\t{ 0x005d, 0x0000 },\n\t{ 0x005e, 0x1f2c },\n\t{ 0x005f, 0x1f2c },\n\t{ 0x0060, 0x2717 },\n\t{ 0x0061, 0x0000 },\n\t{ 0x0062, 0x0000 },\n\t{ 0x0063, 0x003e },\n\t{ 0x0064, 0x0000 },\n\t{ 0x0065, 0x0000 },\n\t{ 0x0066, 0x0000 },\n\t{ 0x0067, 0x0000 },\n\t{ 0x006a, 0x0000 },\n\t{ 0x006b, 0x0000 },\n\t{ 0x006c, 0x0000 },\n\t{ 0x006e, 0x0000 },\n\t{ 0x006f, 0x0000 },\n\t{ 0x0070, 0x8000 },\n\t{ 0x0071, 0x8000 },\n\t{ 0x0072, 0x8000 },\n\t{ 0x0073, 0x1110 },\n\t{ 0x0074, 0xfe00 },\n\t{ 0x0075, 0x2409 },\n\t{ 0x0076, 0x000a },\n\t{ 0x0077, 0x00f0 },\n\t{ 0x0078, 0x0000 },\n\t{ 0x0079, 0x0000 },\n\t{ 0x007a, 0x0123 },\n\t{ 0x007b, 0x8003 },\n\t{ 0x0080, 0x0000 },\n\t{ 0x0081, 0x0000 },\n\t{ 0x0082, 0x0000 },\n\t{ 0x0083, 0x0000 },\n\t{ 0x0084, 0x0000 },\n\t{ 0x0085, 0x0000 },\n\t{ 0x0086, 0x0008 },\n\t{ 0x0087, 0x0000 },\n\t{ 0x0088, 0x0000 },\n\t{ 0x0089, 0x0000 },\n\t{ 0x008a, 0x0000 },\n\t{ 0x008b, 0x0000 },\n\t{ 0x008c, 0x0003 },\n\t{ 0x008e, 0x0000 },\n\t{ 0x008f, 0x1000 },\n\t{ 0x0090, 0x0646 },\n\t{ 0x0091, 0x0c16 },\n\t{ 0x0092, 0x0073 },\n\t{ 0x0093, 0x0000 },\n\t{ 0x0094, 0x0080 },\n\t{ 0x0097, 0x0000 },\n\t{ 0x0098, 0x0000 },\n\t{ 0x0099, 0x0000 },\n\t{ 0x009a, 0x0000 },\n\t{ 0x009b, 0x0000 },\n\t{ 0x009c, 0x007f },\n\t{ 0x009d, 0x0000 },\n\t{ 0x009e, 0x007f },\n\t{ 0x009f, 0x0000 },\n\t{ 0x00a0, 0x0060 },\n\t{ 0x00a1, 0x90a1 },\n\t{ 0x00ae, 0x2000 },\n\t{ 0x00af, 0x0000 },\n\t{ 0x00b0, 0x2000 },\n\t{ 0x00b1, 0x0000 },\n\t{ 0x00b2, 0x0000 },\n\t{ 0x00b6, 0x0000 },\n\t{ 0x00b7, 0x0000 },\n\t{ 0x00b8, 0x0000 },\n\t{ 0x00b9, 0x0000 },\n\t{ 0x00ba, 0x0000 },\n\t{ 0x00bb, 0x0000 },\n\t{ 0x00be, 0x0000 },\n\t{ 0x00bf, 0x0000 },\n\t{ 0x00c0, 0x0000 },\n\t{ 0x00c1, 0x0000 },\n\t{ 0x00c2, 0x0000 },\n\t{ 0x00c3, 0x0000 },\n\t{ 0x00c4, 0x0003 },\n\t{ 0x00c5, 0x0000 },\n\t{ 0x00cb, 0xa02f },\n\t{ 0x00cc, 0x0000 },\n\t{ 0x00cd, 0x0e02 },\n\t{ 0x00d6, 0x0000 },\n\t{ 0x00d7, 0x2244 },\n\t{ 0x00d9, 0x0809 },\n\t{ 0x00da, 0x0000 },\n\t{ 0x00db, 0x0008 },\n\t{ 0x00dc, 0x00c0 },\n\t{ 0x00dd, 0x6724 },\n\t{ 0x00de, 0x3131 },\n\t{ 0x00df, 0x0008 },\n\t{ 0x00e0, 0x4000 },\n\t{ 0x00e1, 0x3131 },\n\t{ 0x00e4, 0x400c },\n\t{ 0x00e5, 0x8031 },\n\t{ 0x00ea, 0xb320 },\n\t{ 0x00eb, 0x0000 },\n\t{ 0x00ec, 0xb300 },\n\t{ 0x00ed, 0x0000 },\n\t{ 0x00f0, 0x0000 },\n\t{ 0x00f1, 0x0202 },\n\t{ 0x00f2, 0x0ddd },\n\t{ 0x00f3, 0x0ddd },\n\t{ 0x00f4, 0x0ddd },\n\t{ 0x00f6, 0x0000 },\n\t{ 0x00f7, 0x0000 },\n\t{ 0x00f8, 0x0000 },\n\t{ 0x00f9, 0x0000 },\n\t{ 0x00fa, 0x8000 },\n\t{ 0x00fb, 0x0000 },\n\t{ 0x00fc, 0x0000 },\n\t{ 0x00fd, 0x0001 },\n\t{ 0x00fe, 0x10ec },\n\t{ 0x00ff, 0x6311 },\n\t{ 0x0100, 0xaaaa },\n\t{ 0x010a, 0xaaaa },\n\t{ 0x010b, 0x00a0 },\n\t{ 0x010c, 0xaeae },\n\t{ 0x010d, 0xaaaa },\n\t{ 0x010e, 0xaaa8 },\n\t{ 0x010f, 0xa0aa },\n\t{ 0x0110, 0xe02a },\n\t{ 0x0111, 0xa702 },\n\t{ 0x0112, 0xaaaa },\n\t{ 0x0113, 0x2800 },\n\t{ 0x0116, 0x0000 },\n\t{ 0x0117, 0x0f00 },\n\t{ 0x011a, 0x0020 },\n\t{ 0x011b, 0x0011 },\n\t{ 0x011c, 0x0150 },\n\t{ 0x011d, 0x0000 },\n\t{ 0x011e, 0x0000 },\n\t{ 0x011f, 0x0000 },\n\t{ 0x0120, 0x0000 },\n\t{ 0x0121, 0x009b },\n\t{ 0x0122, 0x5014 },\n\t{ 0x0123, 0x0421 },\n\t{ 0x0124, 0x7cea },\n\t{ 0x0125, 0x0420 },\n\t{ 0x0126, 0x5550 },\n\t{ 0x0132, 0x0000 },\n\t{ 0x0133, 0x0000 },\n\t{ 0x0137, 0x5055 },\n\t{ 0x0138, 0x3700 },\n\t{ 0x0139, 0x79a1 },\n\t{ 0x013a, 0x2020 },\n\t{ 0x013b, 0x2020 },\n\t{ 0x013c, 0x2005 },\n\t{ 0x013e, 0x1f00 },\n\t{ 0x013f, 0x0000 },\n\t{ 0x0145, 0x0002 },\n\t{ 0x0146, 0x0000 },\n\t{ 0x0147, 0x0000 },\n\t{ 0x0148, 0x0000 },\n\t{ 0x0150, 0x1813 },\n\t{ 0x0151, 0x0690 },\n\t{ 0x0152, 0x1c17 },\n\t{ 0x0153, 0x6883 },\n\t{ 0x0154, 0xd3ce },\n\t{ 0x0155, 0x352d },\n\t{ 0x0156, 0x00eb },\n\t{ 0x0157, 0x3717 },\n\t{ 0x0158, 0x4c6a },\n\t{ 0x0159, 0xe41b },\n\t{ 0x015a, 0x2a13 },\n\t{ 0x015b, 0xb600 },\n\t{ 0x015c, 0xc730 },\n\t{ 0x015d, 0x35d4 },\n\t{ 0x015e, 0x00bf },\n\t{ 0x0160, 0x0ec0 },\n\t{ 0x0161, 0x0020 },\n\t{ 0x0162, 0x0080 },\n\t{ 0x0163, 0x0800 },\n\t{ 0x0164, 0x0000 },\n\t{ 0x0165, 0x0000 },\n\t{ 0x0166, 0x0000 },\n\t{ 0x0167, 0x001f },\n\t{ 0x0170, 0x4e80 },\n\t{ 0x0171, 0x0020 },\n\t{ 0x0172, 0x0080 },\n\t{ 0x0173, 0x0800 },\n\t{ 0x0174, 0x000c },\n\t{ 0x0175, 0x0000 },\n\t{ 0x0190, 0x3300 },\n\t{ 0x0191, 0x2200 },\n\t{ 0x0192, 0x0000 },\n\t{ 0x01b0, 0x4b38 },\n\t{ 0x01b1, 0x0000 },\n\t{ 0x01b2, 0x0000 },\n\t{ 0x01b3, 0x0000 },\n\t{ 0x01c0, 0x0045 },\n\t{ 0x01c1, 0x0540 },\n\t{ 0x01c2, 0x0000 },\n\t{ 0x01c3, 0x0030 },\n\t{ 0x01c7, 0x0000 },\n\t{ 0x01c8, 0x5757 },\n\t{ 0x01c9, 0x5757 },\n\t{ 0x01ca, 0x5757 },\n\t{ 0x01cb, 0x5757 },\n\t{ 0x01cc, 0x5757 },\n\t{ 0x01cd, 0x5757 },\n\t{ 0x01ce, 0x006f },\n\t{ 0x01da, 0x0000 },\n\t{ 0x01db, 0x0000 },\n\t{ 0x01de, 0x7d00 },\n\t{ 0x01df, 0x10c0 },\n\t{ 0x01e0, 0x06a1 },\n\t{ 0x01e1, 0x0000 },\n\t{ 0x01e2, 0x0000 },\n\t{ 0x01e3, 0x0000 },\n\t{ 0x01e4, 0x0001 },\n\t{ 0x01e6, 0x0000 },\n\t{ 0x01e7, 0x0000 },\n\t{ 0x01e8, 0x0000 },\n\t{ 0x01ea, 0x0000 },\n\t{ 0x01eb, 0x0000 },\n\t{ 0x01ec, 0x0000 },\n\t{ 0x01ed, 0x0000 },\n\t{ 0x01ee, 0x0000 },\n\t{ 0x01ef, 0x0000 },\n\t{ 0x01f0, 0x0000 },\n\t{ 0x01f1, 0x0000 },\n\t{ 0x01f2, 0x0000 },\n\t{ 0x01f6, 0x1e04 },\n\t{ 0x01f7, 0x01a1 },\n\t{ 0x01f8, 0x0000 },\n\t{ 0x01f9, 0x0000 },\n\t{ 0x01fa, 0x0002 },\n\t{ 0x01fb, 0x0000 },\n\t{ 0x01fc, 0x0000 },\n\t{ 0x01fd, 0x0000 },\n\t{ 0x01fe, 0x0000 },\n\t{ 0x0200, 0x066c },\n\t{ 0x0201, 0x7fff },\n\t{ 0x0202, 0x7fff },\n\t{ 0x0203, 0x0000 },\n\t{ 0x0204, 0x0000 },\n\t{ 0x0205, 0x0000 },\n\t{ 0x0206, 0x0000 },\n\t{ 0x0207, 0x0000 },\n\t{ 0x0208, 0x0000 },\n\t{ 0x0256, 0x0000 },\n\t{ 0x0257, 0x0000 },\n\t{ 0x0258, 0x0000 },\n\t{ 0x0259, 0x0000 },\n\t{ 0x025a, 0x0000 },\n\t{ 0x025b, 0x3333 },\n\t{ 0x025c, 0x3333 },\n\t{ 0x025d, 0x3333 },\n\t{ 0x025e, 0x0000 },\n\t{ 0x025f, 0x0000 },\n\t{ 0x0260, 0x0000 },\n\t{ 0x0261, 0x0022 },\n\t{ 0x0262, 0x0300 },\n\t{ 0x0265, 0x1e80 },\n\t{ 0x0266, 0x0131 },\n\t{ 0x0267, 0x0003 },\n\t{ 0x0268, 0x0000 },\n\t{ 0x0269, 0x0000 },\n\t{ 0x026a, 0x0000 },\n\t{ 0x026b, 0x0000 },\n\t{ 0x026c, 0x0000 },\n\t{ 0x026d, 0x0000 },\n\t{ 0x026e, 0x0000 },\n\t{ 0x026f, 0x0000 },\n\t{ 0x0270, 0x0000 },\n\t{ 0x0271, 0x0000 },\n\t{ 0x0272, 0x0000 },\n\t{ 0x0273, 0x0000 },\n\t{ 0x0280, 0x0000 },\n\t{ 0x0281, 0x0000 },\n\t{ 0x0282, 0x0418 },\n\t{ 0x0283, 0x7fff },\n\t{ 0x0284, 0x7000 },\n\t{ 0x0290, 0x01d0 },\n\t{ 0x0291, 0x0100 },\n\t{ 0x02fa, 0x0000 },\n\t{ 0x02fb, 0x0000 },\n\t{ 0x02fc, 0x0000 },\n\t{ 0x0300, 0x001f },\n\t{ 0x0301, 0x032c },\n\t{ 0x0302, 0x5f21 },\n\t{ 0x0303, 0x4000 },\n\t{ 0x0304, 0x4000 },\n\t{ 0x0305, 0x0600 },\n\t{ 0x0306, 0x8000 },\n\t{ 0x0307, 0x0700 },\n\t{ 0x0308, 0x001f },\n\t{ 0x0309, 0x032c },\n\t{ 0x030a, 0x5f21 },\n\t{ 0x030b, 0x4000 },\n\t{ 0x030c, 0x4000 },\n\t{ 0x030d, 0x0600 },\n\t{ 0x030e, 0x8000 },\n\t{ 0x030f, 0x0700 },\n\t{ 0x0310, 0x4560 },\n\t{ 0x0311, 0xa4a8 },\n\t{ 0x0312, 0x7418 },\n\t{ 0x0313, 0x0000 },\n\t{ 0x0314, 0x0006 },\n\t{ 0x0315, 0x00ff },\n\t{ 0x0316, 0xc400 },\n\t{ 0x0317, 0x4560 },\n\t{ 0x0318, 0xa4a8 },\n\t{ 0x0319, 0x7418 },\n\t{ 0x031a, 0x0000 },\n\t{ 0x031b, 0x0006 },\n\t{ 0x031c, 0x00ff },\n\t{ 0x031d, 0xc400 },\n\t{ 0x0320, 0x0f20 },\n\t{ 0x0321, 0x8700 },\n\t{ 0x0322, 0x7dc2 },\n\t{ 0x0323, 0xa178 },\n\t{ 0x0324, 0x5383 },\n\t{ 0x0325, 0x7dc2 },\n\t{ 0x0326, 0xa178 },\n\t{ 0x0327, 0x5383 },\n\t{ 0x0328, 0x003e },\n\t{ 0x0329, 0x02c1 },\n\t{ 0x032a, 0xd37d },\n\t{ 0x0330, 0x00a6 },\n\t{ 0x0331, 0x04c3 },\n\t{ 0x0332, 0x27c8 },\n\t{ 0x0333, 0xbf50 },\n\t{ 0x0334, 0x0045 },\n\t{ 0x0335, 0x2007 },\n\t{ 0x0336, 0x7418 },\n\t{ 0x0337, 0x0501 },\n\t{ 0x0338, 0x0000 },\n\t{ 0x0339, 0x0010 },\n\t{ 0x033a, 0x1010 },\n\t{ 0x0340, 0x0800 },\n\t{ 0x0341, 0x0800 },\n\t{ 0x0342, 0x0800 },\n\t{ 0x0343, 0x0800 },\n\t{ 0x0344, 0x0000 },\n\t{ 0x0345, 0x0000 },\n\t{ 0x0346, 0x0000 },\n\t{ 0x0347, 0x0000 },\n\t{ 0x0348, 0x0000 },\n\t{ 0x0349, 0x0000 },\n\t{ 0x034a, 0x0000 },\n\t{ 0x034b, 0x0000 },\n\t{ 0x034c, 0x0000 },\n\t{ 0x034d, 0x0000 },\n\t{ 0x034e, 0x0000 },\n\t{ 0x034f, 0x0000 },\n\t{ 0x0350, 0x0000 },\n\t{ 0x0351, 0x0000 },\n\t{ 0x0352, 0x0000 },\n\t{ 0x0353, 0x0000 },\n\t{ 0x0354, 0x0000 },\n\t{ 0x0355, 0x0000 },\n\t{ 0x0356, 0x0000 },\n\t{ 0x0357, 0x0000 },\n\t{ 0x0358, 0x0000 },\n\t{ 0x0359, 0x0000 },\n\t{ 0x035a, 0x0000 },\n\t{ 0x035b, 0x0000 },\n\t{ 0x035c, 0x0000 },\n\t{ 0x035d, 0x0000 },\n\t{ 0x035e, 0x2000 },\n\t{ 0x035f, 0x0000 },\n\t{ 0x0360, 0x2000 },\n\t{ 0x0361, 0x2000 },\n\t{ 0x0362, 0x0000 },\n\t{ 0x0363, 0x2000 },\n\t{ 0x0364, 0x0200 },\n\t{ 0x0365, 0x0000 },\n\t{ 0x0366, 0x0000 },\n\t{ 0x0367, 0x0000 },\n\t{ 0x0368, 0x0000 },\n\t{ 0x0369, 0x0000 },\n\t{ 0x036a, 0x0000 },\n\t{ 0x036b, 0x0000 },\n\t{ 0x036c, 0x0000 },\n\t{ 0x036d, 0x0000 },\n\t{ 0x036e, 0x0200 },\n\t{ 0x036f, 0x0000 },\n\t{ 0x0370, 0x0000 },\n\t{ 0x0371, 0x0000 },\n\t{ 0x0372, 0x0000 },\n\t{ 0x0373, 0x0000 },\n\t{ 0x0374, 0x0000 },\n\t{ 0x0375, 0x0000 },\n\t{ 0x0376, 0x0000 },\n\t{ 0x0377, 0x0000 },\n\t{ 0x03d0, 0x0000 },\n\t{ 0x03d1, 0x0000 },\n\t{ 0x03d2, 0x0000 },\n\t{ 0x03d3, 0x0000 },\n\t{ 0x03d4, 0x2000 },\n\t{ 0x03d5, 0x2000 },\n\t{ 0x03d6, 0x0000 },\n\t{ 0x03d7, 0x0000 },\n\t{ 0x03d8, 0x2000 },\n\t{ 0x03d9, 0x2000 },\n\t{ 0x03da, 0x2000 },\n\t{ 0x03db, 0x2000 },\n\t{ 0x03dc, 0x0000 },\n\t{ 0x03dd, 0x0000 },\n\t{ 0x03de, 0x0000 },\n\t{ 0x03df, 0x2000 },\n\t{ 0x03e0, 0x0000 },\n\t{ 0x03e1, 0x0000 },\n\t{ 0x03e2, 0x0000 },\n\t{ 0x03e3, 0x0000 },\n\t{ 0x03e4, 0x0000 },\n\t{ 0x03e5, 0x0000 },\n\t{ 0x03e6, 0x0000 },\n\t{ 0x03e7, 0x0000 },\n\t{ 0x03e8, 0x0000 },\n\t{ 0x03e9, 0x0000 },\n\t{ 0x03ea, 0x0000 },\n\t{ 0x03eb, 0x0000 },\n\t{ 0x03ec, 0x0000 },\n\t{ 0x03ed, 0x0000 },\n\t{ 0x03ee, 0x0000 },\n\t{ 0x03ef, 0x0000 },\n\t{ 0x03f0, 0x0800 },\n\t{ 0x03f1, 0x0800 },\n\t{ 0x03f2, 0x0800 },\n\t{ 0x03f3, 0x0800 },\n};\n\nstatic bool rt5659_volatile_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5659_RESET:\n\tcase RT5659_EJD_CTRL_2:\n\tcase RT5659_SILENCE_CTRL:\n\tcase RT5659_DAC2_DIG_VOL:\n\tcase RT5659_HP_IMP_GAIN_2:\n\tcase RT5659_PDM_OUT_CTRL:\n\tcase RT5659_PDM_DATA_CTRL_1:\n\tcase RT5659_PDM_DATA_CTRL_4:\n\tcase RT5659_HAPTIC_GEN_CTRL_1:\n\tcase RT5659_HAPTIC_GEN_CTRL_3:\n\tcase RT5659_HAPTIC_LPF_CTRL_3:\n\tcase RT5659_CLK_DET:\n\tcase RT5659_MICBIAS_1:\n\tcase RT5659_ASRC_11:\n\tcase RT5659_ADC_EQ_CTRL_1:\n\tcase RT5659_DAC_EQ_CTRL_1:\n\tcase RT5659_INT_ST_1:\n\tcase RT5659_INT_ST_2:\n\tcase RT5659_GPIO_STA:\n\tcase RT5659_SINE_GEN_CTRL_1:\n\tcase RT5659_IL_CMD_1:\n\tcase RT5659_4BTN_IL_CMD_1:\n\tcase RT5659_PSV_IL_CMD_1:\n\tcase RT5659_AJD1_CTRL:\n\tcase RT5659_AJD2_AJD3_CTRL:\n\tcase RT5659_JD_CTRL_3:\n\tcase RT5659_VENDOR_ID:\n\tcase RT5659_VENDOR_ID_1:\n\tcase RT5659_DEVICE_ID:\n\tcase RT5659_MEMORY_TEST:\n\tcase RT5659_SOFT_RAMP_DEPOP_DAC_CLK_CTRL:\n\tcase RT5659_VOL_TEST:\n\tcase RT5659_STO_NG2_CTRL_1:\n\tcase RT5659_STO_NG2_CTRL_5:\n\tcase RT5659_STO_NG2_CTRL_6:\n\tcase RT5659_STO_NG2_CTRL_7:\n\tcase RT5659_MONO_NG2_CTRL_1:\n\tcase RT5659_MONO_NG2_CTRL_5:\n\tcase RT5659_MONO_NG2_CTRL_6:\n\tcase RT5659_HP_IMP_SENS_CTRL_1:\n\tcase RT5659_HP_IMP_SENS_CTRL_3:\n\tcase RT5659_HP_IMP_SENS_CTRL_4:\n\tcase RT5659_HP_CALIB_CTRL_1:\n\tcase RT5659_HP_CALIB_CTRL_9:\n\tcase RT5659_HP_CALIB_STA_1:\n\tcase RT5659_HP_CALIB_STA_2:\n\tcase RT5659_HP_CALIB_STA_3:\n\tcase RT5659_HP_CALIB_STA_4:\n\tcase RT5659_HP_CALIB_STA_5:\n\tcase RT5659_HP_CALIB_STA_6:\n\tcase RT5659_HP_CALIB_STA_7:\n\tcase RT5659_HP_CALIB_STA_8:\n\tcase RT5659_HP_CALIB_STA_9:\n\tcase RT5659_MONO_AMP_CALIB_CTRL_1:\n\tcase RT5659_MONO_AMP_CALIB_CTRL_3:\n\tcase RT5659_MONO_AMP_CALIB_STA_1:\n\tcase RT5659_MONO_AMP_CALIB_STA_2:\n\tcase RT5659_MONO_AMP_CALIB_STA_3:\n\tcase RT5659_MONO_AMP_CALIB_STA_4:\n\tcase RT5659_SPK_PWR_LMT_STA_1:\n\tcase RT5659_SPK_PWR_LMT_STA_2:\n\tcase RT5659_SPK_PWR_LMT_STA_3:\n\tcase RT5659_SPK_PWR_LMT_STA_4:\n\tcase RT5659_SPK_PWR_LMT_STA_5:\n\tcase RT5659_SPK_PWR_LMT_STA_6:\n\tcase RT5659_SPK_DC_CAILB_CTRL_1:\n\tcase RT5659_SPK_DC_CAILB_STA_1:\n\tcase RT5659_SPK_DC_CAILB_STA_2:\n\tcase RT5659_SPK_DC_CAILB_STA_3:\n\tcase RT5659_SPK_DC_CAILB_STA_4:\n\tcase RT5659_SPK_DC_CAILB_STA_5:\n\tcase RT5659_SPK_DC_CAILB_STA_6:\n\tcase RT5659_SPK_DC_CAILB_STA_7:\n\tcase RT5659_SPK_DC_CAILB_STA_8:\n\tcase RT5659_SPK_DC_CAILB_STA_9:\n\tcase RT5659_SPK_DC_CAILB_STA_10:\n\tcase RT5659_SPK_VDD_STA_1:\n\tcase RT5659_SPK_VDD_STA_2:\n\tcase RT5659_SPK_DC_DET_CTRL_1:\n\tcase RT5659_PURE_DC_DET_CTRL_1:\n\tcase RT5659_PURE_DC_DET_CTRL_2:\n\tcase RT5659_DRC1_PRIV_1:\n\tcase RT5659_DRC1_PRIV_4:\n\tcase RT5659_DRC1_PRIV_5:\n\tcase RT5659_DRC1_PRIV_6:\n\tcase RT5659_DRC1_PRIV_7:\n\tcase RT5659_DRC2_PRIV_1:\n\tcase RT5659_DRC2_PRIV_4:\n\tcase RT5659_DRC2_PRIV_5:\n\tcase RT5659_DRC2_PRIV_6:\n\tcase RT5659_DRC2_PRIV_7:\n\tcase RT5659_ALC_PGA_STA_1:\n\tcase RT5659_ALC_PGA_STA_2:\n\tcase RT5659_ALC_PGA_STA_3:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5659_readable_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5659_RESET:\n\tcase RT5659_SPO_VOL:\n\tcase RT5659_HP_VOL:\n\tcase RT5659_LOUT:\n\tcase RT5659_MONO_OUT:\n\tcase RT5659_HPL_GAIN:\n\tcase RT5659_HPR_GAIN:\n\tcase RT5659_MONO_GAIN:\n\tcase RT5659_SPDIF_CTRL_1:\n\tcase RT5659_SPDIF_CTRL_2:\n\tcase RT5659_CAL_BST_CTRL:\n\tcase RT5659_IN1_IN2:\n\tcase RT5659_IN3_IN4:\n\tcase RT5659_INL1_INR1_VOL:\n\tcase RT5659_EJD_CTRL_1:\n\tcase RT5659_EJD_CTRL_2:\n\tcase RT5659_EJD_CTRL_3:\n\tcase RT5659_SILENCE_CTRL:\n\tcase RT5659_PSV_CTRL:\n\tcase RT5659_SIDETONE_CTRL:\n\tcase RT5659_DAC1_DIG_VOL:\n\tcase RT5659_DAC2_DIG_VOL:\n\tcase RT5659_DAC_CTRL:\n\tcase RT5659_STO1_ADC_DIG_VOL:\n\tcase RT5659_MONO_ADC_DIG_VOL:\n\tcase RT5659_STO2_ADC_DIG_VOL:\n\tcase RT5659_STO1_BOOST:\n\tcase RT5659_MONO_BOOST:\n\tcase RT5659_STO2_BOOST:\n\tcase RT5659_HP_IMP_GAIN_1:\n\tcase RT5659_HP_IMP_GAIN_2:\n\tcase RT5659_STO1_ADC_MIXER:\n\tcase RT5659_MONO_ADC_MIXER:\n\tcase RT5659_AD_DA_MIXER:\n\tcase RT5659_STO_DAC_MIXER:\n\tcase RT5659_MONO_DAC_MIXER:\n\tcase RT5659_DIG_MIXER:\n\tcase RT5659_A_DAC_MUX:\n\tcase RT5659_DIG_INF23_DATA:\n\tcase RT5659_PDM_OUT_CTRL:\n\tcase RT5659_PDM_DATA_CTRL_1:\n\tcase RT5659_PDM_DATA_CTRL_2:\n\tcase RT5659_PDM_DATA_CTRL_3:\n\tcase RT5659_PDM_DATA_CTRL_4:\n\tcase RT5659_SPDIF_CTRL:\n\tcase RT5659_REC1_GAIN:\n\tcase RT5659_REC1_L1_MIXER:\n\tcase RT5659_REC1_L2_MIXER:\n\tcase RT5659_REC1_R1_MIXER:\n\tcase RT5659_REC1_R2_MIXER:\n\tcase RT5659_CAL_REC:\n\tcase RT5659_REC2_L1_MIXER:\n\tcase RT5659_REC2_L2_MIXER:\n\tcase RT5659_REC2_R1_MIXER:\n\tcase RT5659_REC2_R2_MIXER:\n\tcase RT5659_SPK_L_MIXER:\n\tcase RT5659_SPK_R_MIXER:\n\tcase RT5659_SPO_AMP_GAIN:\n\tcase RT5659_ALC_BACK_GAIN:\n\tcase RT5659_MONOMIX_GAIN:\n\tcase RT5659_MONOMIX_IN_GAIN:\n\tcase RT5659_OUT_L_GAIN:\n\tcase RT5659_OUT_L_MIXER:\n\tcase RT5659_OUT_R_GAIN:\n\tcase RT5659_OUT_R_MIXER:\n\tcase RT5659_LOUT_MIXER:\n\tcase RT5659_HAPTIC_GEN_CTRL_1:\n\tcase RT5659_HAPTIC_GEN_CTRL_2:\n\tcase RT5659_HAPTIC_GEN_CTRL_3:\n\tcase RT5659_HAPTIC_GEN_CTRL_4:\n\tcase RT5659_HAPTIC_GEN_CTRL_5:\n\tcase RT5659_HAPTIC_GEN_CTRL_6:\n\tcase RT5659_HAPTIC_GEN_CTRL_7:\n\tcase RT5659_HAPTIC_GEN_CTRL_8:\n\tcase RT5659_HAPTIC_GEN_CTRL_9:\n\tcase RT5659_HAPTIC_GEN_CTRL_10:\n\tcase RT5659_HAPTIC_GEN_CTRL_11:\n\tcase RT5659_HAPTIC_LPF_CTRL_1:\n\tcase RT5659_HAPTIC_LPF_CTRL_2:\n\tcase RT5659_HAPTIC_LPF_CTRL_3:\n\tcase RT5659_PWR_DIG_1:\n\tcase RT5659_PWR_DIG_2:\n\tcase RT5659_PWR_ANLG_1:\n\tcase RT5659_PWR_ANLG_2:\n\tcase RT5659_PWR_ANLG_3:\n\tcase RT5659_PWR_MIXER:\n\tcase RT5659_PWR_VOL:\n\tcase RT5659_PRIV_INDEX:\n\tcase RT5659_CLK_DET:\n\tcase RT5659_PRIV_DATA:\n\tcase RT5659_PRE_DIV_1:\n\tcase RT5659_PRE_DIV_2:\n\tcase RT5659_I2S1_SDP:\n\tcase RT5659_I2S2_SDP:\n\tcase RT5659_I2S3_SDP:\n\tcase RT5659_ADDA_CLK_1:\n\tcase RT5659_ADDA_CLK_2:\n\tcase RT5659_DMIC_CTRL_1:\n\tcase RT5659_DMIC_CTRL_2:\n\tcase RT5659_TDM_CTRL_1:\n\tcase RT5659_TDM_CTRL_2:\n\tcase RT5659_TDM_CTRL_3:\n\tcase RT5659_TDM_CTRL_4:\n\tcase RT5659_TDM_CTRL_5:\n\tcase RT5659_GLB_CLK:\n\tcase RT5659_PLL_CTRL_1:\n\tcase RT5659_PLL_CTRL_2:\n\tcase RT5659_ASRC_1:\n\tcase RT5659_ASRC_2:\n\tcase RT5659_ASRC_3:\n\tcase RT5659_ASRC_4:\n\tcase RT5659_ASRC_5:\n\tcase RT5659_ASRC_6:\n\tcase RT5659_ASRC_7:\n\tcase RT5659_ASRC_8:\n\tcase RT5659_ASRC_9:\n\tcase RT5659_ASRC_10:\n\tcase RT5659_DEPOP_1:\n\tcase RT5659_DEPOP_2:\n\tcase RT5659_DEPOP_3:\n\tcase RT5659_HP_CHARGE_PUMP_1:\n\tcase RT5659_HP_CHARGE_PUMP_2:\n\tcase RT5659_MICBIAS_1:\n\tcase RT5659_MICBIAS_2:\n\tcase RT5659_ASRC_11:\n\tcase RT5659_ASRC_12:\n\tcase RT5659_ASRC_13:\n\tcase RT5659_REC_M1_M2_GAIN_CTRL:\n\tcase RT5659_RC_CLK_CTRL:\n\tcase RT5659_CLASSD_CTRL_1:\n\tcase RT5659_CLASSD_CTRL_2:\n\tcase RT5659_ADC_EQ_CTRL_1:\n\tcase RT5659_ADC_EQ_CTRL_2:\n\tcase RT5659_DAC_EQ_CTRL_1:\n\tcase RT5659_DAC_EQ_CTRL_2:\n\tcase RT5659_DAC_EQ_CTRL_3:\n\tcase RT5659_IRQ_CTRL_1:\n\tcase RT5659_IRQ_CTRL_2:\n\tcase RT5659_IRQ_CTRL_3:\n\tcase RT5659_IRQ_CTRL_4:\n\tcase RT5659_IRQ_CTRL_5:\n\tcase RT5659_IRQ_CTRL_6:\n\tcase RT5659_INT_ST_1:\n\tcase RT5659_INT_ST_2:\n\tcase RT5659_GPIO_CTRL_1:\n\tcase RT5659_GPIO_CTRL_2:\n\tcase RT5659_GPIO_CTRL_3:\n\tcase RT5659_GPIO_CTRL_4:\n\tcase RT5659_GPIO_CTRL_5:\n\tcase RT5659_GPIO_STA:\n\tcase RT5659_SINE_GEN_CTRL_1:\n\tcase RT5659_SINE_GEN_CTRL_2:\n\tcase RT5659_SINE_GEN_CTRL_3:\n\tcase RT5659_HP_AMP_DET_CTRL_1:\n\tcase RT5659_HP_AMP_DET_CTRL_2:\n\tcase RT5659_SV_ZCD_1:\n\tcase RT5659_SV_ZCD_2:\n\tcase RT5659_IL_CMD_1:\n\tcase RT5659_IL_CMD_2:\n\tcase RT5659_IL_CMD_3:\n\tcase RT5659_IL_CMD_4:\n\tcase RT5659_4BTN_IL_CMD_1:\n\tcase RT5659_4BTN_IL_CMD_2:\n\tcase RT5659_4BTN_IL_CMD_3:\n\tcase RT5659_PSV_IL_CMD_1:\n\tcase RT5659_PSV_IL_CMD_2:\n\tcase RT5659_ADC_STO1_HP_CTRL_1:\n\tcase RT5659_ADC_STO1_HP_CTRL_2:\n\tcase RT5659_ADC_MONO_HP_CTRL_1:\n\tcase RT5659_ADC_MONO_HP_CTRL_2:\n\tcase RT5659_AJD1_CTRL:\n\tcase RT5659_AJD2_AJD3_CTRL:\n\tcase RT5659_JD1_THD:\n\tcase RT5659_JD2_THD:\n\tcase RT5659_JD3_THD:\n\tcase RT5659_JD_CTRL_1:\n\tcase RT5659_JD_CTRL_2:\n\tcase RT5659_JD_CTRL_3:\n\tcase RT5659_JD_CTRL_4:\n\tcase RT5659_DIG_MISC:\n\tcase RT5659_DUMMY_2:\n\tcase RT5659_DUMMY_3:\n\tcase RT5659_VENDOR_ID:\n\tcase RT5659_VENDOR_ID_1:\n\tcase RT5659_DEVICE_ID:\n\tcase RT5659_DAC_ADC_DIG_VOL:\n\tcase RT5659_BIAS_CUR_CTRL_1:\n\tcase RT5659_BIAS_CUR_CTRL_2:\n\tcase RT5659_BIAS_CUR_CTRL_3:\n\tcase RT5659_BIAS_CUR_CTRL_4:\n\tcase RT5659_BIAS_CUR_CTRL_5:\n\tcase RT5659_BIAS_CUR_CTRL_6:\n\tcase RT5659_BIAS_CUR_CTRL_7:\n\tcase RT5659_BIAS_CUR_CTRL_8:\n\tcase RT5659_BIAS_CUR_CTRL_9:\n\tcase RT5659_BIAS_CUR_CTRL_10:\n\tcase RT5659_MEMORY_TEST:\n\tcase RT5659_VREF_REC_OP_FB_CAP_CTRL:\n\tcase RT5659_CLASSD_0:\n\tcase RT5659_CLASSD_1:\n\tcase RT5659_CLASSD_2:\n\tcase RT5659_CLASSD_3:\n\tcase RT5659_CLASSD_4:\n\tcase RT5659_CLASSD_5:\n\tcase RT5659_CLASSD_6:\n\tcase RT5659_CLASSD_7:\n\tcase RT5659_CLASSD_8:\n\tcase RT5659_CLASSD_9:\n\tcase RT5659_CLASSD_10:\n\tcase RT5659_CHARGE_PUMP_1:\n\tcase RT5659_CHARGE_PUMP_2:\n\tcase RT5659_DIG_IN_CTRL_1:\n\tcase RT5659_DIG_IN_CTRL_2:\n\tcase RT5659_PAD_DRIVING_CTRL:\n\tcase RT5659_SOFT_RAMP_DEPOP:\n\tcase RT5659_PLL:\n\tcase RT5659_CHOP_DAC:\n\tcase RT5659_CHOP_ADC:\n\tcase RT5659_CALIB_ADC_CTRL:\n\tcase RT5659_SOFT_RAMP_DEPOP_DAC_CLK_CTRL:\n\tcase RT5659_VOL_TEST:\n\tcase RT5659_TEST_MODE_CTRL_1:\n\tcase RT5659_TEST_MODE_CTRL_2:\n\tcase RT5659_TEST_MODE_CTRL_3:\n\tcase RT5659_TEST_MODE_CTRL_4:\n\tcase RT5659_BASSBACK_CTRL:\n\tcase RT5659_MP3_PLUS_CTRL_1:\n\tcase RT5659_MP3_PLUS_CTRL_2:\n\tcase RT5659_MP3_HPF_A1:\n\tcase RT5659_MP3_HPF_A2:\n\tcase RT5659_MP3_HPF_H0:\n\tcase RT5659_MP3_LPF_H0:\n\tcase RT5659_3D_SPK_CTRL:\n\tcase RT5659_3D_SPK_COEF_1:\n\tcase RT5659_3D_SPK_COEF_2:\n\tcase RT5659_3D_SPK_COEF_3:\n\tcase RT5659_3D_SPK_COEF_4:\n\tcase RT5659_3D_SPK_COEF_5:\n\tcase RT5659_3D_SPK_COEF_6:\n\tcase RT5659_3D_SPK_COEF_7:\n\tcase RT5659_STO_NG2_CTRL_1:\n\tcase RT5659_STO_NG2_CTRL_2:\n\tcase RT5659_STO_NG2_CTRL_3:\n\tcase RT5659_STO_NG2_CTRL_4:\n\tcase RT5659_STO_NG2_CTRL_5:\n\tcase RT5659_STO_NG2_CTRL_6:\n\tcase RT5659_STO_NG2_CTRL_7:\n\tcase RT5659_STO_NG2_CTRL_8:\n\tcase RT5659_MONO_NG2_CTRL_1:\n\tcase RT5659_MONO_NG2_CTRL_2:\n\tcase RT5659_MONO_NG2_CTRL_3:\n\tcase RT5659_MONO_NG2_CTRL_4:\n\tcase RT5659_MONO_NG2_CTRL_5:\n\tcase RT5659_MONO_NG2_CTRL_6:\n\tcase RT5659_MID_HP_AMP_DET:\n\tcase RT5659_LOW_HP_AMP_DET:\n\tcase RT5659_LDO_CTRL:\n\tcase RT5659_HP_DECROSS_CTRL_1:\n\tcase RT5659_HP_DECROSS_CTRL_2:\n\tcase RT5659_HP_DECROSS_CTRL_3:\n\tcase RT5659_HP_DECROSS_CTRL_4:\n\tcase RT5659_HP_IMP_SENS_CTRL_1:\n\tcase RT5659_HP_IMP_SENS_CTRL_2:\n\tcase RT5659_HP_IMP_SENS_CTRL_3:\n\tcase RT5659_HP_IMP_SENS_CTRL_4:\n\tcase RT5659_HP_IMP_SENS_MAP_1:\n\tcase RT5659_HP_IMP_SENS_MAP_2:\n\tcase RT5659_HP_IMP_SENS_MAP_3:\n\tcase RT5659_HP_IMP_SENS_MAP_4:\n\tcase RT5659_HP_IMP_SENS_MAP_5:\n\tcase RT5659_HP_IMP_SENS_MAP_6:\n\tcase RT5659_HP_IMP_SENS_MAP_7:\n\tcase RT5659_HP_IMP_SENS_MAP_8:\n\tcase RT5659_HP_LOGIC_CTRL_1:\n\tcase RT5659_HP_LOGIC_CTRL_2:\n\tcase RT5659_HP_CALIB_CTRL_1:\n\tcase RT5659_HP_CALIB_CTRL_2:\n\tcase RT5659_HP_CALIB_CTRL_3:\n\tcase RT5659_HP_CALIB_CTRL_4:\n\tcase RT5659_HP_CALIB_CTRL_5:\n\tcase RT5659_HP_CALIB_CTRL_6:\n\tcase RT5659_HP_CALIB_CTRL_7:\n\tcase RT5659_HP_CALIB_CTRL_9:\n\tcase RT5659_HP_CALIB_CTRL_10:\n\tcase RT5659_HP_CALIB_CTRL_11:\n\tcase RT5659_HP_CALIB_STA_1:\n\tcase RT5659_HP_CALIB_STA_2:\n\tcase RT5659_HP_CALIB_STA_3:\n\tcase RT5659_HP_CALIB_STA_4:\n\tcase RT5659_HP_CALIB_STA_5:\n\tcase RT5659_HP_CALIB_STA_6:\n\tcase RT5659_HP_CALIB_STA_7:\n\tcase RT5659_HP_CALIB_STA_8:\n\tcase RT5659_HP_CALIB_STA_9:\n\tcase RT5659_MONO_AMP_CALIB_CTRL_1:\n\tcase RT5659_MONO_AMP_CALIB_CTRL_2:\n\tcase RT5659_MONO_AMP_CALIB_CTRL_3:\n\tcase RT5659_MONO_AMP_CALIB_CTRL_4:\n\tcase RT5659_MONO_AMP_CALIB_CTRL_5:\n\tcase RT5659_MONO_AMP_CALIB_STA_1:\n\tcase RT5659_MONO_AMP_CALIB_STA_2:\n\tcase RT5659_MONO_AMP_CALIB_STA_3:\n\tcase RT5659_MONO_AMP_CALIB_STA_4:\n\tcase RT5659_SPK_PWR_LMT_CTRL_1:\n\tcase RT5659_SPK_PWR_LMT_CTRL_2:\n\tcase RT5659_SPK_PWR_LMT_CTRL_3:\n\tcase RT5659_SPK_PWR_LMT_STA_1:\n\tcase RT5659_SPK_PWR_LMT_STA_2:\n\tcase RT5659_SPK_PWR_LMT_STA_3:\n\tcase RT5659_SPK_PWR_LMT_STA_4:\n\tcase RT5659_SPK_PWR_LMT_STA_5:\n\tcase RT5659_SPK_PWR_LMT_STA_6:\n\tcase RT5659_FLEX_SPK_BST_CTRL_1:\n\tcase RT5659_FLEX_SPK_BST_CTRL_2:\n\tcase RT5659_FLEX_SPK_BST_CTRL_3:\n\tcase RT5659_FLEX_SPK_BST_CTRL_4:\n\tcase RT5659_SPK_EX_LMT_CTRL_1:\n\tcase RT5659_SPK_EX_LMT_CTRL_2:\n\tcase RT5659_SPK_EX_LMT_CTRL_3:\n\tcase RT5659_SPK_EX_LMT_CTRL_4:\n\tcase RT5659_SPK_EX_LMT_CTRL_5:\n\tcase RT5659_SPK_EX_LMT_CTRL_6:\n\tcase RT5659_SPK_EX_LMT_CTRL_7:\n\tcase RT5659_ADJ_HPF_CTRL_1:\n\tcase RT5659_ADJ_HPF_CTRL_2:\n\tcase RT5659_SPK_DC_CAILB_CTRL_1:\n\tcase RT5659_SPK_DC_CAILB_CTRL_2:\n\tcase RT5659_SPK_DC_CAILB_CTRL_3:\n\tcase RT5659_SPK_DC_CAILB_CTRL_4:\n\tcase RT5659_SPK_DC_CAILB_CTRL_5:\n\tcase RT5659_SPK_DC_CAILB_STA_1:\n\tcase RT5659_SPK_DC_CAILB_STA_2:\n\tcase RT5659_SPK_DC_CAILB_STA_3:\n\tcase RT5659_SPK_DC_CAILB_STA_4:\n\tcase RT5659_SPK_DC_CAILB_STA_5:\n\tcase RT5659_SPK_DC_CAILB_STA_6:\n\tcase RT5659_SPK_DC_CAILB_STA_7:\n\tcase RT5659_SPK_DC_CAILB_STA_8:\n\tcase RT5659_SPK_DC_CAILB_STA_9:\n\tcase RT5659_SPK_DC_CAILB_STA_10:\n\tcase RT5659_SPK_VDD_STA_1:\n\tcase RT5659_SPK_VDD_STA_2:\n\tcase RT5659_SPK_DC_DET_CTRL_1:\n\tcase RT5659_SPK_DC_DET_CTRL_2:\n\tcase RT5659_SPK_DC_DET_CTRL_3:\n\tcase RT5659_PURE_DC_DET_CTRL_1:\n\tcase RT5659_PURE_DC_DET_CTRL_2:\n\tcase RT5659_DUMMY_4:\n\tcase RT5659_DUMMY_5:\n\tcase RT5659_DUMMY_6:\n\tcase RT5659_DRC1_CTRL_1:\n\tcase RT5659_DRC1_CTRL_2:\n\tcase RT5659_DRC1_CTRL_3:\n\tcase RT5659_DRC1_CTRL_4:\n\tcase RT5659_DRC1_CTRL_5:\n\tcase RT5659_DRC1_CTRL_6:\n\tcase RT5659_DRC1_HARD_LMT_CTRL_1:\n\tcase RT5659_DRC1_HARD_LMT_CTRL_2:\n\tcase RT5659_DRC2_CTRL_1:\n\tcase RT5659_DRC2_CTRL_2:\n\tcase RT5659_DRC2_CTRL_3:\n\tcase RT5659_DRC2_CTRL_4:\n\tcase RT5659_DRC2_CTRL_5:\n\tcase RT5659_DRC2_CTRL_6:\n\tcase RT5659_DRC2_HARD_LMT_CTRL_1:\n\tcase RT5659_DRC2_HARD_LMT_CTRL_2:\n\tcase RT5659_DRC1_PRIV_1:\n\tcase RT5659_DRC1_PRIV_2:\n\tcase RT5659_DRC1_PRIV_3:\n\tcase RT5659_DRC1_PRIV_4:\n\tcase RT5659_DRC1_PRIV_5:\n\tcase RT5659_DRC1_PRIV_6:\n\tcase RT5659_DRC1_PRIV_7:\n\tcase RT5659_DRC2_PRIV_1:\n\tcase RT5659_DRC2_PRIV_2:\n\tcase RT5659_DRC2_PRIV_3:\n\tcase RT5659_DRC2_PRIV_4:\n\tcase RT5659_DRC2_PRIV_5:\n\tcase RT5659_DRC2_PRIV_6:\n\tcase RT5659_DRC2_PRIV_7:\n\tcase RT5659_MULTI_DRC_CTRL:\n\tcase RT5659_CROSS_OVER_1:\n\tcase RT5659_CROSS_OVER_2:\n\tcase RT5659_CROSS_OVER_3:\n\tcase RT5659_CROSS_OVER_4:\n\tcase RT5659_CROSS_OVER_5:\n\tcase RT5659_CROSS_OVER_6:\n\tcase RT5659_CROSS_OVER_7:\n\tcase RT5659_CROSS_OVER_8:\n\tcase RT5659_CROSS_OVER_9:\n\tcase RT5659_CROSS_OVER_10:\n\tcase RT5659_ALC_PGA_CTRL_1:\n\tcase RT5659_ALC_PGA_CTRL_2:\n\tcase RT5659_ALC_PGA_CTRL_3:\n\tcase RT5659_ALC_PGA_CTRL_4:\n\tcase RT5659_ALC_PGA_CTRL_5:\n\tcase RT5659_ALC_PGA_CTRL_6:\n\tcase RT5659_ALC_PGA_CTRL_7:\n\tcase RT5659_ALC_PGA_CTRL_8:\n\tcase RT5659_ALC_PGA_STA_1:\n\tcase RT5659_ALC_PGA_STA_2:\n\tcase RT5659_ALC_PGA_STA_3:\n\tcase RT5659_DAC_L_EQ_PRE_VOL:\n\tcase RT5659_DAC_R_EQ_PRE_VOL:\n\tcase RT5659_DAC_L_EQ_POST_VOL:\n\tcase RT5659_DAC_R_EQ_POST_VOL:\n\tcase RT5659_DAC_L_EQ_LPF1_A1:\n\tcase RT5659_DAC_L_EQ_LPF1_H0:\n\tcase RT5659_DAC_R_EQ_LPF1_A1:\n\tcase RT5659_DAC_R_EQ_LPF1_H0:\n\tcase RT5659_DAC_L_EQ_BPF2_A1:\n\tcase RT5659_DAC_L_EQ_BPF2_A2:\n\tcase RT5659_DAC_L_EQ_BPF2_H0:\n\tcase RT5659_DAC_R_EQ_BPF2_A1:\n\tcase RT5659_DAC_R_EQ_BPF2_A2:\n\tcase RT5659_DAC_R_EQ_BPF2_H0:\n\tcase RT5659_DAC_L_EQ_BPF3_A1:\n\tcase RT5659_DAC_L_EQ_BPF3_A2:\n\tcase RT5659_DAC_L_EQ_BPF3_H0:\n\tcase RT5659_DAC_R_EQ_BPF3_A1:\n\tcase RT5659_DAC_R_EQ_BPF3_A2:\n\tcase RT5659_DAC_R_EQ_BPF3_H0:\n\tcase RT5659_DAC_L_EQ_BPF4_A1:\n\tcase RT5659_DAC_L_EQ_BPF4_A2:\n\tcase RT5659_DAC_L_EQ_BPF4_H0:\n\tcase RT5659_DAC_R_EQ_BPF4_A1:\n\tcase RT5659_DAC_R_EQ_BPF4_A2:\n\tcase RT5659_DAC_R_EQ_BPF4_H0:\n\tcase RT5659_DAC_L_EQ_HPF1_A1:\n\tcase RT5659_DAC_L_EQ_HPF1_H0:\n\tcase RT5659_DAC_R_EQ_HPF1_A1:\n\tcase RT5659_DAC_R_EQ_HPF1_H0:\n\tcase RT5659_DAC_L_EQ_HPF2_A1:\n\tcase RT5659_DAC_L_EQ_HPF2_A2:\n\tcase RT5659_DAC_L_EQ_HPF2_H0:\n\tcase RT5659_DAC_R_EQ_HPF2_A1:\n\tcase RT5659_DAC_R_EQ_HPF2_A2:\n\tcase RT5659_DAC_R_EQ_HPF2_H0:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_H0_1:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_H0_2:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_B1_1:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_B1_2:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_B2_1:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_B2_2:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_A1_1:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_A1_2:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_A2_1:\n\tcase RT5659_DAC_L_BI_EQ_BPF1_A2_2:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_H0_1:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_H0_2:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_B1_1:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_B1_2:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_B2_1:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_B2_2:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_A1_1:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_A1_2:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_A2_1:\n\tcase RT5659_DAC_R_BI_EQ_BPF1_A2_2:\n\tcase RT5659_ADC_L_EQ_LPF1_A1:\n\tcase RT5659_ADC_R_EQ_LPF1_A1:\n\tcase RT5659_ADC_L_EQ_LPF1_H0:\n\tcase RT5659_ADC_R_EQ_LPF1_H0:\n\tcase RT5659_ADC_L_EQ_BPF1_A1:\n\tcase RT5659_ADC_R_EQ_BPF1_A1:\n\tcase RT5659_ADC_L_EQ_BPF1_A2:\n\tcase RT5659_ADC_R_EQ_BPF1_A2:\n\tcase RT5659_ADC_L_EQ_BPF1_H0:\n\tcase RT5659_ADC_R_EQ_BPF1_H0:\n\tcase RT5659_ADC_L_EQ_BPF2_A1:\n\tcase RT5659_ADC_R_EQ_BPF2_A1:\n\tcase RT5659_ADC_L_EQ_BPF2_A2:\n\tcase RT5659_ADC_R_EQ_BPF2_A2:\n\tcase RT5659_ADC_L_EQ_BPF2_H0:\n\tcase RT5659_ADC_R_EQ_BPF2_H0:\n\tcase RT5659_ADC_L_EQ_BPF3_A1:\n\tcase RT5659_ADC_R_EQ_BPF3_A1:\n\tcase RT5659_ADC_L_EQ_BPF3_A2:\n\tcase RT5659_ADC_R_EQ_BPF3_A2:\n\tcase RT5659_ADC_L_EQ_BPF3_H0:\n\tcase RT5659_ADC_R_EQ_BPF3_H0:\n\tcase RT5659_ADC_L_EQ_BPF4_A1:\n\tcase RT5659_ADC_R_EQ_BPF4_A1:\n\tcase RT5659_ADC_L_EQ_BPF4_A2:\n\tcase RT5659_ADC_R_EQ_BPF4_A2:\n\tcase RT5659_ADC_L_EQ_BPF4_H0:\n\tcase RT5659_ADC_R_EQ_BPF4_H0:\n\tcase RT5659_ADC_L_EQ_HPF1_A1:\n\tcase RT5659_ADC_R_EQ_HPF1_A1:\n\tcase RT5659_ADC_L_EQ_HPF1_H0:\n\tcase RT5659_ADC_R_EQ_HPF1_H0:\n\tcase RT5659_ADC_L_EQ_PRE_VOL:\n\tcase RT5659_ADC_R_EQ_PRE_VOL:\n\tcase RT5659_ADC_L_EQ_POST_VOL:\n\tcase RT5659_ADC_R_EQ_POST_VOL:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const DECLARE_TLV_DB_SCALE(hp_vol_tlv, -2325, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -65625, 375, 0);\nstatic const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -17625, 375, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);\nstatic const DECLARE_TLV_DB_SCALE(in_bst_tlv, -1200, 75, 0);\n\n \nstatic const char * const rt5659_data_select[] = {\n\t\"L/R\", \"R/L\", \"L/L\", \"R/R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if1_01_adc_enum,\n\tRT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT01_SFT, rt5659_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if1_23_adc_enum,\n\tRT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT23_SFT, rt5659_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if1_45_adc_enum,\n\tRT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT45_SFT, rt5659_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if1_67_adc_enum,\n\tRT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT67_SFT, rt5659_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if2_dac_enum,\n\tRT5659_DIG_INF23_DATA, RT5659_IF2_DAC_SEL_SFT, rt5659_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if2_adc_enum,\n\tRT5659_DIG_INF23_DATA, RT5659_IF2_ADC_SEL_SFT, rt5659_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if3_dac_enum,\n\tRT5659_DIG_INF23_DATA, RT5659_IF3_DAC_SEL_SFT, rt5659_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5659_if3_adc_enum,\n\tRT5659_DIG_INF23_DATA, RT5659_IF3_ADC_SEL_SFT, rt5659_data_select);\n\nstatic const struct snd_kcontrol_new rt5659_if1_01_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 01 ADC Swap Source\", rt5659_if1_01_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5659_if1_23_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 23 ADC1 Swap Source\", rt5659_if1_23_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5659_if1_45_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 45 ADC1 Swap Source\", rt5659_if1_45_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5659_if1_67_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 67 ADC1 Swap Source\", rt5659_if1_67_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5659_if2_dac_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC Swap Source\", rt5659_if2_dac_enum);\n\nstatic const struct snd_kcontrol_new rt5659_if2_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC Swap Source\", rt5659_if2_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5659_if3_dac_swap_mux =\n\tSOC_DAPM_ENUM(\"IF3 DAC Swap Source\", rt5659_if3_dac_enum);\n\nstatic const struct snd_kcontrol_new rt5659_if3_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF3 ADC Swap Source\", rt5659_if3_adc_enum);\n\nstatic int rt5659_hp_vol_put(struct snd_kcontrol *kcontrol,\n\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tint ret = snd_soc_put_volsw(kcontrol, ucontrol);\n\n\tif (snd_soc_component_read(component, RT5659_STO_NG2_CTRL_1) & RT5659_NG2_EN) {\n\t\tsnd_soc_component_update_bits(component, RT5659_STO_NG2_CTRL_1,\n\t\t\tRT5659_NG2_EN_MASK, RT5659_NG2_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5659_STO_NG2_CTRL_1,\n\t\t\tRT5659_NG2_EN_MASK, RT5659_NG2_EN);\n\t}\n\n\treturn ret;\n}\n\nstatic void rt5659_enable_push_button_irq(struct snd_soc_component *component,\n\tbool enable)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\n\tif (enable) {\n\t\tsnd_soc_component_write(component, RT5659_4BTN_IL_CMD_1, 0x000b);\n\n\t\t \n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"MICBIAS1\");\n\t\tsnd_soc_dapm_force_enable_pin(dapm,\n\t\t\t\"Mic Det Power\");\n\t\tsnd_soc_dapm_sync(dapm);\n\n\t\tsnd_soc_component_update_bits(component, RT5659_PWR_ANLG_2,\n\t\t\tRT5659_PWR_MB1, RT5659_PWR_MB1);\n\t\tsnd_soc_component_update_bits(component, RT5659_PWR_VOL,\n\t\t\tRT5659_PWR_MIC_DET, RT5659_PWR_MIC_DET);\n\n\t\tsnd_soc_component_update_bits(component, RT5659_IRQ_CTRL_2,\n\t\t\t\tRT5659_IL_IRQ_MASK, RT5659_IL_IRQ_EN);\n\t\tsnd_soc_component_update_bits(component, RT5659_4BTN_IL_CMD_2,\n\t\t\t\tRT5659_4BTN_IL_MASK, RT5659_4BTN_IL_EN);\n\t} else {\n\t\tsnd_soc_component_update_bits(component, RT5659_4BTN_IL_CMD_2,\n\t\t\t\tRT5659_4BTN_IL_MASK, RT5659_4BTN_IL_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5659_IRQ_CTRL_2,\n\t\t\t\tRT5659_IL_IRQ_MASK, RT5659_IL_IRQ_DIS);\n\t\t \n\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS1\");\n\t\tsnd_soc_dapm_disable_pin(dapm, \"Mic Det Power\");\n\t\tsnd_soc_dapm_sync(dapm);\n\t}\n}\n\n \n\nstatic int rt5659_headset_detect(struct snd_soc_component *component, int jack_insert)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tint val, i = 0, sleep_time[5] = {300, 150, 100, 50, 30};\n\tint reg_63;\n\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\n\tif (jack_insert) {\n\t\tsnd_soc_dapm_force_enable_pin(dapm,\n\t\t\t\"Mic Det Power\");\n\t\tsnd_soc_dapm_sync(dapm);\n\t\treg_63 = snd_soc_component_read(component, RT5659_PWR_ANLG_1);\n\n\t\tsnd_soc_component_update_bits(component, RT5659_PWR_ANLG_1,\n\t\t\tRT5659_PWR_VREF2 | RT5659_PWR_MB,\n\t\t\tRT5659_PWR_VREF2 | RT5659_PWR_MB);\n\t\tmsleep(20);\n\t\tsnd_soc_component_update_bits(component, RT5659_PWR_ANLG_1,\n\t\t\tRT5659_PWR_FV2, RT5659_PWR_FV2);\n\n\t\tsnd_soc_component_write(component, RT5659_EJD_CTRL_2, 0x4160);\n\t\tsnd_soc_component_update_bits(component, RT5659_EJD_CTRL_1,\n\t\t\t0x20, 0x0);\n\t\tmsleep(20);\n\t\tsnd_soc_component_update_bits(component, RT5659_EJD_CTRL_1,\n\t\t\t0x20, 0x20);\n\n\t\twhile (i < 5) {\n\t\t\tmsleep(sleep_time[i]);\n\t\t\tval = snd_soc_component_read(component, RT5659_EJD_CTRL_2) & 0x0003;\n\t\t\ti++;\n\t\t\tif (val == 0x1 || val == 0x2 || val == 0x3)\n\t\t\t\tbreak;\n\t\t}\n\n\t\tswitch (val) {\n\t\tcase 1:\n\t\t\trt5659->jack_type = SND_JACK_HEADSET;\n\t\t\trt5659_enable_push_button_irq(component, true);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tsnd_soc_component_write(component, RT5659_PWR_ANLG_1, reg_63);\n\t\t\trt5659->jack_type = SND_JACK_HEADPHONE;\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"Mic Det Power\");\n\t\t\tsnd_soc_dapm_sync(dapm);\n\t\t\tbreak;\n\t\t}\n\t} else {\n\t\tsnd_soc_dapm_disable_pin(dapm, \"Mic Det Power\");\n\t\tsnd_soc_dapm_sync(dapm);\n\t\tif (rt5659->jack_type == SND_JACK_HEADSET)\n\t\t\trt5659_enable_push_button_irq(component, false);\n\t\trt5659->jack_type = 0;\n\t}\n\n\tdev_dbg(component->dev, \"jack_type = %d\\n\", rt5659->jack_type);\n\treturn rt5659->jack_type;\n}\n\nstatic int rt5659_button_detect(struct snd_soc_component *component)\n{\n\tint btn_type, val;\n\n\tval = snd_soc_component_read(component, RT5659_4BTN_IL_CMD_1);\n\tbtn_type = val & 0xfff0;\n\tsnd_soc_component_write(component, RT5659_4BTN_IL_CMD_1, val);\n\n\treturn btn_type;\n}\n\nstatic irqreturn_t rt5659_irq(int irq, void *data)\n{\n\tstruct rt5659_priv *rt5659 = data;\n\n\tqueue_delayed_work(system_power_efficient_wq,\n\t\t\t   &rt5659->jack_detect_work, msecs_to_jiffies(250));\n\n\treturn IRQ_HANDLED;\n}\n\nint rt5659_set_jack_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *hs_jack)\n{\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\n\trt5659->hs_jack = hs_jack;\n\n\trt5659_irq(0, rt5659);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5659_set_jack_detect);\n\nstatic void rt5659_jack_detect_work(struct work_struct *work)\n{\n\tstruct rt5659_priv *rt5659 =\n\t\tcontainer_of(work, struct rt5659_priv, jack_detect_work.work);\n\tint val, btn_type, report = 0;\n\n\tif (!rt5659->component)\n\t\treturn;\n\n\tval = snd_soc_component_read(rt5659->component, RT5659_INT_ST_1) & 0x0080;\n\tif (!val) {\n\t\t \n\t\tif (rt5659->jack_type == 0) {\n\t\t\t \n\t\t\treport = rt5659_headset_detect(rt5659->component, 1);\n\t\t} else {\n\t\t\t \n\t\t\treport = SND_JACK_HEADSET;\n\t\t\tbtn_type = rt5659_button_detect(rt5659->component);\n\t\t\t \n\t\t\tswitch (btn_type) {\n\t\t\tcase 0x8000:\n\t\t\tcase 0x4000:\n\t\t\tcase 0x2000:\n\t\t\t\treport |= SND_JACK_BTN_0;\n\t\t\t\tbreak;\n\t\t\tcase 0x1000:\n\t\t\tcase 0x0800:\n\t\t\tcase 0x0400:\n\t\t\t\treport |= SND_JACK_BTN_1;\n\t\t\t\tbreak;\n\t\t\tcase 0x0200:\n\t\t\tcase 0x0100:\n\t\t\tcase 0x0080:\n\t\t\t\treport |= SND_JACK_BTN_2;\n\t\t\t\tbreak;\n\t\t\tcase 0x0040:\n\t\t\tcase 0x0020:\n\t\t\tcase 0x0010:\n\t\t\t\treport |= SND_JACK_BTN_3;\n\t\t\t\tbreak;\n\t\t\tcase 0x0000:  \n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbtn_type = 0;\n\t\t\t\tdev_err(rt5659->component->dev,\n\t\t\t\t\t\"Unexpected button code 0x%04x\\n\",\n\t\t\t\t\tbtn_type);\n\t\t\t\tbreak;\n\t\t\t}\n\n\t\t\t \n\t\t\tif (btn_type == 0)\n\t\t\t\treport =  rt5659->jack_type;\n\t\t}\n\t} else {\n\t\t \n\t\treport = rt5659_headset_detect(rt5659->component, 0);\n\t}\n\n\tsnd_soc_jack_report(rt5659->hs_jack, report, SND_JACK_HEADSET |\n\t\t\t    SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\t\t    SND_JACK_BTN_2 | SND_JACK_BTN_3);\n}\n\nstatic void rt5659_jack_detect_intel_hd_header(struct work_struct *work)\n{\n\tstruct rt5659_priv *rt5659 =\n\t\tcontainer_of(work, struct rt5659_priv, jack_detect_work.work);\n\tunsigned int value;\n\tbool hp_flag, mic_flag;\n\n\tif (!rt5659->hs_jack)\n\t\treturn;\n\n\t \n\tregmap_read(rt5659->regmap, RT5659_GPIO_STA, &value);\n\thp_flag = (!(value & 0x8)) ? true : false;\n\n\tif (hp_flag != rt5659->hda_hp_plugged) {\n\t\trt5659->hda_hp_plugged = hp_flag;\n\n\t\tif (hp_flag) {\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,\n\t\t\t\t0x10, 0x0);\n\t\t\trt5659->jack_type |= SND_JACK_HEADPHONE;\n\t\t} else {\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,\n\t\t\t\t0x10, 0x10);\n\t\t\trt5659->jack_type = rt5659->jack_type &\n\t\t\t\t(~SND_JACK_HEADPHONE);\n\t\t}\n\n\t\tsnd_soc_jack_report(rt5659->hs_jack, rt5659->jack_type,\n\t\t\tSND_JACK_HEADPHONE);\n\t}\n\n\t \n\tregmap_read(rt5659->regmap, RT5659_4BTN_IL_CMD_1, &value);\n\tregmap_write(rt5659->regmap, RT5659_4BTN_IL_CMD_1, value);\n\tmic_flag = (value & 0x2000) ? true : false;\n\n\tif (mic_flag != rt5659->hda_mic_plugged) {\n\t\trt5659->hda_mic_plugged = mic_flag;\n\t\tif (mic_flag) {\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,\n\t\t\t\t0x2, 0x2);\n\t\t\trt5659->jack_type |= SND_JACK_MICROPHONE;\n\t\t} else {\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,\n\t\t\t\t0x2, 0x0);\n\t\t\trt5659->jack_type = rt5659->jack_type\n\t\t\t\t& (~SND_JACK_MICROPHONE);\n\t\t}\n\n\t\tsnd_soc_jack_report(rt5659->hs_jack, rt5659->jack_type,\n\t\t\tSND_JACK_MICROPHONE);\n\t}\n}\n\nstatic const struct snd_kcontrol_new rt5659_snd_controls[] = {\n\t \n\tSOC_DOUBLE_TLV(\"Speaker Playback Volume\", RT5659_SPO_VOL,\n\t\tRT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 39, 1, out_vol_tlv),\n\n\t \n\tSOC_DOUBLE_R_EXT_TLV(\"Headphone Playback Volume\", RT5659_HPL_GAIN,\n\t\tRT5659_HPR_GAIN, RT5659_G_HP_SFT, 31, 1, snd_soc_get_volsw,\n\t\trt5659_hp_vol_put, hp_vol_tlv),\n\n\t \n\tSOC_SINGLE_TLV(\"Mono Playback Volume\", RT5659_MONO_OUT,\n\t\tRT5659_L_VOL_SFT, 39, 1, out_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"OUT Playback Volume\", RT5659_LOUT,\n\t\tRT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 39, 1, out_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"DAC1 Playback Volume\", RT5659_DAC1_DIG_VOL,\n\t\tRT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 175, 0, dac_vol_tlv),\n\tSOC_DOUBLE(\"DAC1 Playback Switch\", RT5659_AD_DA_MIXER,\n\t\tRT5659_M_DAC1_L_SFT, RT5659_M_DAC1_R_SFT, 1, 1),\n\n\tSOC_DOUBLE_TLV(\"DAC2 Playback Volume\", RT5659_DAC2_DIG_VOL,\n\t\tRT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 175, 0, dac_vol_tlv),\n\tSOC_DOUBLE(\"DAC2 Playback Switch\", RT5659_DAC_CTRL,\n\t\tRT5659_M_DAC2_L_VOL_SFT, RT5659_M_DAC2_R_VOL_SFT, 1, 1),\n\n\t \n\tSOC_SINGLE_TLV(\"IN1 Boost Volume\", RT5659_IN1_IN2,\n\t\tRT5659_BST1_SFT, 69, 0, in_bst_tlv),\n\tSOC_SINGLE_TLV(\"IN2 Boost Volume\", RT5659_IN1_IN2,\n\t\tRT5659_BST2_SFT, 69, 0, in_bst_tlv),\n\tSOC_SINGLE_TLV(\"IN3 Boost Volume\", RT5659_IN3_IN4,\n\t\tRT5659_BST3_SFT, 69, 0, in_bst_tlv),\n\tSOC_SINGLE_TLV(\"IN4 Boost Volume\", RT5659_IN3_IN4,\n\t\tRT5659_BST4_SFT, 69, 0, in_bst_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"IN Capture Volume\", RT5659_INL1_INR1_VOL,\n\t\tRT5659_INL_VOL_SFT, RT5659_INR_VOL_SFT, 31, 1, in_vol_tlv),\n\n\t \n\tSOC_DOUBLE(\"STO1 ADC Capture Switch\", RT5659_STO1_ADC_DIG_VOL,\n\t\tRT5659_L_MUTE_SFT, RT5659_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"STO1 ADC Capture Volume\", RT5659_STO1_ADC_DIG_VOL,\n\t\tRT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 127, 0, adc_vol_tlv),\n\tSOC_DOUBLE(\"Mono ADC Capture Switch\", RT5659_MONO_ADC_DIG_VOL,\n\t\tRT5659_L_MUTE_SFT, RT5659_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"Mono ADC Capture Volume\", RT5659_MONO_ADC_DIG_VOL,\n\t\tRT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 127, 0, adc_vol_tlv),\n\tSOC_DOUBLE(\"STO2 ADC Capture Switch\", RT5659_STO2_ADC_DIG_VOL,\n\t\tRT5659_L_MUTE_SFT, RT5659_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"STO2 ADC Capture Volume\", RT5659_STO2_ADC_DIG_VOL,\n\t\tRT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 127, 0, adc_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"STO1 ADC Boost Gain Volume\", RT5659_STO1_BOOST,\n\t\tRT5659_STO1_ADC_L_BST_SFT, RT5659_STO1_ADC_R_BST_SFT,\n\t\t3, 0, adc_bst_tlv),\n\n\tSOC_DOUBLE_TLV(\"Mono ADC Boost Gain Volume\", RT5659_MONO_BOOST,\n\t\tRT5659_MONO_ADC_L_BST_SFT, RT5659_MONO_ADC_R_BST_SFT,\n\t\t3, 0, adc_bst_tlv),\n\n\tSOC_DOUBLE_TLV(\"STO2 ADC Boost Gain Volume\", RT5659_STO2_BOOST,\n\t\tRT5659_STO2_ADC_L_BST_SFT, RT5659_STO2_ADC_R_BST_SFT,\n\t\t3, 0, adc_bst_tlv),\n\n\tSOC_SINGLE(\"DAC IF1 DAC1 L Data Switch\", RT5659_TDM_CTRL_4, 12, 7, 0),\n\tSOC_SINGLE(\"DAC IF1 DAC1 R Data Switch\", RT5659_TDM_CTRL_4, 8, 7, 0),\n\tSOC_SINGLE(\"DAC IF1 DAC2 L Data Switch\", RT5659_TDM_CTRL_4, 4, 7, 0),\n\tSOC_SINGLE(\"DAC IF1 DAC2 R Data Switch\", RT5659_TDM_CTRL_4, 0, 7, 0),\n};\n\n \nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\tint pd, idx;\n\n\tpd = rl6231_get_pre_div(rt5659->regmap,\n\t\tRT5659_ADDA_CLK_1, RT5659_I2S_PD1_SFT);\n\tidx = rl6231_calc_dmic_clk(rt5659->sysclk / pd);\n\n\tif (idx < 0)\n\t\tdev_err(component->dev, \"Failed to set DMIC clock\\n\");\n\telse {\n\t\tsnd_soc_component_update_bits(component, RT5659_DMIC_CTRL_1,\n\t\t\tRT5659_DMIC_CLK_MASK, idx << RT5659_DMIC_CLK_SFT);\n\t}\n\treturn idx;\n}\n\nstatic int set_adc1_clk(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5659_CHOP_ADC,\n\t\t\tRT5659_CKXEN_ADC1_MASK | RT5659_CKGEN_ADC1_MASK,\n\t\t\tRT5659_CKXEN_ADC1_MASK | RT5659_CKGEN_ADC1_MASK);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5659_CHOP_ADC,\n\t\t\tRT5659_CKXEN_ADC1_MASK | RT5659_CKGEN_ADC1_MASK, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n\n}\n\nstatic int set_adc2_clk(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5659_CHOP_ADC,\n\t\t\tRT5659_CKXEN_ADC2_MASK | RT5659_CKGEN_ADC2_MASK,\n\t\t\tRT5659_CKXEN_ADC2_MASK | RT5659_CKGEN_ADC2_MASK);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5659_CHOP_ADC,\n\t\t\tRT5659_CKXEN_ADC2_MASK | RT5659_CKGEN_ADC2_MASK, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n\n}\n\nstatic int rt5659_charge_pump_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\t \n\t\tsnd_soc_component_write(component, RT5659_DEPOP_1, 0x0009);\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_write(component, RT5659_HP_CHARGE_PUMP_1, 0x0c16);\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int is_sys_clk_from_pll(struct snd_soc_dapm_widget *w,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tunsigned int val;\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tval = snd_soc_component_read(component, RT5659_GLB_CLK);\n\tval &= RT5659_SCLK_SRC_MASK;\n\tif (val == RT5659_SCLK_SRC_PLL1)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\nstatic int is_using_asrc(struct snd_soc_dapm_widget *w,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tunsigned int reg, shift, val;\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (w->shift) {\n\tcase RT5659_ADC_MONO_R_ASRC_SFT:\n\t\treg = RT5659_ASRC_3;\n\t\tshift = RT5659_AD_MONO_R_T_SFT;\n\t\tbreak;\n\tcase RT5659_ADC_MONO_L_ASRC_SFT:\n\t\treg = RT5659_ASRC_3;\n\t\tshift = RT5659_AD_MONO_L_T_SFT;\n\t\tbreak;\n\tcase RT5659_ADC_STO1_ASRC_SFT:\n\t\treg = RT5659_ASRC_2;\n\t\tshift = RT5659_AD_STO1_T_SFT;\n\t\tbreak;\n\tcase RT5659_DAC_MONO_R_ASRC_SFT:\n\t\treg = RT5659_ASRC_2;\n\t\tshift = RT5659_DA_MONO_R_T_SFT;\n\t\tbreak;\n\tcase RT5659_DAC_MONO_L_ASRC_SFT:\n\t\treg = RT5659_ASRC_2;\n\t\tshift = RT5659_DA_MONO_L_T_SFT;\n\t\tbreak;\n\tcase RT5659_DAC_STO_ASRC_SFT:\n\t\treg = RT5659_ASRC_2;\n\t\tshift = RT5659_DA_STO_T_SFT;\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tval = (snd_soc_component_read(component, reg) >> shift) & 0xf;\n\tswitch (val) {\n\tcase 1:\n\tcase 2:\n\tcase 3:\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,\n\t\t\tRT5659_I2S_PD1_MASK, RT5659_I2S_PD1_2);\n\t\treturn 1;\n\tdefault:\n\t\treturn 0;\n\t}\n\n}\n\n \nstatic const struct snd_kcontrol_new rt5659_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5659_STO1_ADC_MIXER,\n\t\t\tRT5659_M_STO1_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5659_STO1_ADC_MIXER,\n\t\t\tRT5659_M_STO1_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5659_STO1_ADC_MIXER,\n\t\t\tRT5659_M_STO1_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5659_STO1_ADC_MIXER,\n\t\t\tRT5659_M_STO1_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5659_MONO_ADC_MIXER,\n\t\t\tRT5659_M_MONO_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5659_MONO_ADC_MIXER,\n\t\t\tRT5659_M_MONO_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5659_MONO_ADC_MIXER,\n\t\t\tRT5659_M_MONO_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5659_MONO_ADC_MIXER,\n\t\t\tRT5659_M_MONO_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5659_AD_DA_MIXER,\n\t\t\tRT5659_M_ADCMIX_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5659_AD_DA_MIXER,\n\t\t\tRT5659_M_DAC1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5659_AD_DA_MIXER,\n\t\t\tRT5659_M_ADCMIX_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5659_AD_DA_MIXER,\n\t\t\tRT5659_M_DAC1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_sto_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L1_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R1_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L2_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R2_STO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_sto_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L1_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R1_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L2_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_STO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R2_STO_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_mono_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L1_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R1_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L2_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R2_MONO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_mono_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L1_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R1_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_L2_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_MONO_DAC_MIXER,\n\t\t\tRT5659_M_DAC_R2_MONO_R_SFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5659_rec1_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"SPKVOLL Switch\", RT5659_REC1_L2_MIXER,\n\t\t\tRT5659_M_SPKVOLL_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5659_REC1_L2_MIXER,\n\t\t\tRT5659_M_INL_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5659_REC1_L2_MIXER,\n\t\t\tRT5659_M_BST4_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_REC1_L2_MIXER,\n\t\t\tRT5659_M_BST3_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5659_REC1_L2_MIXER,\n\t\t\tRT5659_M_BST2_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5659_REC1_L2_MIXER,\n\t\t\tRT5659_M_BST1_RM1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_rec1_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"HPOVOLR Switch\", RT5659_REC1_L2_MIXER,\n\t\t\tRT5659_M_HPOVOLR_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5659_REC1_R2_MIXER,\n\t\t\tRT5659_M_INR_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5659_REC1_R2_MIXER,\n\t\t\tRT5659_M_BST4_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_REC1_R2_MIXER,\n\t\t\tRT5659_M_BST3_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5659_REC1_R2_MIXER,\n\t\t\tRT5659_M_BST2_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5659_REC1_R2_MIXER,\n\t\t\tRT5659_M_BST1_RM1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_rec2_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"SPKVOLL Switch\", RT5659_REC2_L2_MIXER,\n\t\t\tRT5659_M_SPKVOL_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOLL Switch\", RT5659_REC2_L2_MIXER,\n\t\t\tRT5659_M_OUTVOLL_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5659_REC2_L2_MIXER,\n\t\t\tRT5659_M_BST4_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_REC2_L2_MIXER,\n\t\t\tRT5659_M_BST3_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5659_REC2_L2_MIXER,\n\t\t\tRT5659_M_BST2_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5659_REC2_L2_MIXER,\n\t\t\tRT5659_M_BST1_RM2_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_rec2_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"MONOVOL Switch\", RT5659_REC2_R2_MIXER,\n\t\t\tRT5659_M_MONOVOL_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOLR Switch\", RT5659_REC2_R2_MIXER,\n\t\t\tRT5659_M_OUTVOLR_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5659_REC2_R2_MIXER,\n\t\t\tRT5659_M_BST4_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_REC2_R2_MIXER,\n\t\t\tRT5659_M_BST3_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5659_REC2_R2_MIXER,\n\t\t\tRT5659_M_BST2_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5659_REC2_R2_MIXER,\n\t\t\tRT5659_M_BST1_RM2_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_spk_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_SPK_L_MIXER,\n\t\t\tRT5659_M_DAC_L2_SM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5659_SPK_L_MIXER,\n\t\t\tRT5659_M_BST1_SM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5659_SPK_L_MIXER,\n\t\t\tRT5659_M_IN_L_SM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5659_SPK_L_MIXER,\n\t\t\tRT5659_M_IN_R_SM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_SPK_L_MIXER,\n\t\t\tRT5659_M_BST3_SM_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_spk_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_SPK_R_MIXER,\n\t\t\tRT5659_M_DAC_R2_SM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5659_SPK_R_MIXER,\n\t\t\tRT5659_M_BST4_SM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5659_SPK_R_MIXER,\n\t\t\tRT5659_M_IN_L_SM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5659_SPK_R_MIXER,\n\t\t\tRT5659_M_IN_R_SM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_SPK_R_MIXER,\n\t\t\tRT5659_M_BST3_SM_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_monovol_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_MONOMIX_IN_GAIN,\n\t\t\tRT5659_M_DAC_L2_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_MONOMIX_IN_GAIN,\n\t\t\tRT5659_M_DAC_R2_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5659_MONOMIX_IN_GAIN,\n\t\t\tRT5659_M_BST1_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5659_MONOMIX_IN_GAIN,\n\t\t\tRT5659_M_BST2_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_MONOMIX_IN_GAIN,\n\t\t\tRT5659_M_BST3_MM_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_out_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_OUT_L_MIXER,\n\t\t\tRT5659_M_DAC_L2_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5659_OUT_L_MIXER,\n\t\t\tRT5659_M_IN_L_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5659_OUT_L_MIXER,\n\t\t\tRT5659_M_BST1_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5659_OUT_L_MIXER,\n\t\t\tRT5659_M_BST2_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_OUT_L_MIXER,\n\t\t\tRT5659_M_BST3_OM_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_out_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_OUT_R_MIXER,\n\t\t\tRT5659_M_DAC_R2_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5659_OUT_R_MIXER,\n\t\t\tRT5659_M_IN_R_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5659_OUT_R_MIXER,\n\t\t\tRT5659_M_BST2_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5659_OUT_R_MIXER,\n\t\t\tRT5659_M_BST3_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5659_OUT_R_MIXER,\n\t\t\tRT5659_M_BST4_OM_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_spo_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_SPO_AMP_GAIN,\n\t\t\tRT5659_M_DAC_L2_SPKOMIX_SFT, 1, 0),\n\tSOC_DAPM_SINGLE(\"SPKVOL L Switch\", RT5659_SPO_AMP_GAIN,\n\t\t\tRT5659_M_SPKVOLL_SPKOMIX_SFT, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new rt5659_spo_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_SPO_AMP_GAIN,\n\t\t\tRT5659_M_DAC_R2_SPKOMIX_SFT, 1, 0),\n\tSOC_DAPM_SINGLE(\"SPKVOL R Switch\", RT5659_SPO_AMP_GAIN,\n\t\t\tRT5659_M_SPKVOLR_SPKOMIX_SFT, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new rt5659_mono_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_MONOMIX_IN_GAIN,\n\t\t\tRT5659_M_DAC_L2_MA_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"MONOVOL Switch\", RT5659_MONOMIX_IN_GAIN,\n\t\t\tRT5659_M_MONOVOL_MA_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_lout_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5659_LOUT_MIXER,\n\t\t\tRT5659_M_DAC_L2_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL L Switch\", RT5659_LOUT_MIXER,\n\t\t\tRT5659_M_OV_L_LM_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5659_lout_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5659_LOUT_MIXER,\n\t\t\tRT5659_M_DAC_R2_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL R Switch\", RT5659_LOUT_MIXER,\n\t\t\tRT5659_M_OV_R_LM_SFT, 1, 1),\n};\n\n \n \nstatic const char * const rt5659_dac2_src[] = {\n\t\"IF1 DAC2\", \"IF2 DAC\", \"IF3 DAC\", \"Mono ADC MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_dac_l2_enum, RT5659_DAC_CTRL,\n\tRT5659_DAC_L2_SEL_SFT, rt5659_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5659_dac_l2_mux =\n\tSOC_DAPM_ENUM(\"DAC L2 Source\", rt5659_dac_l2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_dac_r2_enum, RT5659_DAC_CTRL,\n\tRT5659_DAC_R2_SEL_SFT, rt5659_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5659_dac_r2_mux =\n\tSOC_DAPM_ENUM(\"DAC R2 Source\", rt5659_dac_r2_enum);\n\n\n \n \nstatic const char * const rt5659_sto1_adc1_src[] = {\n\t\"DAC MIX\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_sto1_adc1_enum, RT5659_STO1_ADC_MIXER,\n\tRT5659_STO1_ADC1_SRC_SFT, rt5659_sto1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5659_sto1_adc1_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1 Source\", rt5659_sto1_adc1_enum);\n\n \n \nstatic const char * const rt5659_sto1_adc_src[] = {\n\t\"ADC1\", \"ADC2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_sto1_adc_enum, RT5659_STO1_ADC_MIXER,\n\tRT5659_STO1_ADC_SRC_SFT, rt5659_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5659_sto1_adc_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC Source\", rt5659_sto1_adc_enum);\n\n \n \nstatic const char * const rt5659_sto1_adc2_src[] = {\n\t\"DAC MIX\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_sto1_adc2_enum, RT5659_STO1_ADC_MIXER,\n\tRT5659_STO1_ADC2_SRC_SFT, rt5659_sto1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5659_sto1_adc2_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2 Source\", rt5659_sto1_adc2_enum);\n\n \n \nstatic const char * const rt5659_sto1_dmic_src[] = {\n\t\"DMIC1\", \"DMIC2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_sto1_dmic_enum, RT5659_STO1_ADC_MIXER,\n\tRT5659_STO1_DMIC_SRC_SFT, rt5659_sto1_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5659_sto1_dmic_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 DMIC Source\", rt5659_sto1_dmic_enum);\n\n\n \n \nstatic const char * const rt5659_mono_adc_l2_src[] = {\n\t\"Mono DAC MIXL\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_adc_l2_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_ADC_L2_SRC_SFT, rt5659_mono_adc_l2_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_l2_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC L2 Source\", rt5659_mono_adc_l2_enum);\n\n\n \n \nstatic const char * const rt5659_mono_adc_l1_src[] = {\n\t\"Mono DAC MIXL\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_adc_l1_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_ADC_L1_SRC_SFT, rt5659_mono_adc_l1_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_l1_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC L1 Source\", rt5659_mono_adc_l1_enum);\n\n \n \nstatic const char * const rt5659_mono_adc_src[] = {\n\t\"ADC1 L\", \"ADC1 R\", \"ADC2 L\", \"ADC2 R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_adc_l_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_ADC_L_SRC_SFT, rt5659_mono_adc_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_l_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC L Source\", rt5659_mono_adc_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_adcr_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_ADC_R_SRC_SFT, rt5659_mono_adc_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_r_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC R Source\", rt5659_mono_adcr_enum);\n\n \n \nstatic const char * const rt5659_mono_dmic_l_src[] = {\n\t\"DMIC1 L\", \"DMIC2 L\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_dmic_l_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_DMIC_L_SRC_SFT, rt5659_mono_dmic_l_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_dmic_l_mux =\n\tSOC_DAPM_ENUM(\"Mono DMIC L Source\", rt5659_mono_dmic_l_enum);\n\n \n \nstatic const char * const rt5659_mono_adc_r2_src[] = {\n\t\"Mono DAC MIXR\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_adc_r2_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_ADC_R2_SRC_SFT, rt5659_mono_adc_r2_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_r2_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC R2 Source\", rt5659_mono_adc_r2_enum);\n\n \n \nstatic const char * const rt5659_mono_adc_r1_src[] = {\n\t\"Mono DAC MIXR\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_adc_r1_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_ADC_R1_SRC_SFT, rt5659_mono_adc_r1_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_adc_r1_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC R1 Source\", rt5659_mono_adc_r1_enum);\n\n \n \nstatic const char * const rt5659_mono_dmic_r_src[] = {\n\t\"DMIC1 R\", \"DMIC2 R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_mono_dmic_r_enum, RT5659_MONO_ADC_MIXER,\n\tRT5659_MONO_DMIC_R_SRC_SFT, rt5659_mono_dmic_r_src);\n\nstatic const struct snd_kcontrol_new rt5659_mono_dmic_r_mux =\n\tSOC_DAPM_ENUM(\"Mono DMIC R Source\", rt5659_mono_dmic_r_enum);\n\n\n \n \nstatic const char * const rt5659_dac1_src[] = {\n\t\"IF1 DAC1\", \"IF2 DAC\", \"IF3 DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_dac_r1_enum, RT5659_AD_DA_MIXER,\n\tRT5659_DAC1_R_SEL_SFT, rt5659_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5659_dac_r1_mux =\n\tSOC_DAPM_ENUM(\"DAC R1 Source\", rt5659_dac_r1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_dac_l1_enum, RT5659_AD_DA_MIXER,\n\tRT5659_DAC1_L_SEL_SFT, rt5659_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5659_dac_l1_mux =\n\tSOC_DAPM_ENUM(\"DAC L1 Source\", rt5659_dac_l1_enum);\n\n \n \nstatic const char * const rt5659_dig_dac_mix_src[] = {\n\t\"Stereo DAC Mixer\", \"Mono DAC Mixer\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_dig_dac_mixl_enum, RT5659_DIG_MIXER,\n\tRT5659_DAC_MIX_L_SFT, rt5659_dig_dac_mix_src);\n\nstatic const struct snd_kcontrol_new rt5659_dig_dac_mixl_mux =\n\tSOC_DAPM_ENUM(\"DAC Digital Mixer L Source\", rt5659_dig_dac_mixl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_dig_dac_mixr_enum, RT5659_DIG_MIXER,\n\tRT5659_DAC_MIX_R_SFT, rt5659_dig_dac_mix_src);\n\nstatic const struct snd_kcontrol_new rt5659_dig_dac_mixr_mux =\n\tSOC_DAPM_ENUM(\"DAC Digital Mixer R Source\", rt5659_dig_dac_mixr_enum);\n\n \n \nstatic const char * const rt5659_alg_dac1_src[] = {\n\t\"DAC\", \"Stereo DAC Mixer\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_alg_dac_l1_enum, RT5659_A_DAC_MUX,\n\tRT5659_A_DACL1_SFT, rt5659_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5659_alg_dac_l1_mux =\n\tSOC_DAPM_ENUM(\"Analog DACL1 Source\", rt5659_alg_dac_l1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_alg_dac_r1_enum, RT5659_A_DAC_MUX,\n\tRT5659_A_DACR1_SFT, rt5659_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5659_alg_dac_r1_mux =\n\tSOC_DAPM_ENUM(\"Analog DACR1 Source\", rt5659_alg_dac_r1_enum);\n\n \n \nstatic const char * const rt5659_alg_dac2_src[] = {\n\t\"Stereo DAC Mixer\", \"Mono DAC Mixer\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_alg_dac_l2_enum, RT5659_A_DAC_MUX,\n\tRT5659_A_DACL2_SFT, rt5659_alg_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5659_alg_dac_l2_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC L2 Source\", rt5659_alg_dac_l2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_alg_dac_r2_enum, RT5659_A_DAC_MUX,\n\tRT5659_A_DACR2_SFT, rt5659_alg_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5659_alg_dac_r2_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC R2 Source\", rt5659_alg_dac_r2_enum);\n\n \n \nstatic const char * const rt5659_if2_adc_in_src[] = {\n\t\"IF_ADC1\", \"IF_ADC2\", \"DAC_REF\", \"IF_ADC3\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_if2_adc_in_enum, RT5659_DIG_INF23_DATA,\n\tRT5659_IF2_ADC_IN_SFT, rt5659_if2_adc_in_src);\n\nstatic const struct snd_kcontrol_new rt5659_if2_adc_in_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC IN Source\", rt5659_if2_adc_in_enum);\n\n \n \nstatic const char * const rt5659_if3_adc_in_src[] = {\n\t\"IF_ADC1\", \"IF_ADC2\", \"DAC_REF\", \"Stereo2_ADC_L/R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_if3_adc_in_enum, RT5659_DIG_INF23_DATA,\n\tRT5659_IF3_ADC_IN_SFT, rt5659_if3_adc_in_src);\n\nstatic const struct snd_kcontrol_new rt5659_if3_adc_in_mux =\n\tSOC_DAPM_ENUM(\"IF3 ADC IN Source\", rt5659_if3_adc_in_enum);\n\n \n \nstatic const char * const rt5659_pdm_src[] = {\n\t\"Mono DAC\", \"Stereo DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_pdm_l_enum, RT5659_PDM_OUT_CTRL,\n\tRT5659_PDM1_L_SFT, rt5659_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5659_pdm_l_mux =\n\tSOC_DAPM_ENUM(\"PDM L Source\", rt5659_pdm_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_pdm_r_enum, RT5659_PDM_OUT_CTRL,\n\tRT5659_PDM1_R_SFT, rt5659_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5659_pdm_r_mux =\n\tSOC_DAPM_ENUM(\"PDM R Source\", rt5659_pdm_r_enum);\n\n \n \nstatic const char * const rt5659_spdif_src[] = {\n\t\"IF1_DAC1\", \"IF1_DAC2\", \"IF2_DAC\", \"IF3_DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_spdif_enum, RT5659_SPDIF_CTRL,\n\tRT5659_SPDIF_SEL_SFT, rt5659_spdif_src);\n\nstatic const struct snd_kcontrol_new rt5659_spdif_mux =\n\tSOC_DAPM_ENUM(\"SPDIF Source\", rt5659_spdif_enum);\n\n \n \nstatic const char * const rt5659_rx_adc_data_src[] = {\n\t\"AD1:AD2:DAC:NUL\", \"AD1:AD2:NUL:DAC\", \"AD1:DAC:AD2:NUL\",\n\t\"AD1:DAC:NUL:AD2\", \"AD1:NUL:DAC:AD2\", \"AD1:NUL:AD2:DAC\",\n\t\"AD2:AD1:DAC:NUL\", \"AD2:AD1:NUL:DAC\", \"AD2:DAC:AD1:NUL\",\n\t\"AD2:DAC:NUL:AD1\", \"AD2:NUL:DAC:AD1\", \"AD1:NUL:AD1:DAC\",\n\t\"DAC:AD1:AD2:NUL\", \"DAC:AD1:NUL:AD2\", \"DAC:AD2:AD1:NUL\",\n\t\"DAC:AD2:NUL:AD1\", \"DAC:NUL:DAC:AD2\", \"DAC:NUL:AD2:DAC\",\n\t\"NUL:AD1:AD2:DAC\", \"NUL:AD1:DAC:AD2\", \"NUL:AD2:AD1:DAC\",\n\t\"NUL:AD2:DAC:AD1\", \"NUL:DAC:DAC:AD2\", \"NUL:DAC:AD2:DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5659_rx_adc_data_enum, RT5659_TDM_CTRL_2,\n\tRT5659_ADCDAT_SRC_SFT, rt5659_rx_adc_data_src);\n\nstatic const struct snd_kcontrol_new rt5659_rx_adc_dac_mux =\n\tSOC_DAPM_ENUM(\"TDM ADCDAT Source\", rt5659_rx_adc_data_enum);\n\n \nstatic const struct snd_kcontrol_new spkvol_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_SPO_VOL, RT5659_VOL_L_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new spkvol_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_SPO_VOL, RT5659_VOL_R_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new monovol_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_MONO_OUT, RT5659_VOL_L_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new outvol_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_LOUT, RT5659_VOL_L_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new outvol_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_LOUT, RT5659_VOL_R_SFT, 1, 1);\n\n \nstatic const struct snd_kcontrol_new spo_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_CLASSD_2, RT5659_M_RF_DIG_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new mono_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_MONO_OUT, RT5659_L_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new hpo_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_HP_VOL, RT5659_L_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new hpo_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_HP_VOL, RT5659_R_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new lout_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_LOUT, RT5659_L_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new lout_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_LOUT, RT5659_R_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new pdm_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_PDM_OUT_CTRL, RT5659_M_PDM1_L_SFT, 1,\n\t\t1);\n\nstatic const struct snd_kcontrol_new pdm_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5659_PDM_OUT_CTRL, RT5659_M_PDM1_R_SFT, 1,\n\t\t1);\n\nstatic int rt5659_spk_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5659_CLASSD_CTRL_1,\n\t\t\tRT5659_POW_CLSD_DB_MASK, RT5659_POW_CLSD_DB_EN);\n\t\tsnd_soc_component_update_bits(component, RT5659_CLASSD_2,\n\t\t\tRT5659_M_RI_DIG, RT5659_M_RI_DIG);\n\t\tsnd_soc_component_write(component, RT5659_CLASSD_1, 0x0803);\n\t\tsnd_soc_component_write(component, RT5659_SPK_DC_CAILB_CTRL_3, 0x0000);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_write(component, RT5659_CLASSD_1, 0x0011);\n\t\tsnd_soc_component_update_bits(component, RT5659_CLASSD_2,\n\t\t\tRT5659_M_RI_DIG, 0x0);\n\t\tsnd_soc_component_write(component, RT5659_SPK_DC_CAILB_CTRL_3, 0x0003);\n\t\tsnd_soc_component_update_bits(component, RT5659_CLASSD_CTRL_1,\n\t\t\tRT5659_POW_CLSD_DB_MASK, RT5659_POW_CLSD_DB_DIS);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n\n}\n\nstatic int rt5659_mono_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tsnd_soc_component_write(component, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e00);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_write(component, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e04);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n\n}\n\nstatic int rt5659_hp_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_write(component, RT5659_HP_CHARGE_PUMP_1, 0x0e1e);\n\t\tsnd_soc_component_update_bits(component, RT5659_DEPOP_1, 0x0010, 0x0010);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_write(component, RT5659_DEPOP_1, 0x0000);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int set_dmic_power(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\t \n\t\tmsleep(450);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dapm_widget rt5659_particular_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"LDO2\", RT5659_PWR_ANLG_3, RT5659_PWR_LDO2_BIT, 0,\n\t\tNULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS1\", RT5659_PWR_ANLG_2, RT5659_PWR_MB1_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"Mic Det Power\", RT5659_PWR_VOL,\n\t\tRT5659_PWR_MIC_DET_BIT, 0, NULL, 0),\n};\n\nstatic const struct snd_soc_dapm_widget rt5659_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"PLL\", RT5659_PWR_ANLG_3, RT5659_PWR_PLL_BIT, 0,\n\t\tNULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"Mono Vref\", RT5659_PWR_ANLG_1,\n\t\tRT5659_PWR_VREF3_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"I2S1 ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_I2S1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S2 ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_I2S2_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S3 ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_I2S3_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC STO ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_DAC_STO_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC Mono L ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_DAC_MONO_L_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC Mono R ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_DAC_MONO_R_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO1 ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_ADC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC Mono L ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_ADC_MONO_L_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC Mono R ASRC\", 1, RT5659_ASRC_1,\n\t\tRT5659_ADC_MONO_R_ASRC_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS2\", RT5659_PWR_ANLG_2, RT5659_PWR_MB2_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS3\", RT5659_PWR_ANLG_2, RT5659_PWR_MB3_BIT,\n\t\t0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"DMIC L1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC L2\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R2\"),\n\n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\tSND_SOC_DAPM_INPUT(\"IN1N\"),\n\tSND_SOC_DAPM_INPUT(\"IN2P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2N\"),\n\tSND_SOC_DAPM_INPUT(\"IN3P\"),\n\tSND_SOC_DAPM_INPUT(\"IN3N\"),\n\tSND_SOC_DAPM_INPUT(\"IN4P\"),\n\tSND_SOC_DAPM_INPUT(\"IN4N\"),\n\n\tSND_SOC_DAPM_PGA(\"DMIC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DMIC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"DMIC CLK\", SND_SOC_NOPM, 0, 0,\n\t\tset_dmic_clk, SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC1 Power\", RT5659_DMIC_CTRL_1,\n\t\tRT5659_DMIC_1_EN_SFT, 0, set_dmic_power, SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC2 Power\", RT5659_DMIC_CTRL_1,\n\t\tRT5659_DMIC_2_EN_SFT, 0, set_dmic_power, SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_PGA(\"BST1\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST1_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST2\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST2_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST3\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST3_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST4\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST4_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST1 Power\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST2 Power\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST3 Power\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST3_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST4 Power\", RT5659_PWR_ANLG_2,\n\t\tRT5659_PWR_BST4_BIT, 0, NULL, 0),\n\n\n\t \n\tSND_SOC_DAPM_PGA(\"INL VOL\", RT5659_PWR_VOL, RT5659_PWR_IN_L_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR VOL\", RT5659_PWR_VOL, RT5659_PWR_IN_R_BIT,\n\t\t0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"RECMIX1L\", RT5659_PWR_MIXER, RT5659_PWR_RM1_L_BIT,\n\t\t0, rt5659_rec1_l_mix, ARRAY_SIZE(rt5659_rec1_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX1R\", RT5659_PWR_MIXER, RT5659_PWR_RM1_R_BIT,\n\t\t0, rt5659_rec1_r_mix, ARRAY_SIZE(rt5659_rec1_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX2L\", RT5659_PWR_MIXER, RT5659_PWR_RM2_L_BIT,\n\t\t0, rt5659_rec2_l_mix, ARRAY_SIZE(rt5659_rec2_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX2R\", RT5659_PWR_MIXER, RT5659_PWR_RM2_R_BIT,\n\t\t0, rt5659_rec2_r_mix, ARRAY_SIZE(rt5659_rec2_r_mix)),\n\n\t \n\tSND_SOC_DAPM_ADC(\"ADC1 L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC1 R\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC2 L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC2 R\", NULL, SND_SOC_NOPM, 0, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 L Power\", RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_ADC_L1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 R Power\", RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_ADC_R1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC2 L Power\", RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_ADC_L2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC2 R Power\", RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_ADC_R2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 clock\", SND_SOC_NOPM, 0, 0, set_adc1_clk,\n\t\tSND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),\n\tSND_SOC_DAPM_SUPPLY(\"ADC2 clock\", SND_SOC_NOPM, 0, 0, set_adc2_clk,\n\t\tSND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),\n\n\t \n\tSND_SOC_DAPM_MUX(\"Stereo1 DMIC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 DMIC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_adc_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_sto1_adc_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_adc_l2_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_adc_r2_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_adc_l1_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_adc_r1_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DMIC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_dmic_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DMIC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_dmic_r_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_adc_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_mono_adc_r_mux),\n\t \n\tSND_SOC_DAPM_SUPPLY(\"ADC Stereo1 Filter\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_ADC_S1F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC Stereo2 Filter\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_ADC_S2F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXL\", SND_SOC_NOPM,\n\t\t0, 0, rt5659_sto1_adc_l_mix,\n\t\tARRAY_SIZE(rt5659_sto1_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXR\", SND_SOC_NOPM,\n\t\t0, 0, rt5659_sto1_adc_r_mix,\n\t\tARRAY_SIZE(rt5659_sto1_adc_r_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"ADC Mono Left Filter\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_ADC_MF_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Mono ADC MIXL\", RT5659_MONO_ADC_DIG_VOL,\n\t\tRT5659_L_MUTE_SFT, 1, rt5659_mono_adc_l_mix,\n\t\tARRAY_SIZE(rt5659_mono_adc_l_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"ADC Mono Right Filter\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_ADC_MF_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Mono ADC MIXR\", RT5659_MONO_ADC_DIG_VOL,\n\t\tRT5659_R_MUTE_SFT, 1, rt5659_mono_adc_r_mix,\n\t\tARRAY_SIZE(rt5659_mono_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_PGA(\"IF_ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF_ADC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF_ADC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1_ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1_ADC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1_ADC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1_ADC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo2 ADC LR\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC Volume L\", RT5659_STO1_ADC_DIG_VOL,\n\t\tRT5659_L_MUTE_SFT, 1, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC Volume R\", RT5659_STO1_ADC_DIG_VOL,\n\t\tRT5659_R_MUTE_SFT, 1, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S1\", RT5659_PWR_DIG_1, RT5659_PWR_I2S1_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"I2S2\", RT5659_PWR_DIG_1, RT5659_PWR_I2S2_BIT, 0,\n\t\tNULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"I2S3\", RT5659_PWR_DIG_1, RT5659_PWR_I2S3_BIT, 0,\n\t\tNULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 ADC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 ADC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_PGA(\"TDM AD1:AD2:DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"TDM AD2:DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MUX(\"TDM Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_rx_adc_dac_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_if2_adc_in_mux),\n\tSND_SOC_DAPM_MUX(\"IF3 ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_if3_adc_in_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 01 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if1_01_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 23 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if1_23_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 45 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if1_45_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 67 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if1_67_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if2_dac_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if2_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF3 DAC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if3_dac_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF3 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5659_if3_adc_swap_mux),\n\n\t \n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"AIF1 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1TX\", \"AIF1 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF2RX\", \"AIF2 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF2TX\", \"AIF2 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF3RX\", \"AIF3 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF3TX\", \"AIF3 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\t \n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5659_dac_l_mix, ARRAY_SIZE(rt5659_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5659_dac_r_mix, ARRAY_SIZE(rt5659_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC L1 Mux\", SND_SOC_NOPM, 0, 0, &rt5659_dac_l1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R1 Mux\", SND_SOC_NOPM, 0, 0, &rt5659_dac_r1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC L2 Mux\", SND_SOC_NOPM, 0, 0, &rt5659_dac_l2_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R2 Mux\", SND_SOC_NOPM, 0, 0, &rt5659_dac_r2_mux),\n\n\tSND_SOC_DAPM_MUX(\"DAC L1 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_alg_dac_l1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R1 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_alg_dac_r1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC L2 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_alg_dac_l2_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R2 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_alg_dac_r2_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"DAC Stereo1 Filter\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_DAC_S1F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC Mono Left Filter\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_DAC_MF_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC Mono Right Filter\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_DAC_MF_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5659_sto_dac_l_mix, ARRAY_SIZE(rt5659_sto_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5659_sto_dac_r_mix, ARRAY_SIZE(rt5659_sto_dac_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Mono DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5659_mono_dac_l_mix, ARRAY_SIZE(rt5659_mono_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Mono DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5659_mono_dac_r_mix, ARRAY_SIZE(rt5659_mono_dac_r_mix)),\n\tSND_SOC_DAPM_MUX(\"DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_dig_dac_mixl_mux),\n\tSND_SOC_DAPM_MUX(\"DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5659_dig_dac_mixr_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"DAC L1 Power\", 1, RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_DAC_L1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC R1 Power\", 1, RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_DAC_R1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_DAC(\"DAC L1\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R1\", NULL, SND_SOC_NOPM, 0, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"DAC L2 Power\", RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_DAC_L2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC R2 Power\", RT5659_PWR_DIG_1,\n\t\tRT5659_PWR_DAC_R2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_DAC(\"DAC L2\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R2\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_PGA(\"DAC_REF\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"SPK MIXL\", RT5659_PWR_MIXER, RT5659_PWR_SM_L_BIT,\n\t\t0, rt5659_spk_l_mix, ARRAY_SIZE(rt5659_spk_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"SPK MIXR\", RT5659_PWR_MIXER, RT5659_PWR_SM_R_BIT,\n\t\t0, rt5659_spk_r_mix, ARRAY_SIZE(rt5659_spk_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"MONOVOL MIX\", RT5659_PWR_MIXER, RT5659_PWR_MM_BIT,\n\t\t0, rt5659_monovol_mix, ARRAY_SIZE(rt5659_monovol_mix)),\n\tSND_SOC_DAPM_MIXER(\"OUT MIXL\", RT5659_PWR_MIXER, RT5659_PWR_OM_L_BIT,\n\t\t0, rt5659_out_l_mix, ARRAY_SIZE(rt5659_out_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"OUT MIXR\", RT5659_PWR_MIXER, RT5659_PWR_OM_R_BIT,\n\t\t0, rt5659_out_r_mix, ARRAY_SIZE(rt5659_out_r_mix)),\n\n\t \n\tSND_SOC_DAPM_SWITCH(\"SPKVOL L\", RT5659_PWR_VOL, RT5659_PWR_SV_L_BIT, 0,\n\t\t&spkvol_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"SPKVOL R\", RT5659_PWR_VOL, RT5659_PWR_SV_R_BIT, 0,\n\t\t&spkvol_r_switch),\n\tSND_SOC_DAPM_SWITCH(\"MONOVOL\", RT5659_PWR_VOL, RT5659_PWR_MV_BIT, 0,\n\t\t&monovol_switch),\n\tSND_SOC_DAPM_SWITCH(\"OUTVOL L\", RT5659_PWR_VOL, RT5659_PWR_OV_L_BIT, 0,\n\t\t&outvol_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"OUTVOL R\", RT5659_PWR_VOL, RT5659_PWR_OV_R_BIT, 0,\n\t\t&outvol_r_switch),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"SPO L MIX\", SND_SOC_NOPM, 0, 0, rt5659_spo_l_mix,\n\t\tARRAY_SIZE(rt5659_spo_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"SPO R MIX\", SND_SOC_NOPM, 0, 0, rt5659_spo_r_mix,\n\t\tARRAY_SIZE(rt5659_spo_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Mono MIX\", SND_SOC_NOPM, 0,\t0, rt5659_mono_mix,\n\t\tARRAY_SIZE(rt5659_mono_mix)),\n\tSND_SOC_DAPM_MIXER(\"LOUT L MIX\", SND_SOC_NOPM, 0, 0, rt5659_lout_l_mix,\n\t\tARRAY_SIZE(rt5659_lout_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"LOUT R MIX\", SND_SOC_NOPM, 0, 0, rt5659_lout_r_mix,\n\t\tARRAY_SIZE(rt5659_lout_r_mix)),\n\n\tSND_SOC_DAPM_PGA_S(\"SPK Amp\", 1, RT5659_PWR_DIG_1, RT5659_PWR_CLS_D_BIT,\n\t\t0, rt5659_spk_event, SND_SOC_DAPM_POST_PMD |\n\t\tSND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_PGA_S(\"Mono Amp\", 1, RT5659_PWR_ANLG_1, RT5659_PWR_MA_BIT,\n\t\t0, rt5659_mono_event, SND_SOC_DAPM_POST_PMD |\n\t\tSND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_PGA_S(\"HP Amp\", 1, SND_SOC_NOPM, 0, 0, rt5659_hp_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_S(\"LOUT Amp\", 1,  RT5659_PWR_ANLG_1, RT5659_PWR_LM_BIT,\n\t\t0,  NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"Charge Pump\", SND_SOC_NOPM, 0, 0,\n\t\trt5659_charge_pump_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMD),\n\n\tSND_SOC_DAPM_SWITCH(\"SPO Playback\", SND_SOC_NOPM, 0, 0, &spo_switch),\n\tSND_SOC_DAPM_SWITCH(\"Mono Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&mono_switch),\n\tSND_SOC_DAPM_SWITCH(\"HPO L Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&hpo_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"HPO R Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&hpo_r_switch),\n\tSND_SOC_DAPM_SWITCH(\"LOUT L Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&lout_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"LOUT R Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&lout_r_switch),\n\tSND_SOC_DAPM_SWITCH(\"PDM L Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&pdm_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"PDM R Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&pdm_r_switch),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"PDM Power\", RT5659_PWR_DIG_2,\n\t\tRT5659_PWR_PDM1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MUX(\"PDM L Mux\", RT5659_PDM_OUT_CTRL,\n\t\tRT5659_M_PDM1_L_SFT, 1, &rt5659_pdm_l_mux),\n\tSND_SOC_DAPM_MUX(\"PDM R Mux\", RT5659_PDM_OUT_CTRL,\n\t\tRT5659_M_PDM1_R_SFT, 1, &rt5659_pdm_r_mux),\n\n\t \n\tSND_SOC_DAPM_MUX(\"SPDIF Mux\", SND_SOC_NOPM, 0, 0, &rt5659_spdif_mux),\n\n\tSND_SOC_DAPM_SUPPLY(\"SYS CLK DET\", RT5659_CLK_DET, 3, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET\", RT5659_CLK_DET, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOR\"),\n\tSND_SOC_DAPM_OUTPUT(\"SPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"SPOR\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTR\"),\n\tSND_SOC_DAPM_OUTPUT(\"MONOOUT\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDML\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDMR\"),\n\tSND_SOC_DAPM_OUTPUT(\"SPDIF\"),\n};\n\nstatic const struct snd_soc_dapm_route rt5659_dapm_routes[] = {\n\t \n\t{ \"ADC Stereo1 Filter\", NULL, \"PLL\", is_sys_clk_from_pll },\n\t{ \"ADC Stereo2 Filter\", NULL, \"PLL\", is_sys_clk_from_pll },\n\t{ \"ADC Mono Left Filter\", NULL, \"PLL\", is_sys_clk_from_pll },\n\t{ \"ADC Mono Right Filter\", NULL, \"PLL\", is_sys_clk_from_pll },\n\t{ \"DAC Stereo1 Filter\", NULL, \"PLL\", is_sys_clk_from_pll },\n\t{ \"DAC Mono Left Filter\", NULL, \"PLL\", is_sys_clk_from_pll },\n\t{ \"DAC Mono Right Filter\", NULL, \"PLL\", is_sys_clk_from_pll },\n\n\t \n\t{ \"ADC Stereo1 Filter\", NULL, \"ADC STO1 ASRC\", is_using_asrc },\n\t{ \"ADC Mono Left Filter\", NULL, \"ADC Mono L ASRC\", is_using_asrc },\n\t{ \"ADC Mono Right Filter\", NULL, \"ADC Mono R ASRC\", is_using_asrc },\n\t{ \"DAC Mono Left Filter\", NULL, \"DAC Mono L ASRC\", is_using_asrc },\n\t{ \"DAC Mono Right Filter\", NULL, \"DAC Mono R ASRC\", is_using_asrc },\n\t{ \"DAC Stereo1 Filter\", NULL, \"DAC STO ASRC\", is_using_asrc },\n\n\t{ \"SYS CLK DET\", NULL, \"CLKDET\" },\n\n\t{ \"I2S1\", NULL, \"I2S1 ASRC\" },\n\t{ \"I2S2\", NULL, \"I2S2 ASRC\" },\n\t{ \"I2S3\", NULL, \"I2S3 ASRC\" },\n\n\t{ \"DMIC1\", NULL, \"DMIC L1\" },\n\t{ \"DMIC1\", NULL, \"DMIC R1\" },\n\t{ \"DMIC2\", NULL, \"DMIC L2\" },\n\t{ \"DMIC2\", NULL, \"DMIC R2\" },\n\n\t{ \"BST1\", NULL, \"IN1P\" },\n\t{ \"BST1\", NULL, \"IN1N\" },\n\t{ \"BST1\", NULL, \"BST1 Power\" },\n\t{ \"BST2\", NULL, \"IN2P\" },\n\t{ \"BST2\", NULL, \"IN2N\" },\n\t{ \"BST2\", NULL, \"BST2 Power\" },\n\t{ \"BST3\", NULL, \"IN3P\" },\n\t{ \"BST3\", NULL, \"IN3N\" },\n\t{ \"BST3\", NULL, \"BST3 Power\" },\n\t{ \"BST4\", NULL, \"IN4P\" },\n\t{ \"BST4\", NULL, \"IN4N\" },\n\t{ \"BST4\", NULL, \"BST4 Power\" },\n\n\t{ \"INL VOL\", NULL, \"IN2P\" },\n\t{ \"INR VOL\", NULL, \"IN2N\" },\n\n\t{ \"RECMIX1L\", \"SPKVOLL Switch\", \"SPKVOL L\" },\n\t{ \"RECMIX1L\", \"INL Switch\", \"INL VOL\" },\n\t{ \"RECMIX1L\", \"BST4 Switch\", \"BST4\" },\n\t{ \"RECMIX1L\", \"BST3 Switch\", \"BST3\" },\n\t{ \"RECMIX1L\", \"BST2 Switch\", \"BST2\" },\n\t{ \"RECMIX1L\", \"BST1 Switch\", \"BST1\" },\n\n\t{ \"RECMIX1R\", \"HPOVOLR Switch\", \"HPO R Playback\" },\n\t{ \"RECMIX1R\", \"INR Switch\", \"INR VOL\" },\n\t{ \"RECMIX1R\", \"BST4 Switch\", \"BST4\" },\n\t{ \"RECMIX1R\", \"BST3 Switch\", \"BST3\" },\n\t{ \"RECMIX1R\", \"BST2 Switch\", \"BST2\" },\n\t{ \"RECMIX1R\", \"BST1 Switch\", \"BST1\" },\n\n\t{ \"RECMIX2L\", \"SPKVOLL Switch\", \"SPKVOL L\" },\n\t{ \"RECMIX2L\", \"OUTVOLL Switch\", \"OUTVOL L\" },\n\t{ \"RECMIX2L\", \"BST4 Switch\", \"BST4\" },\n\t{ \"RECMIX2L\", \"BST3 Switch\", \"BST3\" },\n\t{ \"RECMIX2L\", \"BST2 Switch\", \"BST2\" },\n\t{ \"RECMIX2L\", \"BST1 Switch\", \"BST1\" },\n\n\t{ \"RECMIX2R\", \"MONOVOL Switch\", \"MONOVOL\" },\n\t{ \"RECMIX2R\", \"OUTVOLR Switch\", \"OUTVOL R\" },\n\t{ \"RECMIX2R\", \"BST4 Switch\", \"BST4\" },\n\t{ \"RECMIX2R\", \"BST3 Switch\", \"BST3\" },\n\t{ \"RECMIX2R\", \"BST2 Switch\", \"BST2\" },\n\t{ \"RECMIX2R\", \"BST1 Switch\", \"BST1\" },\n\n\t{ \"ADC1 L\", NULL, \"RECMIX1L\" },\n\t{ \"ADC1 L\", NULL, \"ADC1 L Power\" },\n\t{ \"ADC1 L\", NULL, \"ADC1 clock\" },\n\t{ \"ADC1 R\", NULL, \"RECMIX1R\" },\n\t{ \"ADC1 R\", NULL, \"ADC1 R Power\" },\n\t{ \"ADC1 R\", NULL, \"ADC1 clock\" },\n\n\t{ \"ADC2 L\", NULL, \"RECMIX2L\" },\n\t{ \"ADC2 L\", NULL, \"ADC2 L Power\" },\n\t{ \"ADC2 L\", NULL, \"ADC2 clock\" },\n\t{ \"ADC2 R\", NULL, \"RECMIX2R\" },\n\t{ \"ADC2 R\", NULL, \"ADC2 R Power\" },\n\t{ \"ADC2 R\", NULL, \"ADC2 clock\" },\n\n\t{ \"DMIC L1\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC L1\", NULL, \"DMIC1 Power\" },\n\t{ \"DMIC R1\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC R1\", NULL, \"DMIC1 Power\" },\n\t{ \"DMIC L2\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC L2\", NULL, \"DMIC2 Power\" },\n\t{ \"DMIC R2\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC R2\", NULL, \"DMIC2 Power\" },\n\n\t{ \"Stereo1 DMIC L Mux\", \"DMIC1\", \"DMIC L1\" },\n\t{ \"Stereo1 DMIC L Mux\", \"DMIC2\", \"DMIC L2\" },\n\n\t{ \"Stereo1 DMIC R Mux\", \"DMIC1\", \"DMIC R1\" },\n\t{ \"Stereo1 DMIC R Mux\", \"DMIC2\", \"DMIC R2\" },\n\n\t{ \"Mono DMIC L Mux\", \"DMIC1 L\", \"DMIC L1\" },\n\t{ \"Mono DMIC L Mux\", \"DMIC2 L\", \"DMIC L2\" },\n\n\t{ \"Mono DMIC R Mux\", \"DMIC1 R\", \"DMIC R1\" },\n\t{ \"Mono DMIC R Mux\", \"DMIC2 R\", \"DMIC R2\" },\n\n\t{ \"Stereo1 ADC L Mux\", \"ADC1\", \"ADC1 L\" },\n\t{ \"Stereo1 ADC L Mux\", \"ADC2\", \"ADC2 L\" },\n\t{ \"Stereo1 ADC R Mux\", \"ADC1\", \"ADC1 R\" },\n\t{ \"Stereo1 ADC R Mux\", \"ADC2\", \"ADC2 R\" },\n\n\t{ \"Stereo1 ADC L1 Mux\", \"ADC\", \"Stereo1 ADC L Mux\" },\n\t{ \"Stereo1 ADC L1 Mux\", \"DAC MIX\", \"DAC MIXL\" },\n\t{ \"Stereo1 ADC L2 Mux\", \"DMIC\", \"Stereo1 DMIC L Mux\" },\n\t{ \"Stereo1 ADC L2 Mux\", \"DAC MIX\", \"DAC MIXL\" },\n\n\t{ \"Stereo1 ADC R1 Mux\", \"ADC\", \"Stereo1 ADC R Mux\" },\n\t{ \"Stereo1 ADC R1 Mux\", \"DAC MIX\", \"DAC MIXR\" },\n\t{ \"Stereo1 ADC R2 Mux\", \"DMIC\", \"Stereo1 DMIC R Mux\" },\n\t{ \"Stereo1 ADC R2 Mux\", \"DAC MIX\", \"DAC MIXR\" },\n\n\t{ \"Mono ADC L Mux\", \"ADC1 L\", \"ADC1 L\" },\n\t{ \"Mono ADC L Mux\", \"ADC1 R\", \"ADC1 R\" },\n\t{ \"Mono ADC L Mux\", \"ADC2 L\", \"ADC2 L\" },\n\t{ \"Mono ADC L Mux\", \"ADC2 R\", \"ADC2 R\" },\n\n\t{ \"Mono ADC R Mux\", \"ADC1 L\", \"ADC1 L\" },\n\t{ \"Mono ADC R Mux\", \"ADC1 R\", \"ADC1 R\" },\n\t{ \"Mono ADC R Mux\", \"ADC2 L\", \"ADC2 L\" },\n\t{ \"Mono ADC R Mux\", \"ADC2 R\", \"ADC2 R\" },\n\n\t{ \"Mono ADC L2 Mux\", \"DMIC\", \"Mono DMIC L Mux\" },\n\t{ \"Mono ADC L2 Mux\", \"Mono DAC MIXL\", \"Mono DAC MIXL\" },\n\t{ \"Mono ADC L1 Mux\", \"Mono DAC MIXL\", \"Mono DAC MIXL\" },\n\t{ \"Mono ADC L1 Mux\", \"ADC\",  \"Mono ADC L Mux\" },\n\n\t{ \"Mono ADC R1 Mux\", \"Mono DAC MIXR\", \"Mono DAC MIXR\" },\n\t{ \"Mono ADC R1 Mux\", \"ADC\", \"Mono ADC R Mux\" },\n\t{ \"Mono ADC R2 Mux\", \"DMIC\", \"Mono DMIC R Mux\" },\n\t{ \"Mono ADC R2 Mux\", \"Mono DAC MIXR\", \"Mono DAC MIXR\" },\n\n\t{ \"Stereo1 ADC MIXL\", \"ADC1 Switch\", \"Stereo1 ADC L1 Mux\" },\n\t{ \"Stereo1 ADC MIXL\", \"ADC2 Switch\", \"Stereo1 ADC L2 Mux\" },\n\t{ \"Stereo1 ADC MIXL\", NULL, \"ADC Stereo1 Filter\" },\n\n\t{ \"Stereo1 ADC MIXR\", \"ADC1 Switch\", \"Stereo1 ADC R1 Mux\" },\n\t{ \"Stereo1 ADC MIXR\", \"ADC2 Switch\", \"Stereo1 ADC R2 Mux\" },\n\t{ \"Stereo1 ADC MIXR\", NULL, \"ADC Stereo1 Filter\" },\n\n\t{ \"Mono ADC MIXL\", \"ADC1 Switch\", \"Mono ADC L1 Mux\" },\n\t{ \"Mono ADC MIXL\", \"ADC2 Switch\", \"Mono ADC L2 Mux\" },\n\t{ \"Mono ADC MIXL\", NULL, \"ADC Mono Left Filter\" },\n\n\t{ \"Mono ADC MIXR\", \"ADC1 Switch\", \"Mono ADC R1 Mux\" },\n\t{ \"Mono ADC MIXR\", \"ADC2 Switch\", \"Mono ADC R2 Mux\" },\n\t{ \"Mono ADC MIXR\", NULL, \"ADC Mono Right Filter\" },\n\n\t{ \"Stereo1 ADC Volume L\", NULL, \"Stereo1 ADC MIXL\" },\n\t{ \"Stereo1 ADC Volume R\", NULL, \"Stereo1 ADC MIXR\" },\n\n\t{ \"IF_ADC1\", NULL, \"Stereo1 ADC Volume L\" },\n\t{ \"IF_ADC1\", NULL, \"Stereo1 ADC Volume R\" },\n\t{ \"IF_ADC2\", NULL, \"Mono ADC MIXL\" },\n\t{ \"IF_ADC2\", NULL, \"Mono ADC MIXR\" },\n\n\t{ \"TDM AD1:AD2:DAC\", NULL, \"IF_ADC1\" },\n\t{ \"TDM AD1:AD2:DAC\", NULL, \"IF_ADC2\" },\n\t{ \"TDM AD1:AD2:DAC\", NULL, \"DAC_REF\" },\n\t{ \"TDM AD2:DAC\", NULL, \"IF_ADC2\" },\n\t{ \"TDM AD2:DAC\", NULL, \"DAC_REF\" },\n\t{ \"TDM Data Mux\", \"AD1:AD2:DAC:NUL\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD1:AD2:NUL:DAC\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD1:DAC:AD2:NUL\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD1:DAC:NUL:AD2\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD1:NUL:DAC:AD2\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD1:NUL:AD2:DAC\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD2:AD1:DAC:NUL\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD2:AD1:NUL:DAC\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD2:DAC:AD1:NUL\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD2:DAC:NUL:AD1\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD2:NUL:DAC:AD1\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"AD1:NUL:AD1:DAC\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"DAC:AD1:AD2:NUL\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"DAC:AD1:NUL:AD2\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"DAC:AD2:AD1:NUL\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"DAC:AD2:NUL:AD1\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"DAC:NUL:DAC:AD2\", \"TDM AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"DAC:NUL:AD2:DAC\", \"TDM AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"NUL:AD1:AD2:DAC\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"NUL:AD1:DAC:AD2\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"NUL:AD2:AD1:DAC\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"NUL:AD2:DAC:AD1\", \"TDM AD1:AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"NUL:DAC:DAC:AD2\", \"TDM AD2:DAC\" },\n\t{ \"TDM Data Mux\", \"NUL:DAC:AD2:DAC\", \"TDM AD2:DAC\" },\n\t{ \"IF1 01 ADC Swap Mux\", \"L/R\", \"TDM Data Mux\" },\n\t{ \"IF1 01 ADC Swap Mux\", \"R/L\", \"TDM Data Mux\" },\n\t{ \"IF1 01 ADC Swap Mux\", \"L/L\", \"TDM Data Mux\" },\n\t{ \"IF1 01 ADC Swap Mux\", \"R/R\", \"TDM Data Mux\" },\n\t{ \"IF1 23 ADC Swap Mux\", \"L/R\", \"TDM Data Mux\" },\n\t{ \"IF1 23 ADC Swap Mux\", \"R/L\", \"TDM Data Mux\" },\n\t{ \"IF1 23 ADC Swap Mux\", \"L/L\", \"TDM Data Mux\" },\n\t{ \"IF1 23 ADC Swap Mux\", \"R/R\", \"TDM Data Mux\" },\n\t{ \"IF1 45 ADC Swap Mux\", \"L/R\", \"TDM Data Mux\" },\n\t{ \"IF1 45 ADC Swap Mux\", \"R/L\", \"TDM Data Mux\" },\n\t{ \"IF1 45 ADC Swap Mux\", \"L/L\", \"TDM Data Mux\" },\n\t{ \"IF1 45 ADC Swap Mux\", \"R/R\", \"TDM Data Mux\" },\n\t{ \"IF1 67 ADC Swap Mux\", \"L/R\", \"TDM Data Mux\" },\n\t{ \"IF1 67 ADC Swap Mux\", \"R/L\", \"TDM Data Mux\" },\n\t{ \"IF1 67 ADC Swap Mux\", \"L/L\", \"TDM Data Mux\" },\n\t{ \"IF1 67 ADC Swap Mux\", \"R/R\", \"TDM Data Mux\" },\n\t{ \"IF1 ADC\", NULL, \"IF1 01 ADC Swap Mux\" },\n\t{ \"IF1 ADC\", NULL, \"IF1 23 ADC Swap Mux\" },\n\t{ \"IF1 ADC\", NULL, \"IF1 45 ADC Swap Mux\" },\n\t{ \"IF1 ADC\", NULL, \"IF1 67 ADC Swap Mux\" },\n\t{ \"IF1 ADC\", NULL, \"I2S1\" },\n\n\t{ \"IF2 ADC Mux\", \"IF_ADC1\", \"IF_ADC1\" },\n\t{ \"IF2 ADC Mux\", \"IF_ADC2\", \"IF_ADC2\" },\n\t{ \"IF2 ADC Mux\", \"IF_ADC3\", \"IF_ADC3\" },\n\t{ \"IF2 ADC Mux\", \"DAC_REF\", \"DAC_REF\" },\n\t{ \"IF2 ADC\", NULL, \"IF2 ADC Mux\"},\n\t{ \"IF2 ADC\", NULL, \"I2S2\" },\n\n\t{ \"IF3 ADC Mux\", \"IF_ADC1\", \"IF_ADC1\" },\n\t{ \"IF3 ADC Mux\", \"IF_ADC2\", \"IF_ADC2\" },\n\t{ \"IF3 ADC Mux\", \"Stereo2_ADC_L/R\", \"Stereo2 ADC LR\" },\n\t{ \"IF3 ADC Mux\", \"DAC_REF\", \"DAC_REF\" },\n\t{ \"IF3 ADC\", NULL, \"IF3 ADC Mux\"},\n\t{ \"IF3 ADC\", NULL, \"I2S3\" },\n\n\t{ \"AIF1TX\", NULL, \"IF1 ADC\" },\n\t{ \"IF2 ADC Swap Mux\", \"L/R\", \"IF2 ADC\" },\n\t{ \"IF2 ADC Swap Mux\", \"R/L\", \"IF2 ADC\" },\n\t{ \"IF2 ADC Swap Mux\", \"L/L\", \"IF2 ADC\" },\n\t{ \"IF2 ADC Swap Mux\", \"R/R\", \"IF2 ADC\" },\n\t{ \"AIF2TX\", NULL, \"IF2 ADC Swap Mux\" },\n\t{ \"IF3 ADC Swap Mux\", \"L/R\", \"IF3 ADC\" },\n\t{ \"IF3 ADC Swap Mux\", \"R/L\", \"IF3 ADC\" },\n\t{ \"IF3 ADC Swap Mux\", \"L/L\", \"IF3 ADC\" },\n\t{ \"IF3 ADC Swap Mux\", \"R/R\", \"IF3 ADC\" },\n\t{ \"AIF3TX\", NULL, \"IF3 ADC Swap Mux\" },\n\n\t{ \"IF1 DAC1\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC2\", NULL, \"AIF1RX\" },\n\t{ \"IF2 DAC Swap Mux\", \"L/R\", \"AIF2RX\" },\n\t{ \"IF2 DAC Swap Mux\", \"R/L\", \"AIF2RX\" },\n\t{ \"IF2 DAC Swap Mux\", \"L/L\", \"AIF2RX\" },\n\t{ \"IF2 DAC Swap Mux\", \"R/R\", \"AIF2RX\" },\n\t{ \"IF2 DAC\", NULL, \"IF2 DAC Swap Mux\" },\n\t{ \"IF3 DAC Swap Mux\", \"L/R\", \"AIF3RX\" },\n\t{ \"IF3 DAC Swap Mux\", \"R/L\", \"AIF3RX\" },\n\t{ \"IF3 DAC Swap Mux\", \"L/L\", \"AIF3RX\" },\n\t{ \"IF3 DAC Swap Mux\", \"R/R\", \"AIF3RX\" },\n\t{ \"IF3 DAC\", NULL, \"IF3 DAC Swap Mux\" },\n\n\t{ \"IF1 DAC1\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC2\", NULL, \"I2S1\" },\n\t{ \"IF2 DAC\", NULL, \"I2S2\" },\n\t{ \"IF3 DAC\", NULL, \"I2S3\" },\n\n\t{ \"IF1 DAC2 L\", NULL, \"IF1 DAC2\" },\n\t{ \"IF1 DAC2 R\", NULL, \"IF1 DAC2\" },\n\t{ \"IF1 DAC1 L\", NULL, \"IF1 DAC1\" },\n\t{ \"IF1 DAC1 R\", NULL, \"IF1 DAC1\" },\n\t{ \"IF2 DAC L\", NULL, \"IF2 DAC\" },\n\t{ \"IF2 DAC R\", NULL, \"IF2 DAC\" },\n\t{ \"IF3 DAC L\", NULL, \"IF3 DAC\" },\n\t{ \"IF3 DAC R\", NULL, \"IF3 DAC\" },\n\n\t{ \"DAC L1 Mux\", \"IF1 DAC1\", \"IF1 DAC1 L\" },\n\t{ \"DAC L1 Mux\", \"IF2 DAC\", \"IF2 DAC L\" },\n\t{ \"DAC L1 Mux\", \"IF3 DAC\", \"IF3 DAC L\" },\n\t{ \"DAC L1 Mux\", NULL, \"DAC Stereo1 Filter\" },\n\n\t{ \"DAC R1 Mux\", \"IF1 DAC1\", \"IF1 DAC1 R\" },\n\t{ \"DAC R1 Mux\", \"IF2 DAC\", \"IF2 DAC R\" },\n\t{ \"DAC R1 Mux\", \"IF3 DAC\", \"IF3 DAC R\" },\n\t{ \"DAC R1 Mux\", NULL, \"DAC Stereo1 Filter\" },\n\n\t{ \"DAC1 MIXL\", \"Stereo ADC Switch\", \"Stereo1 ADC Volume L\" },\n\t{ \"DAC1 MIXL\", \"DAC1 Switch\", \"DAC L1 Mux\" },\n\t{ \"DAC1 MIXR\", \"Stereo ADC Switch\", \"Stereo1 ADC Volume R\" },\n\t{ \"DAC1 MIXR\", \"DAC1 Switch\", \"DAC R1 Mux\" },\n\n\t{ \"DAC_REF\", NULL, \"DAC1 MIXL\" },\n\t{ \"DAC_REF\", NULL, \"DAC1 MIXR\" },\n\n\t{ \"DAC L2 Mux\", \"IF1 DAC2\", \"IF1 DAC2 L\" },\n\t{ \"DAC L2 Mux\", \"IF2 DAC\", \"IF2 DAC L\" },\n\t{ \"DAC L2 Mux\", \"IF3 DAC\", \"IF3 DAC L\" },\n\t{ \"DAC L2 Mux\", \"Mono ADC MIX\", \"Mono ADC MIXL\" },\n\t{ \"DAC L2 Mux\", NULL, \"DAC Mono Left Filter\" },\n\n\t{ \"DAC R2 Mux\", \"IF1 DAC2\", \"IF1 DAC2 R\" },\n\t{ \"DAC R2 Mux\", \"IF2 DAC\", \"IF2 DAC R\" },\n\t{ \"DAC R2 Mux\", \"IF3 DAC\", \"IF3 DAC R\" },\n\t{ \"DAC R2 Mux\", \"Mono ADC MIX\", \"Mono ADC MIXR\" },\n\t{ \"DAC R2 Mux\", NULL, \"DAC Mono Right Filter\" },\n\n\t{ \"Stereo DAC MIXL\", \"DAC L1 Switch\", \"DAC1 MIXL\" },\n\t{ \"Stereo DAC MIXL\", \"DAC R1 Switch\", \"DAC1 MIXR\" },\n\t{ \"Stereo DAC MIXL\", \"DAC L2 Switch\", \"DAC L2 Mux\" },\n\t{ \"Stereo DAC MIXL\", \"DAC R2 Switch\", \"DAC R2 Mux\" },\n\n\t{ \"Stereo DAC MIXR\", \"DAC R1 Switch\", \"DAC1 MIXR\" },\n\t{ \"Stereo DAC MIXR\", \"DAC L1 Switch\", \"DAC1 MIXL\" },\n\t{ \"Stereo DAC MIXR\", \"DAC L2 Switch\", \"DAC L2 Mux\" },\n\t{ \"Stereo DAC MIXR\", \"DAC R2 Switch\", \"DAC R2 Mux\" },\n\n\t{ \"Mono DAC MIXL\", \"DAC L1 Switch\", \"DAC1 MIXL\" },\n\t{ \"Mono DAC MIXL\", \"DAC R1 Switch\", \"DAC1 MIXR\" },\n\t{ \"Mono DAC MIXL\", \"DAC L2 Switch\", \"DAC L2 Mux\" },\n\t{ \"Mono DAC MIXL\", \"DAC R2 Switch\", \"DAC R2 Mux\" },\n\t{ \"Mono DAC MIXR\", \"DAC L1 Switch\", \"DAC1 MIXL\" },\n\t{ \"Mono DAC MIXR\", \"DAC R1 Switch\", \"DAC1 MIXR\" },\n\t{ \"Mono DAC MIXR\", \"DAC R2 Switch\", \"DAC R2 Mux\" },\n\t{ \"Mono DAC MIXR\", \"DAC L2 Switch\", \"DAC L2 Mux\" },\n\n\t{ \"DAC MIXL\", \"Stereo DAC Mixer\", \"Stereo DAC MIXL\" },\n\t{ \"DAC MIXL\", \"Mono DAC Mixer\", \"Mono DAC MIXL\" },\n\t{ \"DAC MIXR\", \"Stereo DAC Mixer\", \"Stereo DAC MIXR\" },\n\t{ \"DAC MIXR\", \"Mono DAC Mixer\", \"Mono DAC MIXR\" },\n\n\t{ \"DAC L1 Source\", NULL, \"DAC L1 Power\" },\n\t{ \"DAC L1 Source\", \"DAC\", \"DAC1 MIXL\" },\n\t{ \"DAC L1 Source\", \"Stereo DAC Mixer\", \"Stereo DAC MIXL\" },\n\t{ \"DAC R1 Source\", NULL, \"DAC R1 Power\" },\n\t{ \"DAC R1 Source\", \"DAC\", \"DAC1 MIXR\" },\n\t{ \"DAC R1 Source\", \"Stereo DAC Mixer\", \"Stereo DAC MIXR\" },\n\t{ \"DAC L2 Source\", \"Stereo DAC Mixer\", \"Stereo DAC MIXL\" },\n\t{ \"DAC L2 Source\", \"Mono DAC Mixer\", \"Mono DAC MIXL\" },\n\t{ \"DAC L2 Source\", NULL, \"DAC L2 Power\" },\n\t{ \"DAC R2 Source\", \"Stereo DAC Mixer\", \"Stereo DAC MIXR\" },\n\t{ \"DAC R2 Source\", \"Mono DAC Mixer\", \"Mono DAC MIXR\" },\n\t{ \"DAC R2 Source\", NULL, \"DAC R2 Power\" },\n\n\t{ \"DAC L1\", NULL, \"DAC L1 Source\" },\n\t{ \"DAC R1\", NULL, \"DAC R1 Source\" },\n\t{ \"DAC L2\", NULL, \"DAC L2 Source\" },\n\t{ \"DAC R2\", NULL, \"DAC R2 Source\" },\n\n\t{ \"SPK MIXL\", \"DAC L2 Switch\", \"DAC L2\" },\n\t{ \"SPK MIXL\", \"BST1 Switch\", \"BST1\" },\n\t{ \"SPK MIXL\", \"INL Switch\", \"INL VOL\" },\n\t{ \"SPK MIXL\", \"INR Switch\", \"INR VOL\" },\n\t{ \"SPK MIXL\", \"BST3 Switch\", \"BST3\" },\n\t{ \"SPK MIXR\", \"DAC R2 Switch\", \"DAC R2\" },\n\t{ \"SPK MIXR\", \"BST4 Switch\", \"BST4\" },\n\t{ \"SPK MIXR\", \"INL Switch\", \"INL VOL\" },\n\t{ \"SPK MIXR\", \"INR Switch\", \"INR VOL\" },\n\t{ \"SPK MIXR\", \"BST3 Switch\", \"BST3\" },\n\n\t{ \"MONOVOL MIX\", \"DAC L2 Switch\", \"DAC L2\" },\n\t{ \"MONOVOL MIX\", \"DAC R2 Switch\", \"DAC R2\" },\n\t{ \"MONOVOL MIX\", \"BST1 Switch\", \"BST1\" },\n\t{ \"MONOVOL MIX\", \"BST2 Switch\", \"BST2\" },\n\t{ \"MONOVOL MIX\", \"BST3 Switch\", \"BST3\" },\n\n\t{ \"OUT MIXL\", \"DAC L2 Switch\", \"DAC L2\" },\n\t{ \"OUT MIXL\", \"INL Switch\", \"INL VOL\" },\n\t{ \"OUT MIXL\", \"BST1 Switch\", \"BST1\" },\n\t{ \"OUT MIXL\", \"BST2 Switch\", \"BST2\" },\n\t{ \"OUT MIXL\", \"BST3 Switch\", \"BST3\" },\n\t{ \"OUT MIXR\", \"DAC R2 Switch\", \"DAC R2\" },\n\t{ \"OUT MIXR\", \"INR Switch\", \"INR VOL\" },\n\t{ \"OUT MIXR\", \"BST2 Switch\", \"BST2\" },\n\t{ \"OUT MIXR\", \"BST3 Switch\", \"BST3\" },\n\t{ \"OUT MIXR\", \"BST4 Switch\", \"BST4\" },\n\n\t{ \"SPKVOL L\", \"Switch\", \"SPK MIXL\" },\n\t{ \"SPKVOL R\", \"Switch\", \"SPK MIXR\" },\n\t{ \"SPO L MIX\", \"DAC L2 Switch\", \"DAC L2\" },\n\t{ \"SPO L MIX\", \"SPKVOL L Switch\", \"SPKVOL L\" },\n\t{ \"SPO R MIX\", \"DAC R2 Switch\", \"DAC R2\" },\n\t{ \"SPO R MIX\", \"SPKVOL R Switch\", \"SPKVOL R\" },\n\t{ \"SPK Amp\", NULL, \"SPO L MIX\" },\n\t{ \"SPK Amp\", NULL, \"SPO R MIX\" },\n\t{ \"SPK Amp\", NULL, \"SYS CLK DET\" },\n\t{ \"SPO Playback\", \"Switch\", \"SPK Amp\" },\n\t{ \"SPOL\", NULL, \"SPO Playback\" },\n\t{ \"SPOR\", NULL, \"SPO Playback\" },\n\n\t{ \"MONOVOL\", \"Switch\", \"MONOVOL MIX\" },\n\t{ \"Mono MIX\", \"DAC L2 Switch\", \"DAC L2\" },\n\t{ \"Mono MIX\", \"MONOVOL Switch\", \"MONOVOL\" },\n\t{ \"Mono Amp\", NULL, \"Mono MIX\" },\n\t{ \"Mono Amp\", NULL, \"Mono Vref\" },\n\t{ \"Mono Amp\", NULL, \"SYS CLK DET\" },\n\t{ \"Mono Playback\", \"Switch\", \"Mono Amp\" },\n\t{ \"MONOOUT\", NULL, \"Mono Playback\" },\n\n\t{ \"HP Amp\", NULL, \"DAC L1\" },\n\t{ \"HP Amp\", NULL, \"DAC R1\" },\n\t{ \"HP Amp\", NULL, \"Charge Pump\" },\n\t{ \"HP Amp\", NULL, \"SYS CLK DET\" },\n\t{ \"HPO L Playback\", \"Switch\", \"HP Amp\"},\n\t{ \"HPO R Playback\", \"Switch\", \"HP Amp\"},\n\t{ \"HPOL\", NULL, \"HPO L Playback\" },\n\t{ \"HPOR\", NULL, \"HPO R Playback\" },\n\n\t{ \"OUTVOL L\", \"Switch\", \"OUT MIXL\" },\n\t{ \"OUTVOL R\", \"Switch\", \"OUT MIXR\" },\n\t{ \"LOUT L MIX\", \"DAC L2 Switch\", \"DAC L2\" },\n\t{ \"LOUT L MIX\", \"OUTVOL L Switch\", \"OUTVOL L\" },\n\t{ \"LOUT R MIX\", \"DAC R2 Switch\", \"DAC R2\" },\n\t{ \"LOUT R MIX\", \"OUTVOL R Switch\", \"OUTVOL R\" },\n\t{ \"LOUT Amp\", NULL, \"LOUT L MIX\" },\n\t{ \"LOUT Amp\", NULL, \"LOUT R MIX\" },\n\t{ \"LOUT Amp\", NULL, \"Charge Pump\" },\n\t{ \"LOUT Amp\", NULL, \"SYS CLK DET\" },\n\t{ \"LOUT L Playback\", \"Switch\", \"LOUT Amp\" },\n\t{ \"LOUT R Playback\", \"Switch\", \"LOUT Amp\" },\n\t{ \"LOUTL\", NULL, \"LOUT L Playback\" },\n\t{ \"LOUTR\", NULL, \"LOUT R Playback\" },\n\n\t{ \"PDM L Mux\", \"Mono DAC\", \"Mono DAC MIXL\" },\n\t{ \"PDM L Mux\", \"Stereo DAC\", \"Stereo DAC MIXL\" },\n\t{ \"PDM L Mux\", NULL, \"PDM Power\" },\n\t{ \"PDM R Mux\", \"Mono DAC\", \"Mono DAC MIXR\" },\n\t{ \"PDM R Mux\", \"Stereo DAC\", \"Stereo DAC MIXR\" },\n\t{ \"PDM R Mux\", NULL, \"PDM Power\" },\n\t{ \"PDM L Playback\", \"Switch\", \"PDM L Mux\" },\n\t{ \"PDM R Playback\", \"Switch\", \"PDM R Mux\" },\n\t{ \"PDML\", NULL, \"PDM L Playback\" },\n\t{ \"PDMR\", NULL, \"PDM R Playback\" },\n\n\t{ \"SPDIF Mux\", \"IF3_DAC\", \"IF3 DAC\" },\n\t{ \"SPDIF Mux\", \"IF2_DAC\", \"IF2 DAC\" },\n\t{ \"SPDIF Mux\", \"IF1_DAC2\", \"IF1 DAC2\" },\n\t{ \"SPDIF Mux\", \"IF1_DAC1\", \"IF1 DAC1\" },\n\t{ \"SPDIF\", NULL, \"SPDIF Mux\" },\n};\n\nstatic int rt5659_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\tunsigned int val_len = 0, val_clk, mask_clk;\n\tint pre_div, frame_size;\n\n\trt5659->lrck[dai->id] = params_rate(params);\n\tpre_div = rl6231_get_clk_info(rt5659->sysclk, rt5659->lrck[dai->id]);\n\tif (pre_div < 0) {\n\t\tdev_err(component->dev, \"Unsupported clock setting %d for DAI %d\\n\",\n\t\t\trt5659->lrck[dai->id], dai->id);\n\t\treturn -EINVAL;\n\t}\n\tframe_size = snd_soc_params_to_frame_size(params);\n\tif (frame_size < 0) {\n\t\tdev_err(component->dev, \"Unsupported frame size: %d\\n\", frame_size);\n\t\treturn -EINVAL;\n\t}\n\n\tdev_dbg(dai->dev, \"lrck is %dHz and pre_div is %d for iis %d\\n\",\n\t\t\t\trt5659->lrck[dai->id], pre_div, dai->id);\n\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tbreak;\n\tcase 20:\n\t\tval_len |= RT5659_I2S_DL_20;\n\t\tbreak;\n\tcase 24:\n\t\tval_len |= RT5659_I2S_DL_24;\n\t\tbreak;\n\tcase 8:\n\t\tval_len |= RT5659_I2S_DL_8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5659_AIF1:\n\t\tmask_clk = RT5659_I2S_PD1_MASK;\n\t\tval_clk = pre_div << RT5659_I2S_PD1_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5659_I2S1_SDP,\n\t\t\tRT5659_I2S_DL_MASK, val_len);\n\t\tbreak;\n\tcase RT5659_AIF2:\n\t\tmask_clk = RT5659_I2S_PD2_MASK;\n\t\tval_clk = pre_div << RT5659_I2S_PD2_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5659_I2S2_SDP,\n\t\t\tRT5659_I2S_DL_MASK, val_len);\n\t\tbreak;\n\tcase RT5659_AIF3:\n\t\tmask_clk = RT5659_I2S_PD3_MASK;\n\t\tval_clk = pre_div << RT5659_I2S_PD3_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5659_I2S3_SDP,\n\t\t\tRT5659_I2S_DL_MASK, val_len);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5659_ADDA_CLK_1, mask_clk, val_clk);\n\n\tswitch (rt5659->lrck[dai->id]) {\n\tcase 192000:\n\t\tsnd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,\n\t\t\tRT5659_DAC_OSR_MASK, RT5659_DAC_OSR_32);\n\t\tbreak;\n\tcase 96000:\n\t\tsnd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,\n\t\t\tRT5659_DAC_OSR_MASK, RT5659_DAC_OSR_64);\n\t\tbreak;\n\tdefault:\n\t\tsnd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,\n\t\t\tRT5659_DAC_OSR_MASK, RT5659_DAC_OSR_128);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5659_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\trt5659->master[dai->id] = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\treg_val |= RT5659_I2S_MS_S;\n\t\trt5659->master[dai->id] = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5659_I2S_BP_INV;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5659_I2S_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5659_I2S_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5659_I2S_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5659_AIF1:\n\t\tsnd_soc_component_update_bits(component, RT5659_I2S1_SDP,\n\t\t\tRT5659_I2S_MS_MASK | RT5659_I2S_BP_MASK |\n\t\t\tRT5659_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5659_AIF2:\n\t\tsnd_soc_component_update_bits(component, RT5659_I2S2_SDP,\n\t\t\tRT5659_I2S_MS_MASK | RT5659_I2S_BP_MASK |\n\t\t\tRT5659_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5659_AIF3:\n\t\tsnd_soc_component_update_bits(component, RT5659_I2S3_SDP,\n\t\t\tRT5659_I2S_MS_MASK | RT5659_I2S_BP_MASK |\n\t\t\tRT5659_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nstatic int rt5659_set_component_sysclk(struct snd_soc_component *component, int clk_id,\n\t\t\t\t   int source, unsigned int freq, int dir)\n{\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\tint ret;\n\n\tif (freq == rt5659->sysclk && clk_id == rt5659->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5659_SCLK_S_MCLK:\n\t\tret = clk_set_rate(rt5659->mclk, freq);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\treg_val |= RT5659_SCLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5659_SCLK_S_PLL1:\n\t\treg_val |= RT5659_SCLK_SRC_PLL1;\n\t\tbreak;\n\tcase RT5659_SCLK_S_RCCLK:\n\t\treg_val |= RT5659_SCLK_SRC_RCCLK;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\tsnd_soc_component_update_bits(component, RT5659_GLB_CLK,\n\t\tRT5659_SCLK_SRC_MASK, reg_val);\n\trt5659->sysclk = freq;\n\trt5659->sysclk_src = clk_id;\n\n\tdev_dbg(component->dev, \"Sysclk is %dHz and clock id is %d\\n\",\n\t\tfreq, clk_id);\n\n\treturn 0;\n}\n\nstatic int rt5659_set_component_pll(struct snd_soc_component *component, int pll_id,\n\t\t\t\tint source, unsigned int freq_in,\n\t\t\t\tunsigned int freq_out)\n{\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\tstruct rl6231_pll_code pll_code;\n\tint ret;\n\n\tif (source == rt5659->pll_src && freq_in == rt5659->pll_in &&\n\t    freq_out == rt5659->pll_out)\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\n\t\trt5659->pll_in = 0;\n\t\trt5659->pll_out = 0;\n\t\tsnd_soc_component_update_bits(component, RT5659_GLB_CLK,\n\t\t\tRT5659_SCLK_SRC_MASK, RT5659_SCLK_SRC_MCLK);\n\t\treturn 0;\n\t}\n\n\tswitch (source) {\n\tcase RT5659_PLL1_S_MCLK:\n\t\tsnd_soc_component_update_bits(component, RT5659_GLB_CLK,\n\t\t\tRT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_MCLK);\n\t\tbreak;\n\tcase RT5659_PLL1_S_BCLK1:\n\t\tsnd_soc_component_update_bits(component, RT5659_GLB_CLK,\n\t\t\t\tRT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_BCLK1);\n\t\tbreak;\n\tcase RT5659_PLL1_S_BCLK2:\n\t\tsnd_soc_component_update_bits(component, RT5659_GLB_CLK,\n\t\t\t\tRT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_BCLK2);\n\t\tbreak;\n\tcase RT5659_PLL1_S_BCLK3:\n\t\tsnd_soc_component_update_bits(component, RT5659_GLB_CLK,\n\t\t\t\tRT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_BCLK3);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown PLL source %d\\n\", source);\n\t\treturn -EINVAL;\n\t}\n\n\tret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\", freq_in);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(component->dev, \"bypass=%d m=%d n=%d k=%d\\n\",\n\t\tpll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\n\t\tpll_code.n_code, pll_code.k_code);\n\n\tsnd_soc_component_write(component, RT5659_PLL_CTRL_1,\n\t\tpll_code.n_code << RT5659_PLL_N_SFT | pll_code.k_code);\n\tsnd_soc_component_write(component, RT5659_PLL_CTRL_2,\n\t\t((pll_code.m_bp ? 0 : pll_code.m_code) << RT5659_PLL_M_SFT) |\n\t\t(pll_code.m_bp << RT5659_PLL_M_BP_SFT));\n\n\trt5659->pll_in = freq_in;\n\trt5659->pll_out = freq_out;\n\trt5659->pll_src = source;\n\n\treturn 0;\n}\n\nstatic int rt5659_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,\n\t\t\tunsigned int rx_mask, int slots, int slot_width)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tunsigned int val = 0;\n\n\tif (rx_mask || tx_mask)\n\t\tval |= (1 << 15);\n\n\tswitch (slots) {\n\tcase 4:\n\t\tval |= (1 << 10);\n\t\tval |= (1 << 8);\n\t\tbreak;\n\tcase 6:\n\t\tval |= (2 << 10);\n\t\tval |= (2 << 8);\n\t\tbreak;\n\tcase 8:\n\t\tval |= (3 << 10);\n\t\tval |= (3 << 8);\n\t\tbreak;\n\tcase 2:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (slot_width) {\n\tcase 20:\n\t\tval |= (1 << 6);\n\t\tval |= (1 << 4);\n\t\tbreak;\n\tcase 24:\n\t\tval |= (2 << 6);\n\t\tval |= (2 << 4);\n\t\tbreak;\n\tcase 32:\n\t\tval |= (3 << 6);\n\t\tval |= (3 << 4);\n\t\tbreak;\n\tcase 16:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5659_TDM_CTRL_1, 0x8ff0, val);\n\n\treturn 0;\n}\n\nstatic int rt5659_set_bclk_ratio(struct snd_soc_dai *dai, unsigned int ratio)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\n\tdev_dbg(component->dev, \"%s ratio=%d\\n\", __func__, ratio);\n\n\trt5659->bclk[dai->id] = ratio;\n\n\tif (ratio == 64) {\n\t\tswitch (dai->id) {\n\t\tcase RT5659_AIF2:\n\t\t\tsnd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,\n\t\t\t\tRT5659_I2S_BCLK_MS2_MASK,\n\t\t\t\tRT5659_I2S_BCLK_MS2_64);\n\t\t\tbreak;\n\t\tcase RT5659_AIF3:\n\t\t\tsnd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,\n\t\t\t\tRT5659_I2S_BCLK_MS3_MASK,\n\t\t\t\tRT5659_I2S_BCLK_MS3_64);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5659_set_bias_level(struct snd_soc_component *component,\n\t\t\tenum snd_soc_bias_level level)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\tint ret;\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tregmap_update_bits(rt5659->regmap, RT5659_DIG_MISC,\n\t\t\tRT5659_DIG_GATE_CTRL, RT5659_DIG_GATE_CTRL);\n\t\tregmap_update_bits(rt5659->regmap, RT5659_PWR_DIG_1,\n\t\t\tRT5659_PWR_LDO,\tRT5659_PWR_LDO);\n\t\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,\n\t\t\tRT5659_PWR_MB | RT5659_PWR_VREF1 | RT5659_PWR_VREF2,\n\t\t\tRT5659_PWR_MB | RT5659_PWR_VREF1 | RT5659_PWR_VREF2);\n\t\tmsleep(20);\n\t\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,\n\t\t\tRT5659_PWR_FV1 | RT5659_PWR_FV2,\n\t\t\tRT5659_PWR_FV1 | RT5659_PWR_FV2);\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (dapm->bias_level == SND_SOC_BIAS_OFF) {\n\t\t\tret = clk_prepare_enable(rt5659->mclk);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(component->dev,\n\t\t\t\t\t\"failed to enable MCLK: %d\\n\", ret);\n\t\t\t\treturn ret;\n\t\t\t}\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_OFF:\n\t\tregmap_update_bits(rt5659->regmap, RT5659_PWR_DIG_1,\n\t\t\tRT5659_PWR_LDO, 0);\n\t\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,\n\t\t\tRT5659_PWR_MB | RT5659_PWR_VREF1 | RT5659_PWR_VREF2\n\t\t\t| RT5659_PWR_FV1 | RT5659_PWR_FV2,\n\t\t\tRT5659_PWR_MB | RT5659_PWR_VREF2);\n\t\tregmap_update_bits(rt5659->regmap, RT5659_DIG_MISC,\n\t\t\tRT5659_DIG_GATE_CTRL, 0);\n\t\tclk_disable_unprepare(rt5659->mclk);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5659_probe(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm =\n\t\tsnd_soc_component_get_dapm(component);\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\n\trt5659->component = component;\n\n\tswitch (rt5659->pdata.jd_src) {\n\tcase RT5659_JD_HDA_HEADER:\n\t\tbreak;\n\n\tdefault:\n\t\tsnd_soc_dapm_new_controls(dapm,\n\t\t\trt5659_particular_dapm_widgets,\n\t\t\tARRAY_SIZE(rt5659_particular_dapm_widgets));\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic void rt5659_remove(struct snd_soc_component *component)\n{\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\n\tregmap_write(rt5659->regmap, RT5659_RESET, 0);\n}\n\n#ifdef CONFIG_PM\nstatic int rt5659_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5659->regmap, true);\n\tregcache_mark_dirty(rt5659->regmap);\n\treturn 0;\n}\n\nstatic int rt5659_resume(struct snd_soc_component *component)\n{\n\tstruct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5659->regmap, false);\n\tregcache_sync(rt5659->regmap);\n\n\treturn 0;\n}\n#else\n#define rt5659_suspend NULL\n#define rt5659_resume NULL\n#endif\n\n#define RT5659_STEREO_RATES SNDRV_PCM_RATE_8000_192000\n#define RT5659_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)\n\nstatic const struct snd_soc_dai_ops rt5659_aif_dai_ops = {\n\t.hw_params = rt5659_hw_params,\n\t.set_fmt = rt5659_set_dai_fmt,\n\t.set_tdm_slot = rt5659_set_tdm_slot,\n\t.set_bclk_ratio = rt5659_set_bclk_ratio,\n};\n\nstatic struct snd_soc_dai_driver rt5659_dai[] = {\n\t{\n\t\t.name = \"rt5659-aif1\",\n\t\t.id = RT5659_AIF1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5659_STEREO_RATES,\n\t\t\t.formats = RT5659_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5659_STEREO_RATES,\n\t\t\t.formats = RT5659_FORMATS,\n\t\t},\n\t\t.ops = &rt5659_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5659-aif2\",\n\t\t.id = RT5659_AIF2,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF2 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5659_STEREO_RATES,\n\t\t\t.formats = RT5659_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5659_STEREO_RATES,\n\t\t\t.formats = RT5659_FORMATS,\n\t\t},\n\t\t.ops = &rt5659_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5659-aif3\",\n\t\t.id = RT5659_AIF3,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF3 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5659_STEREO_RATES,\n\t\t\t.formats = RT5659_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF3 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5659_STEREO_RATES,\n\t\t\t.formats = RT5659_FORMATS,\n\t\t},\n\t\t.ops = &rt5659_aif_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_rt5659 = {\n\t.probe\t\t\t= rt5659_probe,\n\t.remove\t\t\t= rt5659_remove,\n\t.suspend\t\t= rt5659_suspend,\n\t.resume\t\t\t= rt5659_resume,\n\t.set_bias_level\t\t= rt5659_set_bias_level,\n\t.controls\t\t= rt5659_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(rt5659_snd_controls),\n\t.dapm_widgets\t\t= rt5659_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(rt5659_dapm_widgets),\n\t.dapm_routes\t\t= rt5659_dapm_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(rt5659_dapm_routes),\n\t.set_sysclk\t\t= rt5659_set_component_sysclk,\n\t.set_pll\t\t= rt5659_set_component_pll,\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\n\nstatic const struct regmap_config rt5659_regmap = {\n\t.reg_bits = 16,\n\t.val_bits = 16,\n\t.max_register = 0x0400,\n\t.volatile_reg = rt5659_volatile_register,\n\t.readable_reg = rt5659_readable_register,\n\t.cache_type = REGCACHE_RBTREE,\n\t.reg_defaults = rt5659_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5659_reg),\n};\n\nstatic const struct i2c_device_id rt5659_i2c_id[] = {\n\t{ \"rt5658\", 0 },\n\t{ \"rt5659\", 0 },\n\t{ }\n};\nMODULE_DEVICE_TABLE(i2c, rt5659_i2c_id);\n\nstatic int rt5659_parse_dt(struct rt5659_priv *rt5659, struct device *dev)\n{\n\trt5659->pdata.in1_diff = device_property_read_bool(dev,\n\t\t\t\t\t\"realtek,in1-differential\");\n\trt5659->pdata.in3_diff = device_property_read_bool(dev,\n\t\t\t\t\t\"realtek,in3-differential\");\n\trt5659->pdata.in4_diff = device_property_read_bool(dev,\n\t\t\t\t\t\"realtek,in4-differential\");\n\n\n\tdevice_property_read_u32(dev, \"realtek,dmic1-data-pin\",\n\t\t&rt5659->pdata.dmic1_data_pin);\n\tdevice_property_read_u32(dev, \"realtek,dmic2-data-pin\",\n\t\t&rt5659->pdata.dmic2_data_pin);\n\tdevice_property_read_u32(dev, \"realtek,jd-src\",\n\t\t&rt5659->pdata.jd_src);\n\n\treturn 0;\n}\n\nstatic void rt5659_calibrate(struct rt5659_priv *rt5659)\n{\n\tint value, count;\n\n\t \n\t \n\tregmap_write(rt5659->regmap, RT5659_BIAS_CUR_CTRL_8, 0xa502);\n\tregmap_write(rt5659->regmap, RT5659_CHOP_DAC, 0x3030);\n\n\tregmap_write(rt5659->regmap, RT5659_PRE_DIV_1, 0xef00);\n\tregmap_write(rt5659->regmap, RT5659_PRE_DIV_2, 0xeffc);\n\tregmap_write(rt5659->regmap, RT5659_MICBIAS_2, 0x0280);\n\tregmap_write(rt5659->regmap, RT5659_DIG_MISC, 0x0001);\n\tregmap_write(rt5659->regmap, RT5659_GLB_CLK, 0x8000);\n\n\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0xaa7e);\n\tmsleep(60);\n\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0xfe7e);\n\tmsleep(50);\n\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_3, 0x0004);\n\tregmap_write(rt5659->regmap, RT5659_PWR_DIG_2, 0x0400);\n\tmsleep(50);\n\tregmap_write(rt5659->regmap, RT5659_PWR_DIG_1, 0x0080);\n\tusleep_range(10000, 10005);\n\tregmap_write(rt5659->regmap, RT5659_DEPOP_1, 0x0009);\n\tmsleep(50);\n\tregmap_write(rt5659->regmap, RT5659_PWR_DIG_1, 0x0f80);\n\tmsleep(50);\n\tregmap_write(rt5659->regmap, RT5659_HP_CHARGE_PUMP_1, 0x0e16);\n\tmsleep(50);\n\n\t \n\tregmap_write(rt5659->regmap, RT5659_CAL_REC, 0x0505);\n\tmsleep(50);\n\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_3, 0x0184);\n\tregmap_write(rt5659->regmap, RT5659_CALIB_ADC_CTRL, 0x3c05);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x20c1);\n\n\t \n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x2cc1);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0x5100);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x0014);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0xd100);\n\tmsleep(60);\n\n\t \n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x2cc1);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0x4900);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x0016);\n\tregmap_update_bits(rt5659->regmap, RT5659_HP_CALIB_CTRL_1,\n\t\t0x8000, 0x8000);\n\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, &value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 30) {\n\t\t\tdev_err(rt5659->component->dev,\n\t\t\t\t\"HP Calibration 1 Failure\\n\");\n\t\t\treturn;\n\t\t}\n\n\t\tcount++;\n\t}\n\n\t \n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x2cc1);\n\tregmap_write(rt5659->regmap, RT5659_HP_VOL, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0x4500);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x001f);\n\tregmap_update_bits(rt5659->regmap, RT5659_HP_CALIB_CTRL_1,\n\t\t0x8000, 0x8000);\n\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, &value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 85) {\n\t\t\tdev_err(rt5659->component->dev,\n\t\t\t\t\"HP Calibration 2 Failure\\n\");\n\t\t\treturn;\n\t\t}\n\n\t\tcount++;\n\t}\n\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x20c0);\n\t \n\n\t \n\tregmap_write(rt5659->regmap, RT5659_CLASSD_0, 0x2021);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_CTRL_1, 0x0260);\n\tregmap_write(rt5659->regmap, RT5659_PWR_MIXER, 0x3000);\n\tregmap_write(rt5659->regmap, RT5659_PWR_VOL, 0xc000);\n\tregmap_write(rt5659->regmap, RT5659_A_DAC_MUX, 0x000c);\n\tregmap_write(rt5659->regmap, RT5659_DIG_MISC, 0x8000);\n\tregmap_write(rt5659->regmap, RT5659_SPO_VOL, 0x0808);\n\tregmap_write(rt5659->regmap, RT5659_SPK_L_MIXER, 0x001e);\n\tregmap_write(rt5659->regmap, RT5659_SPK_R_MIXER, 0x001e);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_1, 0x0803);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_2, 0x0554);\n\tregmap_write(rt5659->regmap, RT5659_SPO_AMP_GAIN, 0x1103);\n\n\t \n\tregmap_write(rt5659->regmap, RT5659_CAL_REC, 0x0909);\n\tregmap_update_bits(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x0001,\n\t\t0x0001);\n\n\t \n\tregmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_3, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_0, 0x0021);\n\tregmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_1, 0x3e80);\n\tregmap_update_bits(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_1,\n\t\t0x8000, 0x8000);\n\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5659->regmap,\n\t\t\t\tRT5659_SPK_DC_CAILB_CTRL_1, &value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 10) {\n\t\t\tdev_err(rt5659->component->dev,\n\t\t\t\t\"SPK Calibration Failure\\n\");\n\t\t\treturn;\n\t\t}\n\n\t\tcount++;\n\t}\n\t \n\n\t \n\tregmap_write(rt5659->regmap, RT5659_DIG_MISC, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_MONOMIX_IN_GAIN, 0x021f);\n\tregmap_write(rt5659->regmap, RT5659_MONO_OUT, 0x480a);\n\t \n\tregmap_write(rt5659->regmap, RT5659_MONO_GAIN, 0x0003);\n\tregmap_write(rt5659->regmap, RT5659_MONO_NG2_CTRL_5, 0x0009);\n\n\t \n\tregmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_3, 0x000f);\n\tregmap_write(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e00);\n\tregmap_update_bits(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1,\n\t\t0x8000, 0x8000);\n\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1,\n\t\t\t&value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 35) {\n\t\t\tdev_err(rt5659->component->dev,\n\t\t\t\t\"Mono Calibration Failure\\n\");\n\t\t\treturn;\n\t\t}\n\n\t\tcount++;\n\t}\n\n\tregmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_3, 0x0003);\n\t \n\n\t \n\tregmap_write(rt5659->regmap, RT5659_CAL_REC, 0x0808);\n\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_3, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_CALIB_ADC_CTRL, 0x2005);\n\tregmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x20c0);\n\tregmap_write(rt5659->regmap, RT5659_DEPOP_1, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_1, 0x0011);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_2, 0x0150);\n\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0xfe3e);\n\tregmap_write(rt5659->regmap, RT5659_MONO_OUT, 0xc80a);\n\tregmap_write(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e04);\n\tregmap_write(rt5659->regmap, RT5659_PWR_MIXER, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_PWR_VOL, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_PWR_DIG_1, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_PWR_DIG_2, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0x003e);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_CTRL_1, 0x0060);\n\tregmap_write(rt5659->regmap, RT5659_CLASSD_0, 0x2021);\n\tregmap_write(rt5659->regmap, RT5659_GLB_CLK, 0x0000);\n\tregmap_write(rt5659->regmap, RT5659_MICBIAS_2, 0x0080);\n\tregmap_write(rt5659->regmap, RT5659_HP_VOL, 0x8080);\n\tregmap_write(rt5659->regmap, RT5659_HP_CHARGE_PUMP_1, 0x0c16);\n}\n\nstatic void rt5659_intel_hd_header_probe_setup(struct rt5659_priv *rt5659)\n{\n\tint value;\n\n\tregmap_read(rt5659->regmap, RT5659_GPIO_STA, &value);\n\tif (!(value & 0x8)) {\n\t\trt5659->hda_hp_plugged = true;\n\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,\n\t\t\t0x10, 0x0);\n\t} else {\n\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,\n\t\t\t0x10, 0x10);\n\t}\n\n\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,\n\t\tRT5659_PWR_VREF2 | RT5659_PWR_MB,\n\t\tRT5659_PWR_VREF2 | RT5659_PWR_MB);\n\tmsleep(20);\n\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,\n\t\tRT5659_PWR_FV2, RT5659_PWR_FV2);\n\n\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_3, RT5659_PWR_LDO2,\n\t\tRT5659_PWR_LDO2);\n\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_2, RT5659_PWR_MB1,\n\t\tRT5659_PWR_MB1);\n\tregmap_update_bits(rt5659->regmap, RT5659_PWR_VOL, RT5659_PWR_MIC_DET,\n\t\tRT5659_PWR_MIC_DET);\n\tmsleep(20);\n\n\tregmap_update_bits(rt5659->regmap, RT5659_4BTN_IL_CMD_2,\n\t\tRT5659_4BTN_IL_MASK, RT5659_4BTN_IL_EN);\n\tregmap_read(rt5659->regmap, RT5659_4BTN_IL_CMD_1, &value);\n\tregmap_write(rt5659->regmap, RT5659_4BTN_IL_CMD_1, value);\n\tregmap_read(rt5659->regmap, RT5659_4BTN_IL_CMD_1, &value);\n\n\tif (value & 0x2000) {\n\t\trt5659->hda_mic_plugged = true;\n\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,\n\t\t\t0x2, 0x2);\n\t} else {\n\t\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,\n\t\t\t0x2, 0x0);\n\t}\n\n\tregmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,\n\t\tRT5659_IL_IRQ_MASK, RT5659_IL_IRQ_EN);\n}\n\nstatic int rt5659_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct rt5659_platform_data *pdata = dev_get_platdata(&i2c->dev);\n\tstruct rt5659_priv *rt5659;\n\tint ret;\n\tunsigned int val;\n\n\trt5659 = devm_kzalloc(&i2c->dev, sizeof(struct rt5659_priv),\n\t\tGFP_KERNEL);\n\n\tif (rt5659 == NULL)\n\t\treturn -ENOMEM;\n\n\ti2c_set_clientdata(i2c, rt5659);\n\n\tif (pdata)\n\t\trt5659->pdata = *pdata;\n\telse\n\t\trt5659_parse_dt(rt5659, &i2c->dev);\n\n\trt5659->gpiod_ldo1_en = devm_gpiod_get_optional(&i2c->dev, \"ldo1-en\",\n\t\t\t\t\t\t\tGPIOD_OUT_HIGH);\n\tif (IS_ERR(rt5659->gpiod_ldo1_en))\n\t\tdev_warn(&i2c->dev, \"Request ldo1-en GPIO failed\\n\");\n\n\trt5659->gpiod_reset = devm_gpiod_get_optional(&i2c->dev, \"reset\",\n\t\t\t\t\t\t\tGPIOD_OUT_HIGH);\n\n\t \n\tmsleep(300);\n\n\trt5659->regmap = devm_regmap_init_i2c(i2c, &rt5659_regmap);\n\tif (IS_ERR(rt5659->regmap)) {\n\t\tret = PTR_ERR(rt5659->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tregmap_read(rt5659->regmap, RT5659_DEVICE_ID, &val);\n\tif (val != DEVICE_ID) {\n\t\tdev_err(&i2c->dev,\n\t\t\t\"Device with ID register %x is not rt5659\\n\", val);\n\t\treturn -ENODEV;\n\t}\n\n\tregmap_write(rt5659->regmap, RT5659_RESET, 0);\n\n\t \n\trt5659->mclk = devm_clk_get_optional(&i2c->dev, \"mclk\");\n\tif (IS_ERR(rt5659->mclk))\n\t\treturn PTR_ERR(rt5659->mclk);\n\n\trt5659_calibrate(rt5659);\n\n\t \n\tif (rt5659->pdata.in1_diff)\n\t\tregmap_update_bits(rt5659->regmap, RT5659_IN1_IN2,\n\t\t\tRT5659_IN1_DF_MASK, RT5659_IN1_DF_MASK);\n\tif (rt5659->pdata.in3_diff)\n\t\tregmap_update_bits(rt5659->regmap, RT5659_IN3_IN4,\n\t\t\tRT5659_IN3_DF_MASK, RT5659_IN3_DF_MASK);\n\tif (rt5659->pdata.in4_diff)\n\t\tregmap_update_bits(rt5659->regmap, RT5659_IN3_IN4,\n\t\t\tRT5659_IN4_DF_MASK, RT5659_IN4_DF_MASK);\n\n\t \n\tif (rt5659->pdata.dmic1_data_pin != RT5659_DMIC1_NULL ||\n\t\trt5659->pdata.dmic2_data_pin != RT5659_DMIC2_NULL) {\n\t\tregmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,\n\t\t\tRT5659_GP2_PIN_MASK, RT5659_GP2_PIN_DMIC1_SCL);\n\n\t\tswitch (rt5659->pdata.dmic1_data_pin) {\n\t\tcase RT5659_DMIC1_DATA_IN2N:\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_IN2N);\n\t\t\tbreak;\n\n\t\tcase RT5659_DMIC1_DATA_GPIO5:\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_GPIO_CTRL_3,\n\t\t\t\tRT5659_I2S2_PIN_MASK,\n\t\t\t\tRT5659_I2S2_PIN_GPIO);\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_GPIO5);\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,\n\t\t\t\tRT5659_GP5_PIN_MASK, RT5659_GP5_PIN_DMIC1_SDA);\n\t\t\tbreak;\n\n\t\tcase RT5659_DMIC1_DATA_GPIO9:\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_GPIO9);\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,\n\t\t\t\tRT5659_GP9_PIN_MASK, RT5659_GP9_PIN_DMIC1_SDA);\n\t\t\tbreak;\n\n\t\tcase RT5659_DMIC1_DATA_GPIO11:\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_GPIO11);\n\t\t\tregmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,\n\t\t\t\tRT5659_GP11_PIN_MASK,\n\t\t\t\tRT5659_GP11_PIN_DMIC1_SDA);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_dbg(&i2c->dev, \"no DMIC1\\n\");\n\t\t\tbreak;\n\t\t}\n\n\t\tswitch (rt5659->pdata.dmic2_data_pin) {\n\t\tcase RT5659_DMIC2_DATA_IN2P:\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_2_DP_MASK,\n\t\t\t\tRT5659_DMIC_2_DP_IN2P);\n\t\t\tbreak;\n\n\t\tcase RT5659_DMIC2_DATA_GPIO6:\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_2_DP_MASK,\n\t\t\t\tRT5659_DMIC_2_DP_GPIO6);\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_GPIO_CTRL_1,\n\t\t\t\tRT5659_GP6_PIN_MASK,\n\t\t\t\tRT5659_GP6_PIN_DMIC2_SDA);\n\t\t\tbreak;\n\n\t\tcase RT5659_DMIC2_DATA_GPIO10:\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_2_DP_MASK,\n\t\t\t\tRT5659_DMIC_2_DP_GPIO10);\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_GPIO_CTRL_1,\n\t\t\t\tRT5659_GP10_PIN_MASK,\n\t\t\t\tRT5659_GP10_PIN_DMIC2_SDA);\n\t\t\tbreak;\n\n\t\tcase RT5659_DMIC2_DATA_GPIO12:\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_DMIC_CTRL_1,\n\t\t\t\tRT5659_DMIC_2_DP_MASK,\n\t\t\t\tRT5659_DMIC_2_DP_GPIO12);\n\t\t\tregmap_update_bits(rt5659->regmap,\n\t\t\t\tRT5659_GPIO_CTRL_1,\n\t\t\t\tRT5659_GP12_PIN_MASK,\n\t\t\t\tRT5659_GP12_PIN_DMIC2_SDA);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_dbg(&i2c->dev, \"no DMIC2\\n\");\n\t\t\tbreak;\n\n\t\t}\n\t} else {\n\t\tregmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,\n\t\t\tRT5659_GP2_PIN_MASK | RT5659_GP5_PIN_MASK |\n\t\t\tRT5659_GP9_PIN_MASK | RT5659_GP11_PIN_MASK |\n\t\t\tRT5659_GP6_PIN_MASK | RT5659_GP10_PIN_MASK |\n\t\t\tRT5659_GP12_PIN_MASK,\n\t\t\tRT5659_GP2_PIN_GPIO2 | RT5659_GP5_PIN_GPIO5 |\n\t\t\tRT5659_GP9_PIN_GPIO9 | RT5659_GP11_PIN_GPIO11 |\n\t\t\tRT5659_GP6_PIN_GPIO6 | RT5659_GP10_PIN_GPIO10 |\n\t\t\tRT5659_GP12_PIN_GPIO12);\n\t\tregmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,\n\t\t\tRT5659_DMIC_1_DP_MASK | RT5659_DMIC_2_DP_MASK,\n\t\t\tRT5659_DMIC_1_DP_IN2N | RT5659_DMIC_2_DP_IN2P);\n\t}\n\n\tswitch (rt5659->pdata.jd_src) {\n\tcase RT5659_JD3:\n\t\tregmap_write(rt5659->regmap, RT5659_EJD_CTRL_1, 0xa880);\n\t\tregmap_write(rt5659->regmap, RT5659_RC_CLK_CTRL, 0x9000);\n\t\tregmap_write(rt5659->regmap, RT5659_GPIO_CTRL_1, 0xc800);\n\t\tregmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,\n\t\t\t\tRT5659_PWR_MB, RT5659_PWR_MB);\n\t\tregmap_write(rt5659->regmap, RT5659_PWR_ANLG_2, 0x0001);\n\t\tregmap_write(rt5659->regmap, RT5659_IRQ_CTRL_2, 0x0040);\n\t\tINIT_DELAYED_WORK(&rt5659->jack_detect_work,\n\t\t\trt5659_jack_detect_work);\n\t\tbreak;\n\tcase RT5659_JD_HDA_HEADER:\n\t\tregmap_write(rt5659->regmap, RT5659_GPIO_CTRL_3, 0x8000);\n\t\tregmap_write(rt5659->regmap, RT5659_RC_CLK_CTRL, 0x0900);\n\t\tregmap_write(rt5659->regmap, RT5659_EJD_CTRL_1,  0x70c0);\n\t\tregmap_write(rt5659->regmap, RT5659_JD_CTRL_1,   0x2000);\n\t\tregmap_write(rt5659->regmap, RT5659_IRQ_CTRL_1,  0x0040);\n\t\tINIT_DELAYED_WORK(&rt5659->jack_detect_work,\n\t\t\trt5659_jack_detect_intel_hd_header);\n\t\trt5659_intel_hd_header_probe_setup(rt5659);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (i2c->irq) {\n\t\tret = devm_request_threaded_irq(&i2c->dev, i2c->irq, NULL,\n\t\t\trt5659_irq, IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING\n\t\t\t| IRQF_ONESHOT, \"rt5659\", rt5659);\n\t\tif (ret)\n\t\t\tdev_err(&i2c->dev, \"Failed to reguest IRQ: %d\\n\", ret);\n\n\t\t \n\t\tregmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,\n\t\t\t\t   RT5659_GP1_PIN_MASK, RT5659_GP1_PIN_IRQ);\n\t}\n\n\treturn devm_snd_soc_register_component(&i2c->dev,\n\t\t\t&soc_component_dev_rt5659,\n\t\t\trt5659_dai, ARRAY_SIZE(rt5659_dai));\n}\n\nstatic void rt5659_i2c_shutdown(struct i2c_client *client)\n{\n\tstruct rt5659_priv *rt5659 = i2c_get_clientdata(client);\n\n\tregmap_write(rt5659->regmap, RT5659_RESET, 0);\n}\n\n#ifdef CONFIG_OF\nstatic const struct of_device_id rt5659_of_match[] = {\n\t{ .compatible = \"realtek,rt5658\", },\n\t{ .compatible = \"realtek,rt5659\", },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, rt5659_of_match);\n#endif\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id rt5659_acpi_match[] = {\n\t{ \"10EC5658\", 0, },\n\t{ \"10EC5659\", 0, },\n\t{ },\n};\nMODULE_DEVICE_TABLE(acpi, rt5659_acpi_match);\n#endif\n\nstatic struct i2c_driver rt5659_i2c_driver = {\n\t.driver = {\n\t\t.name = \"rt5659\",\n\t\t.of_match_table = of_match_ptr(rt5659_of_match),\n\t\t.acpi_match_table = ACPI_PTR(rt5659_acpi_match),\n\t},\n\t.probe = rt5659_i2c_probe,\n\t.shutdown = rt5659_i2c_shutdown,\n\t.id_table = rt5659_i2c_id,\n};\nmodule_i2c_driver(rt5659_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT5659 driver\");\nMODULE_AUTHOR(\"Bard Liao <bardliao@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}