library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

ENTITY inv IS
	GENERIC (cnt: NATURAL := 32);
	PORT (x: IN STD_LOGIC_VECTOR (cnt-1 DOWNTO 0);
	      y: OUT STD_LOGIC_VECTOR (cnt-1 DOWNTO 0)
	);
END;

ARCHITECTURE behav_inv OF inv IS
	BEGIN
		y <= not x;
END behav_inv;
