/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [2:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  reg [4:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(in_data[141] | celloutsig_1_1z[4]);
  assign celloutsig_0_28z = ~(celloutsig_0_11z[3] | celloutsig_0_21z);
  assign celloutsig_0_0z = ~((in_data[12] | in_data[72]) & in_data[44]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z | in_data[59]) & celloutsig_0_4z);
  assign celloutsig_0_22z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_13z);
  assign celloutsig_0_34z = celloutsig_0_14z ^ celloutsig_0_6z;
  assign celloutsig_0_5z = celloutsig_0_4z ^ celloutsig_0_3z[1];
  assign celloutsig_0_10z = celloutsig_0_8z ^ celloutsig_0_5z;
  assign celloutsig_1_2z = in_data[131:126] >= celloutsig_1_0z[6:1];
  assign celloutsig_1_7z = { celloutsig_1_1z[7:1], celloutsig_1_5z } >= { celloutsig_1_3z[5:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_11z[2:1], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_20z[3:1], celloutsig_0_20z[2], celloutsig_0_3z[3:1], celloutsig_0_3z[1] } >= { in_data[74:67], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z[3:1], celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_46z = celloutsig_0_11z > { celloutsig_0_20z[2], celloutsig_0_24z, celloutsig_0_34z };
  assign celloutsig_0_16z = { in_data[71:67], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z } > { in_data[29:13], celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[37:20], celloutsig_0_1z, celloutsig_0_0z } > { in_data[68:51], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_1z[3:0] || celloutsig_1_3z[5:2];
  assign celloutsig_0_1z = { in_data[79:53], celloutsig_0_0z } || { in_data[94:74], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_5z & ~(in_data[71]);
  assign celloutsig_1_0z = in_data[106:100] % { 1'h1, in_data[171:166] };
  assign celloutsig_1_1z = in_data[187:179] % { 1'h1, in_data[113:106] };
  assign celloutsig_1_5z = in_data[183:177] !== celloutsig_1_1z[8:2];
  assign celloutsig_1_8z = { in_data[173:172], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z } !== { celloutsig_1_1z[4], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[109:106] !== { in_data[130:128], celloutsig_1_8z };
  assign celloutsig_1_3z = ~ { in_data[162:159], celloutsig_1_0z };
  assign celloutsig_0_11z = ~ { in_data[18:15], celloutsig_0_2z };
  assign celloutsig_0_17z = ~ { in_data[0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_47z = & { celloutsig_0_39z[2:0], celloutsig_0_22z };
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = & { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = & { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_6z = ^ { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_39z = { celloutsig_0_3z[2:1], celloutsig_0_3z[1], celloutsig_0_14z } <<< { celloutsig_0_28z, celloutsig_0_19z };
  assign celloutsig_1_6z = { celloutsig_1_0z[5:0], celloutsig_1_2z, celloutsig_1_0z } >>> { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_19z = in_data[69:67] >>> { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_2z) | in_data[33]);
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_3z[4:2], celloutsig_1_9z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_7z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[56:55], celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_24z = { celloutsig_0_17z[3:2], celloutsig_0_10z };
  assign { celloutsig_0_3z[1], celloutsig_0_3z[3:2] } = ~ { celloutsig_0_1z, in_data[26:25] };
  assign celloutsig_0_20z[3:1] = ~ { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_20z[0] = celloutsig_0_20z[2];
  assign celloutsig_0_3z[0] = celloutsig_0_3z[1];
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
