// Seed: 3175375342
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7,
    output tri0 id_8
);
  assign id_7 = 1;
  specify
    if (id_3) (id_10 => id_11) = 1;
  endspecify
  wor id_12 = id_1;
  always_comb @(negedge 1);
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri  id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9;
  module_0(
      id_0, id_2, id_0, id_0, id_1, id_0, id_1, id_1, id_1
  );
  assign id_6 = id_8;
endmodule
