###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       201721   # Number of WRITE/WRITEP commands
num_reads_done                 =       581683   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       445545   # Number of read row buffer hits
num_read_cmds                  =       581681   # Number of READ/READP commands
num_writes_done                =       201736   # Number of read requests issued
num_write_row_hits             =       155816   # Number of write row buffer hits
num_act_cmds                   =       182747   # Number of ACT commands
num_pre_cmds                   =       182718   # Number of PRE commands
num_ondemand_pres              =       158549   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9440950   # Cyles of rank active rank.0
rank_active_cycles.1           =      9194543   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       559050   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       805457   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       733304   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6622   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4275   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2439   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1477   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2280   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3688   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1783   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1917   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3427   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22207   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          514   # Write cmd latency (cycles)
write_latency[40-59]           =          907   # Write cmd latency (cycles)
write_latency[60-79]           =         1903   # Write cmd latency (cycles)
write_latency[80-99]           =         3965   # Write cmd latency (cycles)
write_latency[100-119]         =         5481   # Write cmd latency (cycles)
write_latency[120-139]         =         8314   # Write cmd latency (cycles)
write_latency[140-159]         =        10222   # Write cmd latency (cycles)
write_latency[160-179]         =        11495   # Write cmd latency (cycles)
write_latency[180-199]         =        12079   # Write cmd latency (cycles)
write_latency[200-]            =       146823   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       239312   # Read request latency (cycles)
read_latency[40-59]            =        76247   # Read request latency (cycles)
read_latency[60-79]            =        89049   # Read request latency (cycles)
read_latency[80-99]            =        31394   # Read request latency (cycles)
read_latency[100-119]          =        22591   # Read request latency (cycles)
read_latency[120-139]          =        19776   # Read request latency (cycles)
read_latency[140-159]          =        11197   # Read request latency (cycles)
read_latency[160-179]          =         8795   # Read request latency (cycles)
read_latency[180-199]          =         7108   # Read request latency (cycles)
read_latency[200-]             =        76212   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.00699e+09   # Write energy
read_energy                    =  2.34534e+09   # Read energy
act_energy                     =  4.99996e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.68344e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.86619e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89115e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73739e+09   # Active standby energy rank.1
average_read_latency           =      111.292   # Average read request latency (cycles)
average_interarrival           =      12.7644   # Average request interarrival latency (cycles)
total_energy                   =  1.68405e+10   # Total energy (pJ)
average_power                  =      1684.05   # Average power (mW)
average_bandwidth              =      6.68518   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       197062   # Number of WRITE/WRITEP commands
num_reads_done                 =       562487   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       427113   # Number of read row buffer hits
num_read_cmds                  =       562487   # Number of READ/READP commands
num_writes_done                =       197078   # Number of read requests issued
num_write_row_hits             =       153355   # Number of write row buffer hits
num_act_cmds                   =       179686   # Number of ACT commands
num_pre_cmds                   =       179661   # Number of PRE commands
num_ondemand_pres              =       156553   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9344444   # Cyles of rank active rank.0
rank_active_cycles.1           =      9302363   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       655556   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       697637   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       708358   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7715   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4342   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2411   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1450   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2326   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3674   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1806   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1903   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3406   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22174   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          503   # Write cmd latency (cycles)
write_latency[40-59]           =          849   # Write cmd latency (cycles)
write_latency[60-79]           =         1813   # Write cmd latency (cycles)
write_latency[80-99]           =         3851   # Write cmd latency (cycles)
write_latency[100-119]         =         5685   # Write cmd latency (cycles)
write_latency[120-139]         =         8163   # Write cmd latency (cycles)
write_latency[140-159]         =         9867   # Write cmd latency (cycles)
write_latency[160-179]         =        11394   # Write cmd latency (cycles)
write_latency[180-199]         =        12127   # Write cmd latency (cycles)
write_latency[200-]            =       142785   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       236740   # Read request latency (cycles)
read_latency[40-59]            =        73042   # Read request latency (cycles)
read_latency[60-79]            =        90624   # Read request latency (cycles)
read_latency[80-99]            =        30249   # Read request latency (cycles)
read_latency[100-119]          =        22816   # Read request latency (cycles)
read_latency[120-139]          =        19253   # Read request latency (cycles)
read_latency[140-159]          =        10756   # Read request latency (cycles)
read_latency[160-179]          =         8133   # Read request latency (cycles)
read_latency[180-199]          =         6693   # Read request latency (cycles)
read_latency[200-]             =        64181   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.83734e+08   # Write energy
read_energy                    =  2.26795e+09   # Read energy
act_energy                     =  4.91621e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.14667e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.34866e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83093e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80467e+09   # Active standby energy rank.1
average_read_latency           =      100.798   # Average read request latency (cycles)
average_interarrival           =      13.1653   # Average request interarrival latency (cycles)
total_energy                   =  1.67331e+10   # Total energy (pJ)
average_power                  =      1673.31   # Average power (mW)
average_bandwidth              =      6.48162   # Average bandwidth
