[INF:CM0023] Creating log file ../../build/regression/LoopParamOver/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<128> s<127> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<Foo> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<47> c<2> s<23> l<1:1> el<1:15>
n<> u<7> t<Data_type_or_implicit> p<17> s<16> l<2:12> el<2:12>
n<P1> u<8> t<StringConst> p<15> s<14> l<2:12> el<2:14>
n<10> u<9> t<IntConst> p<10> l<2:17> el<2:19>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:17> el<2:19>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:17> el<2:19>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:17> el<2:19>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:17> el<2:19>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:17> el<2:19>
n<> u<15> t<Param_assignment> p<16> c<8> l<2:12> el<2:19>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<2:12> el<2:19>
n<> u<17> t<Parameter_declaration> p<18> c<7> l<2:2> el<2:19>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:2> el<2:20>
n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<2:2> el<2:20>
n<> u<20> t<Module_common_item> p<21> c<19> l<2:2> el<2:20>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:2> el<2:20>
n<> u<22> t<Non_port_module_item> p<23> c<21> l<2:2> el<2:20>
n<> u<23> t<Module_item> p<47> c<22> s<46> l<2:2> el<2:20>
n<> u<24> t<Data_type_or_implicit> p<40> s<39> l<3:12> el<3:12>
n<P2> u<25> t<StringConst> p<38> s<37> l<3:12> el<3:14>
n<P1> u<26> t<StringConst> p<27> l<3:17> el<3:19>
n<> u<27> t<Primary_literal> p<28> c<26> l<3:17> el<3:19>
n<> u<28> t<Constant_primary> p<29> c<27> l<3:17> el<3:19>
n<> u<29> t<Constant_expression> p<35> c<28> s<34> l<3:17> el<3:19>
n<P2> u<30> t<StringConst> p<31> l<3:22> el<3:24>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:22> el<3:24>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:22> el<3:24>
n<> u<33> t<Constant_expression> p<35> c<32> l<3:22> el<3:24>
n<> u<34> t<BinOp_Plus> p<35> s<33> l<3:20> el<3:21>
n<> u<35> t<Constant_expression> p<36> c<29> l<3:17> el<3:24>
n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<3:17> el<3:24>
n<> u<37> t<Constant_param_expression> p<38> c<36> l<3:17> el<3:24>
n<> u<38> t<Param_assignment> p<39> c<25> l<3:12> el<3:24>
n<> u<39> t<List_of_param_assignments> p<40> c<38> l<3:12> el<3:24>
n<> u<40> t<Parameter_declaration> p<41> c<24> l<3:2> el<3:24>
n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:2> el<3:25>
n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<3:2> el<3:25>
n<> u<43> t<Module_common_item> p<44> c<42> l<3:2> el<3:25>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:2> el<3:25>
n<> u<45> t<Non_port_module_item> p<46> c<44> l<3:2> el<3:25>
n<> u<46> t<Module_item> p<47> c<45> l<3:2> el<3:25>
n<> u<47> t<Module_declaration> p<48> c<6> l<1:1> el<5:10>
n<> u<48> t<Description> p<127> c<47> s<126> l<1:1> el<5:10>
n<> u<49> t<Module_keyword> p<53> s<50> l<8:1> el<8:7>
n<top> u<50> t<StringConst> p<53> s<52> l<8:8> el<8:11>
n<> u<51> t<Port> p<52> l<8:12> el<8:12>
n<> u<52> t<List_of_ports> p<53> c<51> l<8:11> el<8:13>
n<> u<53> t<Module_nonansi_header> p<125> c<49> s<70> l<8:1> el<8:14>
n<> u<54> t<Data_type_or_implicit> p<64> s<63> l<9:13> el<9:13>
n<P3> u<55> t<StringConst> p<62> s<61> l<9:13> el<9:15>
n<P1> u<56> t<StringConst> p<57> l<9:18> el<9:20>
n<> u<57> t<Primary_literal> p<58> c<56> l<9:18> el<9:20>
n<> u<58> t<Constant_primary> p<59> c<57> l<9:18> el<9:20>
n<> u<59> t<Constant_expression> p<60> c<58> l<9:18> el<9:20>
n<> u<60> t<Constant_mintypmax_expression> p<61> c<59> l<9:18> el<9:20>
n<> u<61> t<Constant_param_expression> p<62> c<60> l<9:18> el<9:20>
n<> u<62> t<Param_assignment> p<63> c<55> l<9:13> el<9:20>
n<> u<63> t<List_of_param_assignments> p<64> c<62> l<9:13> el<9:20>
n<> u<64> t<Parameter_declaration> p<65> c<54> l<9:3> el<9:20>
n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<9:3> el<9:21>
n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<9:3> el<9:21>
n<> u<67> t<Module_common_item> p<68> c<66> l<9:3> el<9:21>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<9:3> el<9:21>
n<> u<69> t<Non_port_module_item> p<70> c<68> l<9:3> el<9:21>
n<> u<70> t<Module_item> p<125> c<69> s<87> l<9:3> el<9:21>
n<> u<71> t<Data_type_or_implicit> p<81> s<80> l<10:13> el<10:13>
n<P2> u<72> t<StringConst> p<79> s<78> l<10:13> el<10:15>
n<P3> u<73> t<StringConst> p<74> l<10:18> el<10:20>
n<> u<74> t<Primary_literal> p<75> c<73> l<10:18> el<10:20>
n<> u<75> t<Constant_primary> p<76> c<74> l<10:18> el<10:20>
n<> u<76> t<Constant_expression> p<77> c<75> l<10:18> el<10:20>
n<> u<77> t<Constant_mintypmax_expression> p<78> c<76> l<10:18> el<10:20>
n<> u<78> t<Constant_param_expression> p<79> c<77> l<10:18> el<10:20>
n<> u<79> t<Param_assignment> p<80> c<72> l<10:13> el<10:20>
n<> u<80> t<List_of_param_assignments> p<81> c<79> l<10:13> el<10:20>
n<> u<81> t<Parameter_declaration> p<82> c<71> l<10:3> el<10:20>
n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<10:3> el<10:21>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<10:3> el<10:21>
n<> u<84> t<Module_common_item> p<85> c<83> l<10:3> el<10:21>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<10:3> el<10:21>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<10:3> el<10:21>
n<> u<87> t<Module_item> p<125> c<86> s<104> l<10:3> el<10:21>
n<> u<88> t<Data_type_or_implicit> p<98> s<97> l<11:13> el<11:13>
n<P1> u<89> t<StringConst> p<96> s<95> l<11:13> el<11:15>
n<P2> u<90> t<StringConst> p<91> l<11:18> el<11:20>
n<> u<91> t<Primary_literal> p<92> c<90> l<11:18> el<11:20>
n<> u<92> t<Constant_primary> p<93> c<91> l<11:18> el<11:20>
n<> u<93> t<Constant_expression> p<94> c<92> l<11:18> el<11:20>
n<> u<94> t<Constant_mintypmax_expression> p<95> c<93> l<11:18> el<11:20>
n<> u<95> t<Constant_param_expression> p<96> c<94> l<11:18> el<11:20>
n<> u<96> t<Param_assignment> p<97> c<89> l<11:13> el<11:20>
n<> u<97> t<List_of_param_assignments> p<98> c<96> l<11:13> el<11:20>
n<> u<98> t<Parameter_declaration> p<99> c<88> l<11:3> el<11:20>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<11:3> el<11:21>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<11:3> el<11:21>
n<> u<101> t<Module_common_item> p<102> c<100> l<11:3> el<11:21>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<11:3> el<11:21>
n<> u<103> t<Non_port_module_item> p<104> c<102> l<11:3> el<11:21>
n<> u<104> t<Module_item> p<125> c<103> s<124> l<11:3> el<11:21>
n<Foo> u<105> t<StringConst> p<121> s<115> l<12:1> el<12:4>
n<P1> u<106> t<StringConst> p<113> s<112> l<12:8> el<12:10>
n<P2> u<107> t<StringConst> p<108> l<12:11> el<12:13>
n<> u<108> t<Primary_literal> p<109> c<107> l<12:11> el<12:13>
n<> u<109> t<Primary> p<110> c<108> l<12:11> el<12:13>
n<> u<110> t<Expression> p<111> c<109> l<12:11> el<12:13>
n<> u<111> t<Mintypmax_expression> p<112> c<110> l<12:11> el<12:13>
n<> u<112> t<Param_expression> p<113> c<111> l<12:11> el<12:13>
n<> u<113> t<Named_parameter_assignment> p<114> c<106> l<12:7> el<12:14>
n<> u<114> t<List_of_parameter_assignments> p<115> c<113> l<12:7> el<12:14>
n<> u<115> t<Parameter_value_assignment> p<121> c<114> s<120> l<12:5> el<12:15>
n<sub> u<116> t<StringConst> p<117> l<12:16> el<12:19>
n<> u<117> t<Name_of_instance> p<120> c<116> s<119> l<12:16> el<12:19>
n<> u<118> t<Ordered_port_connection> p<119> l<12:20> el<12:20>
n<> u<119> t<List_of_port_connections> p<120> c<118> l<12:20> el<12:20>
n<> u<120> t<Hierarchical_instance> p<121> c<117> l<12:16> el<12:21>
n<> u<121> t<Module_instantiation> p<122> c<105> l<12:1> el<12:22>
n<> u<122> t<Module_or_generate_item> p<123> c<121> l<12:1> el<12:22>
n<> u<123> t<Non_port_module_item> p<124> c<122> l<12:1> el<12:22>
n<> u<124> t<Module_item> p<125> c<123> l<12:1> el<12:22>
n<> u<125> t<Module_declaration> p<126> c<53> l<8:1> el<13:10>
n<> u<126> t<Description> p<127> c<125> l<8:1> el<13:10>
n<> u<127> t<Source_text> p<128> c<48> l<1:1> el<13:10>
n<> u<128> t<Top_level_rule> c<1> l<1:1> el<15:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "Foo".

[WRN:PA0205] dut.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@Foo".

[INF:CP0303] dut.sv:8:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:8:1: Top level module "work@top".

[ERR:EL0542] dut.sv:9: Expression loop in instance "work@top".

[ERR:EL0542] dut.sv:10: Expression loop in instance "work@top".

[ERR:EL0542] dut.sv:11: Expression loop in instance "work@top".

[ERR:EL0542] dut.sv:12: Expression loop in instance "work@top".

[ERR:EL0542] dut.sv:3: Expression loop in instance "work@top.sub".

[ERR:EL0542] dut.sv:11: Expression loop in instance "work@top.sub".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LoopParamOver/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LoopParamOver/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LoopParamOver/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@Foo
  |vpiParameter:
  \_parameter: (work@Foo.P1), line:2:12, endln:2:14, parent:work@Foo
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |UINT:10
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |vpiName:P1
    |vpiFullName:work@Foo.P1
  |vpiParameter:
  \_parameter: (work@Foo.P2), line:3:12, endln:3:14, parent:work@Foo
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |vpiName:P2
    |vpiFullName:work@Foo.P2
  |vpiParamAssign:
  \_param_assign: , line:2:12, endln:2:19, parent:work@Foo
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |vpiRhs:
    \_constant: , line:2:17, endln:2:19
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@Foo.P1), line:2:12, endln:2:14, parent:work@Foo
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:24, parent:work@Foo
    |vpiParent:
    \_module: work@Foo (work@Foo) dut.sv:1:1: , endln:5:10, parent:work@top
    |vpiRhs:
    \_operation: , line:3:17, endln:3:24
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (P1), line:3:17, endln:3:19
        |vpiParent:
        \_operation: , line:3:17, endln:3:24
        |vpiParent:
        \_operation: , line:3:17, endln:3:24
        |vpiParent:
        \_operation: , line:3:17, endln:3:24
        |vpiName:P1
      |vpiOperand:
      \_ref_obj: (P2), line:3:22, endln:3:24
        |vpiParent:
        \_operation: , line:3:17, endln:3:24
        |vpiParent:
        \_operation: , line:3:17, endln:3:24
        |vpiParent:
        \_operation: , line:3:17, endln:3:24
        |vpiName:P2
    |vpiLhs:
    \_parameter: (work@Foo.P2), line:3:12, endln:3:14, parent:work@Foo
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@Foo
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.P3), line:9:13, endln:9:15, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiName:P3
    |vpiFullName:work@top.P3
  |vpiParameter:
  \_parameter: (work@top.P2), line:10:13, endln:10:15, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiName:P2
    |vpiFullName:work@top.P2
  |vpiParameter:
  \_parameter: (work@top.P1), line:11:13, endln:11:15, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiName:P1
    |vpiFullName:work@top.P1
  |vpiParamAssign:
  \_param_assign: , line:9:13, endln:9:20, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiRhs:
    \_ref_obj: (P1), line:9:18, endln:9:20
      |vpiName:P1
    |vpiLhs:
    \_parameter: (work@top.P3), line:9:13, endln:9:15, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:10:13, endln:10:20, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiRhs:
    \_ref_obj: (P3), line:10:18, endln:10:20
      |vpiName:P3
    |vpiLhs:
    \_parameter: (work@top.P2), line:10:13, endln:10:15, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:11:13, endln:11:20, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10, parent:work@top
    |vpiRhs:
    \_ref_obj: (P2), line:11:18, endln:11:20
      |vpiName:P2
    |vpiLhs:
    \_parameter: (work@top.P1), line:11:13, endln:11:15, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:13:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.P3), line:9:13, endln:9:15, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiName:P3
    |vpiFullName:work@top.P3
  |vpiParameter:
  \_parameter: (work@top.P2), line:10:13, endln:10:15, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiName:P2
    |vpiFullName:work@top.P2
  |vpiParameter:
  \_parameter: (work@top.P1), line:11:13, endln:11:15, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiName:P1
    |vpiFullName:work@top.P1
  |vpiParamAssign:
  \_param_assign: , line:9:13, endln:9:20, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiRhs:
    \_ref_obj: (P1), line:9:18, endln:9:20
      |vpiName:P1
      |vpiActual:
      \_ref_obj: (P2), line:11:18, endln:11:20
        |vpiTypespec:
        \_int_typespec: 
        |vpiName:P2
        |vpiActual:
        \_parameter: (work@top.P2), line:10:13, endln:10:15, parent:work@top
    |vpiLhs:
    \_parameter: (work@top.P3), line:9:13, endln:9:15, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:10:13, endln:10:20, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiRhs:
    \_ref_obj: (P3), line:10:18, endln:10:20
      |vpiName:P3
      |vpiActual:
      \_ref_obj: (P1), line:9:18, endln:9:20
    |vpiLhs:
    \_parameter: (work@top.P2), line:10:13, endln:10:15, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:11:13, endln:11:20, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiRhs:
    \_ref_obj: (P2), line:11:18, endln:11:20
    |vpiLhs:
    \_parameter: (work@top.P1), line:11:13, endln:11:15, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiName:sub
    |vpiFullName:work@top.sub
    |vpiParameter:
    \_parameter: (work@top.sub.P1), line:2:12, endln:2:14, parent:work@top.sub
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , parent:work@top.sub.P1
        |vpiParent:
        \_parameter: (work@top.sub.P1), line:2:12, endln:2:14, parent:work@top.sub
        |vpiParent:
        \_parameter: (work@top.sub.P1), line:2:12, endln:2:14, parent:work@top.sub
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |vpiName:P1
      |vpiFullName:work@top.sub.P1
    |vpiParameter:
    \_parameter: (work@top.sub.P2), line:3:12, endln:3:14, parent:work@top.sub
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |vpiName:P2
      |vpiFullName:work@top.sub.P2
    |vpiParamAssign:
    \_param_assign: , line:2:12, endln:2:19, parent:work@top.sub
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:3:17, endln:3:24
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (P1), line:9:18, endln:9:20
          |vpiParent:
          \_operation: , line:3:17, endln:3:24
          |vpiParent:
          \_operation: , line:3:17, endln:3:24
          |vpiParent:
          \_operation: , line:3:17, endln:3:24
          |vpiName:P1
          |vpiActual:
          \_operation: , line:3:17, endln:3:24
        |vpiOperand:
        \_operation: , line:3:22, endln:3:24
          |vpiParent:
          \_operation: , line:3:17, endln:3:24
          |vpiParent:
          \_operation: , line:3:17, endln:3:24
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (P1), line:3:17, endln:3:19
            |vpiParent:
            \_operation: , line:3:22, endln:3:24
            |vpiParent:
            \_operation: , line:3:22, endln:3:24
            |vpiParent:
            \_operation: , line:3:22, endln:3:24
            |vpiName:P1
            |vpiActual:
            \_operation: , line:3:17, endln:3:24
          |vpiOperand:
          \_ref_obj: (P2), line:3:22, endln:3:24
            |vpiParent:
            \_operation: , line:3:22, endln:3:24
            |vpiParent:
            \_operation: , line:3:22, endln:3:24
            |vpiParent:
            \_operation: , line:3:22, endln:3:24
            |vpiName:P2
            |vpiActual:
            \_operation: , line:3:17, endln:3:24
      |vpiLhs:
      \_parameter: (work@top.sub.P1), line:2:12, endln:2:14, parent:work@top.sub
    |vpiParamAssign:
    \_param_assign: , line:3:12, endln:3:24, parent:work@top.sub
      |vpiParent:
      \_module: work@Foo (work@top.sub) dut.sv:12:1: , endln:12:22, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:3:17, endln:3:24
      |vpiLhs:
      \_parameter: (work@top.sub.P2), line:3:12, endln:3:14, parent:work@top.sub
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiDefName:work@Foo
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:13:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LoopParamOver/dut.sv | ${SURELOG_DIR}/build/regression/LoopParamOver/roundtrip/dut_000.sv | 2 | 13 | 

