Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\latshaw\Desktop\GIT_STAGE\c10_gx_clean2\EES_REPO_CTRL\C10GXFACTORY\pll20.ip --synthesis=VHDL --output-directory=C:\Users\latshaw\Desktop\GIT_STAGE\c10_gx_clean2\EES_REPO_CTRL\C10GXFACTORY\pll20 --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: pll20.iopll_0: Able to implement PLL with user settings
Info: pll20: "Transforming system: pll20"
Info: pll20: "Naming system components in system: pll20"
Info: pll20: "Processing generation queue"
Info: pll20: "Generating: pll20"
Info: pll20: "Generating: pll20_altera_iopll_181_zplmtni"
Info: pll20: Done "pll20" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
