
016Task2_ADC_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd5c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000664  0800df30  0800df30  0000ef30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e594  0800e594  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e594  0800e594  0000f594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e59c  0800e59c  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e59c  0800e59c  0000f59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e5a0  0800e5a0  0000f5a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800e5a4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000136dc  200001d8  0800e77c  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200138b4  0800e77c  000108b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ad6f  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048cc  00000000  00000000  0002af77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  0002f848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000120a  00000000  00000000  00030fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028906  00000000  00000000  000321ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ffe7  00000000  00000000  0005aac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ecd78  00000000  00000000  0007aaa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016781f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000747c  00000000  00000000  00167864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  0016ece0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800df14 	.word	0x0800df14

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800df14 	.word	0x0800df14

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <adcBufferInit>:

#include <main.h>

#include "measurement.h"

void adcBufferInit(Adc_Buffer_Struct *adcTemp) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

	memset(adcTemp->ADC1_Val, 0, sizeof(adcTemp->ADC1_Val));
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2260      	movs	r2, #96	@ 0x60
 800106c:	2100      	movs	r1, #0
 800106e:	4618      	mov	r0, r3
 8001070:	f009 fb79 	bl	800a766 <memset>
	memset(adcTemp->ADC2_Val, 0, sizeof(adcTemp->ADC2_Val));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3360      	adds	r3, #96	@ 0x60
 8001078:	2230      	movs	r2, #48	@ 0x30
 800107a:	2100      	movs	r1, #0
 800107c:	4618      	mov	r0, r3
 800107e:	f009 fb72 	bl	800a766 <memset>
	memset(adcTemp->ADC_SUM, 0, sizeof(adcTemp->ADC_SUM));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3390      	adds	r3, #144	@ 0x90
 8001086:	2224      	movs	r2, #36	@ 0x24
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f009 fb6b 	bl	800a766 <memset>
	memset(adcTemp->ADC_AVG, 0, sizeof(adcTemp->ADC_AVG));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	33b4      	adds	r3, #180	@ 0xb4
 8001094:	2224      	movs	r2, #36	@ 0x24
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f009 fb64 	bl	800a766 <memset>
//	for (int i = 0; i < TOTAL_ADC_PARAMETERS; i++) {
//		adcTemp->ADC_SUM[i] = 0;
//		adcTemp->ADC_AVG[i] = 0;
//	}

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <paraCalcAdc1>:
/*Function description: Function to calculate Sum and  Average of ADC2 Parameters*/

void paraCalcAdc1(Adc_Buffer_Struct *adcTemp) {
 80010a6:	b480      	push	{r7}
 80010a8:	b087      	sub	sp, #28
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
//    adcTemp->ADC_SUM[2] = 0;
//    adcTemp->ADC_SUM[3] = 0;
//    adcTemp->ADC_SUM[4] = 0;
//    adcTemp->ADC_SUM[5] = 0;
//    adcTemp->ADC_SUM[6] = 0; // wrong
	for (int i = 0; i < ADC1_CHN; i++) {
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	e008      	b.n	80010c6 <paraCalcAdc1+0x20>
		adcTemp->ADC_SUM[i] = 0;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	697a      	ldr	r2, [r7, #20]
 80010b8:	3224      	adds	r2, #36	@ 0x24
 80010ba:	2100      	movs	r1, #0
 80010bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int i = 0; i < ADC1_CHN; i++) {
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3301      	adds	r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	2b05      	cmp	r3, #5
 80010ca:	ddf3      	ble.n	80010b4 <paraCalcAdc1+0xe>
	}

	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 80010cc:	2300      	movs	r3, #0
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	e021      	b.n	8001116 <paraCalcAdc1+0x70>
//        adcTemp->ADC_SUM[2] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 2];  //PC4 -> ILb
//        adcTemp->ADC_SUM[3] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 3];  //PC4 -> ILb
//        adcTemp->ADC_SUM[4] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 4];  //PC4 -> ILb
//        adcTemp->ADC_SUM[5] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 5];  //PC4 -> ILb
//        adcTemp->ADC_SUM[6] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 6];  //PC4 -> ILb  // wrong
		for (int j = 0; j < ADC1_CHN; j++) {
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	e018      	b.n	800110a <paraCalcAdc1+0x64>
			adcTemp->ADC_SUM[j] += adcTemp->ADC1_Val[(i * ADC1_CHN) + j]; //PC4 -> ILb
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	3224      	adds	r2, #36	@ 0x24
 80010de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	461a      	mov	r2, r3
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	441a      	add	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010f8:	4419      	add	r1, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	68fa      	ldr	r2, [r7, #12]
 80010fe:	3224      	adds	r2, #36	@ 0x24
 8001100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = 0; j < ADC1_CHN; j++) {
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3301      	adds	r3, #1
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2b05      	cmp	r3, #5
 800110e:	dde3      	ble.n	80010d8 <paraCalcAdc1+0x32>
	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	3301      	adds	r3, #1
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	2b07      	cmp	r3, #7
 800111a:	ddda      	ble.n	80010d2 <paraCalcAdc1+0x2c>
//    adcTemp->ADC_AVG[2] = (adcTemp->ADC_SUM[2] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[3] = (adcTemp->ADC_SUM[3] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[4] = (adcTemp->ADC_SUM[4] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[5] = (adcTemp->ADC_SUM[5] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[6] = (adcTemp->ADC_SUM[6] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb // wrong
	for (int i = 0; i < ADC1_CHN; i++) {
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	e00e      	b.n	8001140 <paraCalcAdc1+0x9a>
		adcTemp->ADC_AVG[i] = (adcTemp->ADC_SUM[i] >> ADC_SAMPLE_IN_POW_2); //PC4 -> ILb
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	68ba      	ldr	r2, [r7, #8]
 8001126:	3224      	adds	r2, #36	@ 0x24
 8001128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800112c:	08da      	lsrs	r2, r3, #3
 800112e:	6879      	ldr	r1, [r7, #4]
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	332c      	adds	r3, #44	@ 0x2c
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	440b      	add	r3, r1
 8001138:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < ADC1_CHN; i++) {
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	3301      	adds	r3, #1
 800113e:	60bb      	str	r3, [r7, #8]
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	2b05      	cmp	r3, #5
 8001144:	dded      	ble.n	8001122 <paraCalcAdc1+0x7c>
	}
}
 8001146:	bf00      	nop
 8001148:	bf00      	nop
 800114a:	371c      	adds	r7, #28
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <paraCalcAdc2>:

void paraCalcAdc2(Adc_Buffer_Struct *adcTemp) {
 8001154:	b480      	push	{r7}
 8001156:	b087      	sub	sp, #28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

//	adcTemp->ADC_SUM[6] = 0;
//	adcTemp->ADC_SUM[7] = 0;
//	adcTemp->ADC_SUM[8] = 0;
	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 800115c:	2306      	movs	r3, #6
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	e008      	b.n	8001174 <paraCalcAdc2+0x20>
		adcTemp->ADC_SUM[i] = 0;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	697a      	ldr	r2, [r7, #20]
 8001166:	3224      	adds	r2, #36	@ 0x24
 8001168:	2100      	movs	r1, #0
 800116a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	3301      	adds	r3, #1
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	2b08      	cmp	r3, #8
 8001178:	ddf3      	ble.n	8001162 <paraCalcAdc2+0xe>
	}

	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	e021      	b.n	80011c4 <paraCalcAdc2+0x70>
//		adcTemp->ADC_SUM[6] += adcTemp->ADC1_Val[(i * ADC1_CHN) + 0];
//		adcTemp->ADC_SUM[7] += adcTemp->ADC1_Val[(i * ADC1_CHN) + 1];
//		adcTemp->ADC_SUM[8] += adcTemp->ADC1_Val[(i * ADC1_CHN) + 2];
		for (int j = ADC1_CHN; j < TOTAL_ADC_PARAMETERS; j++) {
 8001180:	2306      	movs	r3, #6
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	e018      	b.n	80011b8 <paraCalcAdc2+0x64>
			adcTemp->ADC_SUM[j] += adcTemp->ADC2_Val[(i * ADC2_CHN)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68fa      	ldr	r2, [r7, #12]
 800118a:	3224      	adds	r2, #36	@ 0x24
 800118c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4613      	mov	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	441a      	add	r2, r3
					+ (j - ADC1_CHN)]; //PC4 -> ILb
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	3b06      	subs	r3, #6
 800119c:	441a      	add	r2, r3
			adcTemp->ADC_SUM[j] += adcTemp->ADC2_Val[(i * ADC2_CHN)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3230      	adds	r2, #48	@ 0x30
 80011a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011a6:	4419      	add	r1, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	3224      	adds	r2, #36	@ 0x24
 80011ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = ADC1_CHN; j < TOTAL_ADC_PARAMETERS; j++) {
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	3301      	adds	r3, #1
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	dde3      	ble.n	8001186 <paraCalcAdc2+0x32>
	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	3301      	adds	r3, #1
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	2b07      	cmp	r3, #7
 80011c8:	ddda      	ble.n	8001180 <paraCalcAdc2+0x2c>
		}

	}

	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 80011ca:	2306      	movs	r3, #6
 80011cc:	60bb      	str	r3, [r7, #8]
 80011ce:	e00e      	b.n	80011ee <paraCalcAdc2+0x9a>
		adcTemp->ADC_AVG[i] = (adcTemp->ADC_SUM[i] >> ADC_SAMPLE_IN_POW_2); //PC4 -> ILb
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	3224      	adds	r2, #36	@ 0x24
 80011d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011da:	08da      	lsrs	r2, r3, #3
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	332c      	adds	r3, #44	@ 0x2c
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	440b      	add	r3, r1
 80011e6:	605a      	str	r2, [r3, #4]
	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	3301      	adds	r3, #1
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	2b08      	cmp	r3, #8
 80011f2:	dded      	ble.n	80011d0 <paraCalcAdc2+0x7c>
	}
//	adcTemp->ADC_AVG[6] = (adcTemp->ADC_SUM[6] * INV_ADC_SAMPLE_SIZE); //PC4 -> ILb
//	adcTemp->ADC_AVG[7] = (adcTemp->ADC_SUM[7] * INV_ADC_SAMPLE_SIZE); //PC4 -> ILb
//	adcTemp->ADC_AVG[8] = (adcTemp->ADC_SUM[8] * INV_ADC_SAMPLE_SIZE); //PC4 -> ILb
}
 80011f4:	bf00      	nop
 80011f6:	bf00      	nop
 80011f8:	371c      	adds	r7, #28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
	...

08001204 <RTOSOneTimeInit>:

void parameterCalculations(void) {
}
void setInitVariable(void) {
}
void RTOSOneTimeInit(void) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b090      	sub	sp, #64	@ 0x40
 8001208:	af02      	add	r7, sp, #8
	//							RTOS Init
	//***********************************************************************
	{

		// Enable the CYCCNT counter
		DWT_CTRL |= (1 << 0);
 800120a:	4ba1      	ldr	r3, [pc, #644]	@ (8001490 <RTOSOneTimeInit+0x28c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4aa0      	ldr	r2, [pc, #640]	@ (8001490 <RTOSOneTimeInit+0x28c>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6013      	str	r3, [r2, #0]
	//***********************************************************************
	//					RTOS : Task Creation/ Queue define
	//***********************************************************************
	{
		//<-----------------------Task Creation---------------------->
		status = xTaskCreate(Para_Calc_Handler, "Para_Calc_Task", 500, NULL, 2, &ParaCalcTaskHandle);
 8001216:	4b9f      	ldr	r3, [pc, #636]	@ (8001494 <RTOSOneTimeInit+0x290>)
 8001218:	9301      	str	r3, [sp, #4]
 800121a:	2302      	movs	r3, #2
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	2300      	movs	r3, #0
 8001220:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001224:	499c      	ldr	r1, [pc, #624]	@ (8001498 <RTOSOneTimeInit+0x294>)
 8001226:	489d      	ldr	r0, [pc, #628]	@ (800149c <RTOSOneTimeInit+0x298>)
 8001228:	f001 fe56 	bl	8002ed8 <xTaskCreate>
 800122c:	4603      	mov	r3, r0
 800122e:	4a9c      	ldr	r2, [pc, #624]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001230:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 8001232:	4b9b      	ldr	r3, [pc, #620]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d00b      	beq.n	8001252 <RTOSOneTimeInit+0x4e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800123a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800123e:	f383 8811 	msr	BASEPRI, r3
 8001242:	f3bf 8f6f 	isb	sy
 8001246:	f3bf 8f4f 	dsb	sy
 800124a:	637b      	str	r3, [r7, #52]	@ 0x34
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	e7fd      	b.n	800124e <RTOSOneTimeInit+0x4a>
		status = xTaskCreate(Fault_Task_Handler, "Fault_Task", 256, NULL, 2, &FaultTaskHandle);
 8001252:	4b94      	ldr	r3, [pc, #592]	@ (80014a4 <RTOSOneTimeInit+0x2a0>)
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	2302      	movs	r3, #2
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	2300      	movs	r3, #0
 800125c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001260:	4991      	ldr	r1, [pc, #580]	@ (80014a8 <RTOSOneTimeInit+0x2a4>)
 8001262:	4892      	ldr	r0, [pc, #584]	@ (80014ac <RTOSOneTimeInit+0x2a8>)
 8001264:	f001 fe38 	bl	8002ed8 <xTaskCreate>
 8001268:	4603      	mov	r3, r0
 800126a:	4a8d      	ldr	r2, [pc, #564]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 800126c:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 800126e:	4b8c      	ldr	r3, [pc, #560]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d00b      	beq.n	800128e <RTOSOneTimeInit+0x8a>
        __asm volatile
 8001276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800127a:	f383 8811 	msr	BASEPRI, r3
 800127e:	f3bf 8f6f 	isb	sy
 8001282:	f3bf 8f4f 	dsb	sy
 8001286:	633b      	str	r3, [r7, #48]	@ 0x30
    }
 8001288:	bf00      	nop
 800128a:	bf00      	nop
 800128c:	e7fd      	b.n	800128a <RTOSOneTimeInit+0x86>
		status = xTaskCreate(Supervisor_Task_Handler, "HeartBeat_Task", 256,
 800128e:	4b88      	ldr	r3, [pc, #544]	@ (80014b0 <RTOSOneTimeInit+0x2ac>)
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	2301      	movs	r3, #1
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2300      	movs	r3, #0
 8001298:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800129c:	4985      	ldr	r1, [pc, #532]	@ (80014b4 <RTOSOneTimeInit+0x2b0>)
 800129e:	4886      	ldr	r0, [pc, #536]	@ (80014b8 <RTOSOneTimeInit+0x2b4>)
 80012a0:	f001 fe1a 	bl	8002ed8 <xTaskCreate>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4a7e      	ldr	r2, [pc, #504]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 80012a8:	6013      	str	r3, [r2, #0]
		NULL, 1, &SupervisorTaskHandle);
		configASSERT(status == pdPASS);
 80012aa:	4b7d      	ldr	r3, [pc, #500]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d00b      	beq.n	80012ca <RTOSOneTimeInit+0xc6>
        __asm volatile
 80012b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012b6:	f383 8811 	msr	BASEPRI, r3
 80012ba:	f3bf 8f6f 	isb	sy
 80012be:	f3bf 8f4f 	dsb	sy
 80012c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	e7fd      	b.n	80012c6 <RTOSOneTimeInit+0xc2>
		status = xTaskCreate(Flash_Task_Handler, "Flash Writing Task", 500,
 80012ca:	4b7c      	ldr	r3, [pc, #496]	@ (80014bc <RTOSOneTimeInit+0x2b8>)
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	2302      	movs	r3, #2
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2300      	movs	r3, #0
 80012d4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80012d8:	4979      	ldr	r1, [pc, #484]	@ (80014c0 <RTOSOneTimeInit+0x2bc>)
 80012da:	487a      	ldr	r0, [pc, #488]	@ (80014c4 <RTOSOneTimeInit+0x2c0>)
 80012dc:	f001 fdfc 	bl	8002ed8 <xTaskCreate>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4a6f      	ldr	r2, [pc, #444]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 80012e4:	6013      	str	r3, [r2, #0]
		NULL, 2, &FlashTaskHandle);
		configASSERT(status == pdPASS);
 80012e6:	4b6e      	ldr	r3, [pc, #440]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d00b      	beq.n	8001306 <RTOSOneTimeInit+0x102>
        __asm volatile
 80012ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012f2:	f383 8811 	msr	BASEPRI, r3
 80012f6:	f3bf 8f6f 	isb	sy
 80012fa:	f3bf 8f4f 	dsb	sy
 80012fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8001300:	bf00      	nop
 8001302:	bf00      	nop
 8001304:	e7fd      	b.n	8001302 <RTOSOneTimeInit+0xfe>

		status = xTaskCreate(Log_Task_Handler, "Log Fault Task", 500, NULL, 1, &LogTaskHandle);
 8001306:	4b70      	ldr	r3, [pc, #448]	@ (80014c8 <RTOSOneTimeInit+0x2c4>)
 8001308:	9301      	str	r3, [sp, #4]
 800130a:	2301      	movs	r3, #1
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	2300      	movs	r3, #0
 8001310:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001314:	496d      	ldr	r1, [pc, #436]	@ (80014cc <RTOSOneTimeInit+0x2c8>)
 8001316:	486e      	ldr	r0, [pc, #440]	@ (80014d0 <RTOSOneTimeInit+0x2cc>)
 8001318:	f001 fdde 	bl	8002ed8 <xTaskCreate>
 800131c:	4603      	mov	r3, r0
 800131e:	4a60      	ldr	r2, [pc, #384]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001320:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 8001322:	4b5f      	ldr	r3, [pc, #380]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d00b      	beq.n	8001342 <RTOSOneTimeInit+0x13e>
        __asm volatile
 800132a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800132e:	f383 8811 	msr	BASEPRI, r3
 8001332:	f3bf 8f6f 	isb	sy
 8001336:	f3bf 8f4f 	dsb	sy
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800133c:	bf00      	nop
 800133e:	bf00      	nop
 8001340:	e7fd      	b.n	800133e <RTOSOneTimeInit+0x13a>
		status = xTaskCreate(Print_Helper_Handler, "Print_Helper Task", 500, NULL, 3, &PrintHelperHandle);
 8001342:	4b64      	ldr	r3, [pc, #400]	@ (80014d4 <RTOSOneTimeInit+0x2d0>)
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	2303      	movs	r3, #3
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	2300      	movs	r3, #0
 800134c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001350:	4961      	ldr	r1, [pc, #388]	@ (80014d8 <RTOSOneTimeInit+0x2d4>)
 8001352:	4862      	ldr	r0, [pc, #392]	@ (80014dc <RTOSOneTimeInit+0x2d8>)
 8001354:	f001 fdc0 	bl	8002ed8 <xTaskCreate>
 8001358:	4603      	mov	r3, r0
 800135a:	4a51      	ldr	r2, [pc, #324]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 800135c:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 800135e:	4b50      	ldr	r3, [pc, #320]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d00b      	beq.n	800137e <RTOSOneTimeInit+0x17a>
        __asm volatile
 8001366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800136a:	f383 8811 	msr	BASEPRI, r3
 800136e:	f3bf 8f6f 	isb	sy
 8001372:	f3bf 8f4f 	dsb	sy
 8001376:	623b      	str	r3, [r7, #32]
    }
 8001378:	bf00      	nop
 800137a:	bf00      	nop
 800137c:	e7fd      	b.n	800137a <RTOSOneTimeInit+0x176>
		status = xTaskCreate(Print_Handler, "Print_Task", 256, NULL, 4, &PrintHandle);
 800137e:	4b58      	ldr	r3, [pc, #352]	@ (80014e0 <RTOSOneTimeInit+0x2dc>)
 8001380:	9301      	str	r3, [sp, #4]
 8001382:	2304      	movs	r3, #4
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	2300      	movs	r3, #0
 8001388:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800138c:	4955      	ldr	r1, [pc, #340]	@ (80014e4 <RTOSOneTimeInit+0x2e0>)
 800138e:	4856      	ldr	r0, [pc, #344]	@ (80014e8 <RTOSOneTimeInit+0x2e4>)
 8001390:	f001 fda2 	bl	8002ed8 <xTaskCreate>
 8001394:	4603      	mov	r3, r0
 8001396:	4a42      	ldr	r2, [pc, #264]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001398:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 800139a:	4b41      	ldr	r3, [pc, #260]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d00b      	beq.n	80013ba <RTOSOneTimeInit+0x1b6>
        __asm volatile
 80013a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013a6:	f383 8811 	msr	BASEPRI, r3
 80013aa:	f3bf 8f6f 	isb	sy
 80013ae:	f3bf 8f4f 	dsb	sy
 80013b2:	61fb      	str	r3, [r7, #28]
    }
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	e7fd      	b.n	80013b6 <RTOSOneTimeInit+0x1b2>

		// Not usefull
		status = xTaskCreate(LED_Green_Handler, "LED_Green_Task", 128, NULL, 1, &task1_handle);
 80013ba:	4b4c      	ldr	r3, [pc, #304]	@ (80014ec <RTOSOneTimeInit+0x2e8>)
 80013bc:	9301      	str	r3, [sp, #4]
 80013be:	2301      	movs	r3, #1
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2300      	movs	r3, #0
 80013c4:	2280      	movs	r2, #128	@ 0x80
 80013c6:	494a      	ldr	r1, [pc, #296]	@ (80014f0 <RTOSOneTimeInit+0x2ec>)
 80013c8:	484a      	ldr	r0, [pc, #296]	@ (80014f4 <RTOSOneTimeInit+0x2f0>)
 80013ca:	f001 fd85 	bl	8002ed8 <xTaskCreate>
 80013ce:	4603      	mov	r3, r0
 80013d0:	4a33      	ldr	r2, [pc, #204]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 80013d2:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 80013d4:	4b32      	ldr	r3, [pc, #200]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d00b      	beq.n	80013f4 <RTOSOneTimeInit+0x1f0>
        __asm volatile
 80013dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013e0:	f383 8811 	msr	BASEPRI, r3
 80013e4:	f3bf 8f6f 	isb	sy
 80013e8:	f3bf 8f4f 	dsb	sy
 80013ec:	61bb      	str	r3, [r7, #24]
    }
 80013ee:	bf00      	nop
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <RTOSOneTimeInit+0x1ec>

		status = xTaskCreate(LED_Red_Handler, "LED_Red_Task", 128, NULL, 1, &task2_handle);
 80013f4:	4b40      	ldr	r3, [pc, #256]	@ (80014f8 <RTOSOneTimeInit+0x2f4>)
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	2301      	movs	r3, #1
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	2300      	movs	r3, #0
 80013fe:	2280      	movs	r2, #128	@ 0x80
 8001400:	493e      	ldr	r1, [pc, #248]	@ (80014fc <RTOSOneTimeInit+0x2f8>)
 8001402:	483f      	ldr	r0, [pc, #252]	@ (8001500 <RTOSOneTimeInit+0x2fc>)
 8001404:	f001 fd68 	bl	8002ed8 <xTaskCreate>
 8001408:	4603      	mov	r3, r0
 800140a:	4a25      	ldr	r2, [pc, #148]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 800140c:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 800140e:	4b24      	ldr	r3, [pc, #144]	@ (80014a0 <RTOSOneTimeInit+0x29c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d00b      	beq.n	800142e <RTOSOneTimeInit+0x22a>
        __asm volatile
 8001416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800141a:	f383 8811 	msr	BASEPRI, r3
 800141e:	f3bf 8f6f 	isb	sy
 8001422:	f3bf 8f4f 	dsb	sy
 8001426:	617b      	str	r3, [r7, #20]
    }
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	e7fd      	b.n	800142a <RTOSOneTimeInit+0x226>

		//<-----------------------Queue Creation---------------------->

		q_print = xQueueCreate(5, MAX_PRINT_LEN); // size = MAX_PRINT_LEN * 1 byte
 800142e:	2200      	movs	r2, #0
 8001430:	2120      	movs	r1, #32
 8001432:	2005      	movs	r0, #5
 8001434:	f001 fa06 	bl	8002844 <xQueueGenericCreate>
 8001438:	4603      	mov	r3, r0
 800143a:	4a32      	ldr	r2, [pc, #200]	@ (8001504 <RTOSOneTimeInit+0x300>)
 800143c:	6013      	str	r3, [r2, #0]
		configASSERT(q_print != NULL);
 800143e:	4b31      	ldr	r3, [pc, #196]	@ (8001504 <RTOSOneTimeInit+0x300>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d10b      	bne.n	800145e <RTOSOneTimeInit+0x25a>
        __asm volatile
 8001446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800144a:	f383 8811 	msr	BASEPRI, r3
 800144e:	f3bf 8f6f 	isb	sy
 8001452:	f3bf 8f4f 	dsb	sy
 8001456:	613b      	str	r3, [r7, #16]
    }
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	e7fd      	b.n	800145a <RTOSOneTimeInit+0x256>

		q_telemetry = xQueueCreate(3, sizeof(Telemetry_t));
 800145e:	2200      	movs	r2, #0
 8001460:	2138      	movs	r1, #56	@ 0x38
 8001462:	2003      	movs	r0, #3
 8001464:	f001 f9ee 	bl	8002844 <xQueueGenericCreate>
 8001468:	4603      	mov	r3, r0
 800146a:	4a27      	ldr	r2, [pc, #156]	@ (8001508 <RTOSOneTimeInit+0x304>)
 800146c:	6013      	str	r3, [r2, #0]
		configASSERT(q_telemetry != NULL);
 800146e:	4b26      	ldr	r3, [pc, #152]	@ (8001508 <RTOSOneTimeInit+0x304>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d14a      	bne.n	800150c <RTOSOneTimeInit+0x308>
        __asm volatile
 8001476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800147a:	f383 8811 	msr	BASEPRI, r3
 800147e:	f3bf 8f6f 	isb	sy
 8001482:	f3bf 8f4f 	dsb	sy
 8001486:	60fb      	str	r3, [r7, #12]
    }
 8001488:	bf00      	nop
 800148a:	bf00      	nop
 800148c:	e7fd      	b.n	800148a <RTOSOneTimeInit+0x286>
 800148e:	bf00      	nop
 8001490:	e0001000 	.word	0xe0001000
 8001494:	20000200 	.word	0x20000200
 8001498:	0800df34 	.word	0x0800df34
 800149c:	08001621 	.word	0x08001621
 80014a0:	200001f4 	.word	0x200001f4
 80014a4:	2000020c 	.word	0x2000020c
 80014a8:	0800df44 	.word	0x0800df44
 80014ac:	08001a51 	.word	0x08001a51
 80014b0:	20000210 	.word	0x20000210
 80014b4:	0800df50 	.word	0x0800df50
 80014b8:	080020b9 	.word	0x080020b9
 80014bc:	20000218 	.word	0x20000218
 80014c0:	0800df60 	.word	0x0800df60
 80014c4:	08002015 	.word	0x08002015
 80014c8:	20000214 	.word	0x20000214
 80014cc:	0800df74 	.word	0x0800df74
 80014d0:	08001f65 	.word	0x08001f65
 80014d4:	20000204 	.word	0x20000204
 80014d8:	0800df84 	.word	0x0800df84
 80014dc:	08001d85 	.word	0x08001d85
 80014e0:	20000208 	.word	0x20000208
 80014e4:	0800df98 	.word	0x0800df98
 80014e8:	08001ee1 	.word	0x08001ee1
 80014ec:	200001f8 	.word	0x200001f8
 80014f0:	0800dfa4 	.word	0x0800dfa4
 80014f4:	080015e1 	.word	0x080015e1
 80014f8:	200001fc 	.word	0x200001fc
 80014fc:	0800dfb4 	.word	0x0800dfb4
 8001500:	08001601 	.word	0x08001601
 8001504:	2000021c 	.word	0x2000021c
 8001508:	20000220 	.word	0x20000220

		flashQueue = xQueueCreate(LOG_IN_QUEUE_LEN, sizeof(LogEntry_t));
 800150c:	2200      	movs	r2, #0
 800150e:	212c      	movs	r1, #44	@ 0x2c
 8001510:	2020      	movs	r0, #32
 8001512:	f001 f997 	bl	8002844 <xQueueGenericCreate>
 8001516:	4603      	mov	r3, r0
 8001518:	4a21      	ldr	r2, [pc, #132]	@ (80015a0 <RTOSOneTimeInit+0x39c>)
 800151a:	6013      	str	r3, [r2, #0]
		configASSERT(flashQueue != NULL);
 800151c:	4b20      	ldr	r3, [pc, #128]	@ (80015a0 <RTOSOneTimeInit+0x39c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10b      	bne.n	800153c <RTOSOneTimeInit+0x338>
        __asm volatile
 8001524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001528:	f383 8811 	msr	BASEPRI, r3
 800152c:	f3bf 8f6f 	isb	sy
 8001530:	f3bf 8f4f 	dsb	sy
 8001534:	60bb      	str	r3, [r7, #8]
    }
 8001536:	bf00      	nop
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <RTOSOneTimeInit+0x334>

		logInQueue = xQueueCreate(LOG_IN_QUEUE_LEN, sizeof(LogEntry_t));
 800153c:	2200      	movs	r2, #0
 800153e:	212c      	movs	r1, #44	@ 0x2c
 8001540:	2020      	movs	r0, #32
 8001542:	f001 f97f 	bl	8002844 <xQueueGenericCreate>
 8001546:	4603      	mov	r3, r0
 8001548:	4a16      	ldr	r2, [pc, #88]	@ (80015a4 <RTOSOneTimeInit+0x3a0>)
 800154a:	6013      	str	r3, [r2, #0]
		configASSERT(logInQueue != NULL);
 800154c:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <RTOSOneTimeInit+0x3a0>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d10b      	bne.n	800156c <RTOSOneTimeInit+0x368>
        __asm volatile
 8001554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001558:	f383 8811 	msr	BASEPRI, r3
 800155c:	f3bf 8f6f 	isb	sy
 8001560:	f3bf 8f4f 	dsb	sy
 8001564:	607b      	str	r3, [r7, #4]
    }
 8001566:	bf00      	nop
 8001568:	bf00      	nop
 800156a:	e7fd      	b.n	8001568 <RTOSOneTimeInit+0x364>

		//<-----------------------Event Group Creation---------------------->
		eventGroupHandle = xEventGroupCreate();
 800156c:	f000 fe94 	bl	8002298 <xEventGroupCreate>
 8001570:	4603      	mov	r3, r0
 8001572:	4a0d      	ldr	r2, [pc, #52]	@ (80015a8 <RTOSOneTimeInit+0x3a4>)
 8001574:	6013      	str	r3, [r2, #0]
		configASSERT(eventGroupHandle != NULL);
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <RTOSOneTimeInit+0x3a4>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10b      	bne.n	8001596 <RTOSOneTimeInit+0x392>
        __asm volatile
 800157e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001582:	f383 8811 	msr	BASEPRI, r3
 8001586:	f3bf 8f6f 	isb	sy
 800158a:	f3bf 8f4f 	dsb	sy
 800158e:	603b      	str	r3, [r7, #0]
    }
 8001590:	bf00      	nop
 8001592:	bf00      	nop
 8001594:	e7fd      	b.n	8001592 <RTOSOneTimeInit+0x38e>

	}
}
 8001596:	bf00      	nop
 8001598:	3738      	adds	r7, #56	@ 0x38
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000228 	.word	0x20000228
 80015a4:	20000224 	.word	0x20000224
 80015a8:	2000022c 	.word	0x2000022c

080015ac <ProcessOneTimeInit>:

void ProcessOneTimeInit(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0

	//***********************************************************************
	//							 One Time Init
	//***********************************************************************
	{
		adcBufferInit(&adc);
 80015b0:	4807      	ldr	r0, [pc, #28]	@ (80015d0 <ProcessOneTimeInit+0x24>)
 80015b2:	f7ff fd55 	bl	8001060 <adcBufferInit>
	}
	//***********************************************************************
	//							 HAL Init
	//***********************************************************************
	{
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) (adc.ADC1_Val), ADC1_BUFF_SIZE);
 80015b6:	2230      	movs	r2, #48	@ 0x30
 80015b8:	4905      	ldr	r1, [pc, #20]	@ (80015d0 <ProcessOneTimeInit+0x24>)
 80015ba:	4806      	ldr	r0, [pc, #24]	@ (80015d4 <ProcessOneTimeInit+0x28>)
 80015bc:	f004 fd1c 	bl	8005ff8 <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(&hadc2, (uint32_t*) (adc.ADC2_Val), ADC2_BUFF_SIZE);
 80015c0:	2218      	movs	r2, #24
 80015c2:	4905      	ldr	r1, [pc, #20]	@ (80015d8 <ProcessOneTimeInit+0x2c>)
 80015c4:	4805      	ldr	r0, [pc, #20]	@ (80015dc <ProcessOneTimeInit+0x30>)
 80015c6:	f004 fd17 	bl	8005ff8 <HAL_ADC_Start_DMA>

		//		HAL_ADC_Start_DMA(&hadc3, (uint32_t*) &(adc.ADC3_Val), 8);

		//		HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
	}
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000274 	.word	0x20000274
 80015d4:	20013538 	.word	0x20013538
 80015d8:	200002d4 	.word	0x200002d4
 80015dc:	20013580 	.word	0x20013580

080015e0 <LED_Green_Handler>:

void LED_Green_Handler(void *param) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
//
//		//		xQueueSend(q_print, &buffer, portMAX_DELAY);
//
//		vTaskDelay(pdMS_TO_TICKS(50));
//	}
	vTaskDelete(task1_handle);
 80015e8:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <LED_Green_Handler+0x1c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f001 fdb9 	bl	8003164 <vTaskDelete>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200001f8 	.word	0x200001f8

08001600 <LED_Red_Handler>:

void LED_Red_Handler(void *param) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
//		snprintf(tx2, sizeof(tx2), "SI:%ld\r\n", val2);
//
//		xQueueSend(q_print, &tx2, portMAX_DELAY);
//		vTaskDelay(pdMS_TO_TICKS(50));
//	}
	vTaskDelete(task2_handle);
 8001608:	4b04      	ldr	r3, [pc, #16]	@ (800161c <LED_Red_Handler+0x1c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f001 fda9 	bl	8003164 <vTaskDelete>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200001fc 	.word	0x200001fc

08001620 <Para_Calc_Handler>:
//		vTaskDelay(pdMS_TO_TICKS(1000));
//	}
//
//}

static void Para_Calc_Handler(void *param) {
 8001620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001622:	b093      	sub	sp, #76	@ 0x4c
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

	unsigned long long int frame_no = 0;
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	while (1) {
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001634:	f04f 32ff 	mov.w	r2, #4294967295
 8001638:	2101      	movs	r1, #1
 800163a:	2000      	movs	r0, #0
 800163c:	f002 fb72 	bl	8003d24 <ulTaskGenericNotifyTake>

		m1.Vdc = (float) (adc.ADC_AVG[0]) * 500.0f / 4096.0f;
 8001640:	4ba5      	ldr	r3, [pc, #660]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 8001642:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001646:	ee07 3a90 	vmov	s15, r3
 800164a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800164e:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80018dc <Para_Calc_Handler+0x2bc>
 8001652:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001656:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 800165a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800165e:	4ba1      	ldr	r3, [pc, #644]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 8001660:	edc3 7a00 	vstr	s15, [r3]
		m1.Idc = (float) (adc.ADC_AVG[1]) * 500.0f / 4096.0f;
 8001664:	4b9c      	ldr	r3, [pc, #624]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 8001666:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800166a:	ee07 3a90 	vmov	s15, r3
 800166e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001672:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 80018dc <Para_Calc_Handler+0x2bc>
 8001676:	ee27 7a87 	vmul.f32	s14, s15, s14
 800167a:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 800167e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001682:	4b98      	ldr	r3, [pc, #608]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 8001684:	edc3 7a01 	vstr	s15, [r3, #4]
		m1.Temprature = (float) (adc.ADC_AVG[2]) * 500.0f / 4096.0f;
 8001688:	4b93      	ldr	r3, [pc, #588]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 800168a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001696:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 80018dc <Para_Calc_Handler+0x2bc>
 800169a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800169e:	eddf 6a90 	vldr	s13, [pc, #576]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 80016a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016a6:	4b8f      	ldr	r3, [pc, #572]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80016a8:	edc3 7a03 	vstr	s15, [r3, #12]
		m1.Pow = m1.Vdc * m1.Idc;
 80016ac:	4b8d      	ldr	r3, [pc, #564]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80016ae:	ed93 7a00 	vldr	s14, [r3]
 80016b2:	4b8c      	ldr	r3, [pc, #560]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80016b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016bc:	4b89      	ldr	r3, [pc, #548]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80016be:	edc3 7a02 	vstr	s15, [r3, #8]

		m2.Vdc = (float) (adc.ADC_AVG[3]) * 500.0f / 4096.0f;
 80016c2:	4b85      	ldr	r3, [pc, #532]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 80016c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016c8:	ee07 3a90 	vmov	s15, r3
 80016cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016d0:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 80018dc <Para_Calc_Handler+0x2bc>
 80016d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016d8:	eddf 6a81 	vldr	s13, [pc, #516]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 80016dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016e0:	4b81      	ldr	r3, [pc, #516]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 80016e2:	edc3 7a00 	vstr	s15, [r3]
		m2.Idc = (float) (adc.ADC_AVG[4]) * 500.0f / 4096.0f;
 80016e6:	4b7c      	ldr	r3, [pc, #496]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 80016e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80016ec:	ee07 3a90 	vmov	s15, r3
 80016f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016f4:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 80018dc <Para_Calc_Handler+0x2bc>
 80016f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016fc:	eddf 6a78 	vldr	s13, [pc, #480]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 8001700:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001704:	4b78      	ldr	r3, [pc, #480]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 8001706:	edc3 7a01 	vstr	s15, [r3, #4]
		m2.Temprature = (float) (adc.ADC_AVG[5]) * 500.0f / 4096.0f;
 800170a:	4b73      	ldr	r3, [pc, #460]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 800170c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001710:	ee07 3a90 	vmov	s15, r3
 8001714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001718:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 80018dc <Para_Calc_Handler+0x2bc>
 800171c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001720:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 8001724:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001728:	4b6f      	ldr	r3, [pc, #444]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 800172a:	edc3 7a03 	vstr	s15, [r3, #12]
		m2.Pow = m2.Vdc * m2.Idc;
 800172e:	4b6e      	ldr	r3, [pc, #440]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 8001730:	ed93 7a00 	vldr	s14, [r3]
 8001734:	4b6c      	ldr	r3, [pc, #432]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 8001736:	edd3 7a01 	vldr	s15, [r3, #4]
 800173a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800173e:	4b6a      	ldr	r3, [pc, #424]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 8001740:	edc3 7a02 	vstr	s15, [r3, #8]

		m3.Vdc = (float) (adc.ADC_AVG[6]) * 500.0f / 4096.0f;
 8001744:	4b64      	ldr	r3, [pc, #400]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 8001746:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800174a:	ee07 3a90 	vmov	s15, r3
 800174e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001752:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80018dc <Para_Calc_Handler+0x2bc>
 8001756:	ee27 7a87 	vmul.f32	s14, s15, s14
 800175a:	eddf 6a61 	vldr	s13, [pc, #388]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 800175e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001762:	4b62      	ldr	r3, [pc, #392]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 8001764:	edc3 7a00 	vstr	s15, [r3]
		m3.Idc = (float) (adc.ADC_AVG[7]) * 500.0f / 4096.0f;
 8001768:	4b5b      	ldr	r3, [pc, #364]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 800176a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800176e:	ee07 3a90 	vmov	s15, r3
 8001772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001776:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80018dc <Para_Calc_Handler+0x2bc>
 800177a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800177e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 8001782:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001786:	4b59      	ldr	r3, [pc, #356]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 8001788:	edc3 7a01 	vstr	s15, [r3, #4]
		m3.Temprature = (float) (adc.ADC_AVG[8]) * 500.0f / 4096.0f;
 800178c:	4b52      	ldr	r3, [pc, #328]	@ (80018d8 <Para_Calc_Handler+0x2b8>)
 800178e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001792:	ee07 3a90 	vmov	s15, r3
 8001796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800179a:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80018dc <Para_Calc_Handler+0x2bc>
 800179e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80018e0 <Para_Calc_Handler+0x2c0>
 80017a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017aa:	4b50      	ldr	r3, [pc, #320]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 80017ac:	edc3 7a03 	vstr	s15, [r3, #12]
		m3.Pow = m3.Vdc * m3.Idc;
 80017b0:	4b4e      	ldr	r3, [pc, #312]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 80017b2:	ed93 7a00 	vldr	s14, [r3]
 80017b6:	4b4d      	ldr	r3, [pc, #308]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 80017b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80017bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017c0:	4b4a      	ldr	r3, [pc, #296]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 80017c2:	edc3 7a02 	vstr	s15, [r3, #8]

#if	DEBUG_MODE == 1
		m1.Vdc = 220.0f;
 80017c6:	4b47      	ldr	r3, [pc, #284]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80017c8:	4a49      	ldr	r2, [pc, #292]	@ (80018f0 <Para_Calc_Handler+0x2d0>)
 80017ca:	601a      	str	r2, [r3, #0]
		m1.Idc = 3.0f;
 80017cc:	4b45      	ldr	r3, [pc, #276]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80017ce:	4a49      	ldr	r2, [pc, #292]	@ (80018f4 <Para_Calc_Handler+0x2d4>)
 80017d0:	605a      	str	r2, [r3, #4]
		m1.Temprature = 60.0f;
 80017d2:	4b44      	ldr	r3, [pc, #272]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80017d4:	4a48      	ldr	r2, [pc, #288]	@ (80018f8 <Para_Calc_Handler+0x2d8>)
 80017d6:	60da      	str	r2, [r3, #12]
		m1.Pow = m1.Vdc * m1.Idc;
 80017d8:	4b42      	ldr	r3, [pc, #264]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80017da:	ed93 7a00 	vldr	s14, [r3]
 80017de:	4b41      	ldr	r3, [pc, #260]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80017e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80017e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e8:	4b3e      	ldr	r3, [pc, #248]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 80017ea:	edc3 7a02 	vstr	s15, [r3, #8]

		m2.Vdc = 220.0f;
 80017ee:	4b3e      	ldr	r3, [pc, #248]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 80017f0:	4a3f      	ldr	r2, [pc, #252]	@ (80018f0 <Para_Calc_Handler+0x2d0>)
 80017f2:	601a      	str	r2, [r3, #0]
		m2.Idc = 3.0f;
 80017f4:	4b3c      	ldr	r3, [pc, #240]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 80017f6:	4a3f      	ldr	r2, [pc, #252]	@ (80018f4 <Para_Calc_Handler+0x2d4>)
 80017f8:	605a      	str	r2, [r3, #4]
		m2.Temprature = 60.0f;
 80017fa:	4b3b      	ldr	r3, [pc, #236]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 80017fc:	4a3e      	ldr	r2, [pc, #248]	@ (80018f8 <Para_Calc_Handler+0x2d8>)
 80017fe:	60da      	str	r2, [r3, #12]
		m2.Pow = m2.Vdc * m2.Idc;
 8001800:	4b39      	ldr	r3, [pc, #228]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 8001802:	ed93 7a00 	vldr	s14, [r3]
 8001806:	4b38      	ldr	r3, [pc, #224]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 8001808:	edd3 7a01 	vldr	s15, [r3, #4]
 800180c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001810:	4b35      	ldr	r3, [pc, #212]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 8001812:	edc3 7a02 	vstr	s15, [r3, #8]

		m3.Vdc = 220.0f;
 8001816:	4b35      	ldr	r3, [pc, #212]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 8001818:	4a35      	ldr	r2, [pc, #212]	@ (80018f0 <Para_Calc_Handler+0x2d0>)
 800181a:	601a      	str	r2, [r3, #0]
		m3.Idc = 3.0f;
 800181c:	4b33      	ldr	r3, [pc, #204]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 800181e:	4a35      	ldr	r2, [pc, #212]	@ (80018f4 <Para_Calc_Handler+0x2d4>)
 8001820:	605a      	str	r2, [r3, #4]
		m3.Temprature = 60.0f;
 8001822:	4b32      	ldr	r3, [pc, #200]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 8001824:	4a34      	ldr	r2, [pc, #208]	@ (80018f8 <Para_Calc_Handler+0x2d8>)
 8001826:	60da      	str	r2, [r3, #12]
		m3.Pow = m3.Vdc * m3.Idc;
 8001828:	4b30      	ldr	r3, [pc, #192]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 800182a:	ed93 7a00 	vldr	s14, [r3]
 800182e:	4b2f      	ldr	r3, [pc, #188]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 8001830:	edd3 7a01 	vldr	s15, [r3, #4]
 8001834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001838:	4b2c      	ldr	r3, [pc, #176]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 800183a:	edc3 7a02 	vstr	s15, [r3, #8]
		//		power_int = (uint32_t) power;
		//		temperature_int = (uint32_t) temperature;

		// Fault Checking

		fault_no = checkMotorPara(&m1);
 800183e:	4829      	ldr	r0, [pc, #164]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 8001840:	f000 f860 	bl	8001904 <checkMotorPara>
 8001844:	4603      	mov	r3, r0
 8001846:	461a      	mov	r2, r3
 8001848:	4b2c      	ldr	r3, [pc, #176]	@ (80018fc <Para_Calc_Handler+0x2dc>)
 800184a:	701a      	strb	r2, [r3, #0]
		if (fault_no != HEALTHY) {

		}
		fault_no = checkMotorPara(&m2);
 800184c:	4826      	ldr	r0, [pc, #152]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 800184e:	f000 f859 	bl	8001904 <checkMotorPara>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	4b29      	ldr	r3, [pc, #164]	@ (80018fc <Para_Calc_Handler+0x2dc>)
 8001858:	701a      	strb	r2, [r3, #0]
		if (fault_no != HEALTHY) {
			// FAULT OCCURED
		}
		fault_no = checkMotorPara(&m3);
 800185a:	4824      	ldr	r0, [pc, #144]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 800185c:	f000 f852 	bl	8001904 <checkMotorPara>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b25      	ldr	r3, [pc, #148]	@ (80018fc <Para_Calc_Handler+0x2dc>)
 8001866:	701a      	strb	r2, [r3, #0]

		// command to stop system immediately

		// Send Data to Communication Task / UART
		Telemetry_t t;
		t.fltFlag = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	723b      	strb	r3, [r7, #8]
		t.seq = frame_no++;
 800186c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001870:	1c54      	adds	r4, r2, #1
 8001872:	f143 0500 	adc.w	r5, r3, #0
 8001876:	e9c7 4510 	strd	r4, r5, [r7, #64]	@ 0x40
 800187a:	4613      	mov	r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
		if (frame_no >= ULLINT_MAX) {
 800187e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001886:	bf08      	it	eq
 8001888:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 800188c:	d105      	bne.n	800189a <Para_Calc_Handler+0x27a>
			frame_no = 0;
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		}
		t.m1 = m1, t.m2 = m2, t.m3 = m3;
 800189a:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <Para_Calc_Handler+0x2c4>)
 800189c:	f107 0610 	add.w	r6, r7, #16
 80018a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018a2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80018a6:	4b10      	ldr	r3, [pc, #64]	@ (80018e8 <Para_Calc_Handler+0x2c8>)
 80018a8:	f107 0620 	add.w	r6, r7, #32
 80018ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018ae:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80018b2:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <Para_Calc_Handler+0x2cc>)
 80018b4:	f107 0630 	add.w	r6, r7, #48	@ 0x30
 80018b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018ba:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		xQueueSend(q_telemetry, &t, pdMS_TO_TICKS (5));
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <Para_Calc_Handler+0x2e0>)
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	f107 0108 	add.w	r1, r7, #8
 80018c6:	2300      	movs	r3, #0
 80018c8:	220f      	movs	r2, #15
 80018ca:	f001 f841 	bl	8002950 <xQueueGenericSend>

		// Heartbeat
		sendHeartBeat(HB_CONTROL_TASK_BIT);
 80018ce:	2001      	movs	r0, #1
 80018d0:	f000 fc54 	bl	800217c <sendHeartBeat>
	while (1) {
 80018d4:	e6ae      	b.n	8001634 <Para_Calc_Handler+0x14>
 80018d6:	bf00      	nop
 80018d8:	20000274 	.word	0x20000274
 80018dc:	43fa0000 	.word	0x43fa0000
 80018e0:	45800000 	.word	0x45800000
 80018e4:	20000230 	.word	0x20000230
 80018e8:	20000240 	.word	0x20000240
 80018ec:	20000250 	.word	0x20000250
 80018f0:	435c0000 	.word	0x435c0000
 80018f4:	40400000 	.word	0x40400000
 80018f8:	42700000 	.word	0x42700000
 80018fc:	20000260 	.word	0x20000260
 8001900:	20000220 	.word	0x20000220

08001904 <checkMotorPara>:
	}
}

FaultCode_e checkMotorPara(Motor_t *m) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	if ((*m).Vdc < MOTOR_UNDER_VDC_LIM) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001a38 <checkMotorPara+0x134>
 8001916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800191a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191e:	d507      	bpl.n	8001930 <checkMotorPara+0x2c>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_VDC_EVENTBIT);
 8001920:	4b46      	ldr	r3, [pc, #280]	@ (8001a3c <checkMotorPara+0x138>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2110      	movs	r1, #16
 8001926:	4618      	mov	r0, r3
 8001928:	f000 fdbf 	bl	80024aa <xEventGroupSetBits>

		return FLT_UNDER_VOLT;
 800192c:	2301      	movs	r3, #1
 800192e:	e07e      	b.n	8001a2e <checkMotorPara+0x12a>
	}
	if ((*m).Idc < MOTOR_UNDER_IDC_LIM) {
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	edd3 7a01 	vldr	s15, [r3, #4]
 8001936:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800193a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800193e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001942:	d507      	bpl.n	8001954 <checkMotorPara+0x50>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_IDC_EVENTBIT);
 8001944:	4b3d      	ldr	r3, [pc, #244]	@ (8001a3c <checkMotorPara+0x138>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2120      	movs	r1, #32
 800194a:	4618      	mov	r0, r3
 800194c:	f000 fdad 	bl	80024aa <xEventGroupSetBits>
		return FLT_UNDER_CURR;
 8001950:	2302      	movs	r3, #2
 8001952:	e06c      	b.n	8001a2e <checkMotorPara+0x12a>
	}
	if ((*m).Pow < MOTOR_UNDER_POW_LIM) {
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	edd3 7a02 	vldr	s15, [r3, #8]
 800195a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001a40 <checkMotorPara+0x13c>
 800195e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001966:	d507      	bpl.n	8001978 <checkMotorPara+0x74>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_POW_EVENTBIT);
 8001968:	4b34      	ldr	r3, [pc, #208]	@ (8001a3c <checkMotorPara+0x138>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2140      	movs	r1, #64	@ 0x40
 800196e:	4618      	mov	r0, r3
 8001970:	f000 fd9b 	bl	80024aa <xEventGroupSetBits>
		return FLT_UNDER_POW;
 8001974:	2303      	movs	r3, #3
 8001976:	e05a      	b.n	8001a2e <checkMotorPara+0x12a>
	}
	if ((*m).Temprature < MOTOR_UNDER_TEMPRATURE_LIM) {
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	edd3 7a03 	vldr	s15, [r3, #12]
 800197e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001982:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198a:	d507      	bpl.n	800199c <checkMotorPara+0x98>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_TEMP_EVENTBIT);
 800198c:	4b2b      	ldr	r3, [pc, #172]	@ (8001a3c <checkMotorPara+0x138>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2180      	movs	r1, #128	@ 0x80
 8001992:	4618      	mov	r0, r3
 8001994:	f000 fd89 	bl	80024aa <xEventGroupSetBits>
		return FLT_UNDER_TEMP;
 8001998:	2304      	movs	r3, #4
 800199a:	e048      	b.n	8001a2e <checkMotorPara+0x12a>
	}

	if ((*m).Vdc > MOTOR_OVER_VDC_LIM) {
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	edd3 7a00 	vldr	s15, [r3]
 80019a2:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001a44 <checkMotorPara+0x140>
 80019a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ae:	dd07      	ble.n	80019c0 <checkMotorPara+0xbc>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_VDC_EVENTBIT);
 80019b0:	4b22      	ldr	r3, [pc, #136]	@ (8001a3c <checkMotorPara+0x138>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2101      	movs	r1, #1
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 fd77 	bl	80024aa <xEventGroupSetBits>
		return FLT_OVER_VOLT;
 80019bc:	2305      	movs	r3, #5
 80019be:	e036      	b.n	8001a2e <checkMotorPara+0x12a>
	}
	if ((*m).Idc > MOTOR_OVER_IDC_LIM) {
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80019c6:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 80019ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d2:	dd07      	ble.n	80019e4 <checkMotorPara+0xe0>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_IDC_EVENTBIT);
 80019d4:	4b19      	ldr	r3, [pc, #100]	@ (8001a3c <checkMotorPara+0x138>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2102      	movs	r1, #2
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 fd65 	bl	80024aa <xEventGroupSetBits>
		return FLT_OVER_CURR;
 80019e0:	2306      	movs	r3, #6
 80019e2:	e024      	b.n	8001a2e <checkMotorPara+0x12a>
	}
	if ((*m).Pow > MOTOR_OVER_POW_LIM) {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80019ea:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001a48 <checkMotorPara+0x144>
 80019ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f6:	dd07      	ble.n	8001a08 <checkMotorPara+0x104>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_POW_EVENTBIT);
 80019f8:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <checkMotorPara+0x138>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2104      	movs	r1, #4
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 fd53 	bl	80024aa <xEventGroupSetBits>
		return FLT_OVER_POW;
 8001a04:	2307      	movs	r3, #7
 8001a06:	e012      	b.n	8001a2e <checkMotorPara+0x12a>
	}
	if ((*m).Temprature > MOTOR_OVER_TEMPRATURE_LIM) {
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a0e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001a4c <checkMotorPara+0x148>
 8001a12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1a:	dd07      	ble.n	8001a2c <checkMotorPara+0x128>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_TEMP_EVENTBIT);
 8001a1c:	4b07      	ldr	r3, [pc, #28]	@ (8001a3c <checkMotorPara+0x138>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2108      	movs	r1, #8
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 fd41 	bl	80024aa <xEventGroupSetBits>
		return FLT_OVER_TEMP;
 8001a28:	2308      	movs	r3, #8
 8001a2a:	e000      	b.n	8001a2e <checkMotorPara+0x12a>
	}
	return HEALTHY;
 8001a2c:	2300      	movs	r3, #0

}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	433e0000 	.word	0x433e0000
 8001a3c:	2000022c 	.word	0x2000022c
 8001a40:	43480000 	.word	0x43480000
 8001a44:	437a0000 	.word	0x437a0000
 8001a48:	44960000 	.word	0x44960000
 8001a4c:	42c80000 	.word	0x42c80000

08001a50 <Fault_Task_Handler>:

static void Fault_Task_Handler(void *param) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b092      	sub	sp, #72	@ 0x48
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	6078      	str	r0, [r7, #4]

	EventBits_t fault_no;
//	EventBits_t uxBits;
	uint32_t flt = FAULT_OVER_VDC_EVENTBIT | FAULT_OVER_IDC_EVENTBIT | FAULT_OVER_POW_EVENTBIT | FAULT_OVER_TEMP_EVENTBIT | FAULT_UNDER_VDC_EVENTBIT | FAULT_UNDER_IDC_EVENTBIT | FAULT_UNDER_POW_EVENTBIT | FAULT_UNDER_TEMP_EVENTBIT;
 8001a58:	23ff      	movs	r3, #255	@ 0xff
 8001a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	for (;;) {

		fault_no = xEventGroupWaitBits(eventGroupHandle, flt, pdTRUE,  // clear on exit
 8001a5c:	4b5a      	ldr	r3, [pc, #360]	@ (8001bc8 <Fault_Task_Handler+0x178>)
 8001a5e:	6818      	ldr	r0, [r3, #0]
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	2300      	movs	r3, #0
 8001a68:	2201      	movs	r2, #1
 8001a6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001a6c:	f000 fc2c 	bl	80022c8 <xEventGroupWaitBits>
 8001a70:	63b8      	str	r0, [r7, #56]	@ 0x38
		pdFALSE, // wait for any
		portMAX_DELAY);

		if (fault_no & FAULT_OVER_VDC_EVENTBIT) // extract "FAULT_OVER_VDC_EVENTBIT" bit from "fault_no" and check if 1 or 0
 8001a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00f      	beq.n	8001a9c <Fault_Task_Handler+0x4c>
		{
			// Log the Fault and send it to queue
			LogEntry_t log = make_log(FAULT_OVER_VDC_EVENTBIT, get_timestamp());
 8001a7c:	f001 fd30 	bl	80034e0 <xTaskGetTickCount>
 8001a80:	4602      	mov	r2, r0
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	2101      	movs	r1, #1
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f000 f89f 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001a8e:	f107 030c 	add.w	r3, r7, #12
 8001a92:	f04f 31ff 	mov.w	r1, #4294967295
 8001a96:	4618      	mov	r0, r3
 8001a98:	f000 fa9e 	bl	8001fd8 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_OVER_IDC_EVENTBIT) { // Log the Fault and send it to queue
 8001a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00f      	beq.n	8001ac6 <Fault_Task_Handler+0x76>
			LogEntry_t log = make_log(FAULT_OVER_IDC_EVENTBIT, get_timestamp());
 8001aa6:	f001 fd1b 	bl	80034e0 <xTaskGetTickCount>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	2102      	movs	r1, #2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 f88a 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001ab8:	f107 030c 	add.w	r3, r7, #12
 8001abc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f000 fa89 	bl	8001fd8 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_OVER_POW_EVENTBIT) { // Log the Fault and send it to queue
 8001ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00f      	beq.n	8001af0 <Fault_Task_Handler+0xa0>
			LogEntry_t log = make_log(FAULT_OVER_POW_EVENTBIT, get_timestamp());
 8001ad0:	f001 fd06 	bl	80034e0 <xTaskGetTickCount>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	f107 030c 	add.w	r3, r7, #12
 8001ada:	2104      	movs	r1, #4
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 f875 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001ae2:	f107 030c 	add.w	r3, r7, #12
 8001ae6:	f04f 31ff 	mov.w	r1, #4294967295
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 fa74 	bl	8001fd8 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_OVER_TEMP_EVENTBIT) { // Log the Fault and send it to queue
 8001af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001af2:	f003 0308 	and.w	r3, r3, #8
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d00f      	beq.n	8001b1a <Fault_Task_Handler+0xca>
			LogEntry_t log = make_log(FAULT_OVER_TEMP_EVENTBIT, get_timestamp());
 8001afa:	f001 fcf1 	bl	80034e0 <xTaskGetTickCount>
 8001afe:	4602      	mov	r2, r0
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	2108      	movs	r1, #8
 8001b06:	4618      	mov	r0, r3
 8001b08:	f000 f860 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001b0c:	f107 030c 	add.w	r3, r7, #12
 8001b10:	f04f 31ff 	mov.w	r1, #4294967295
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 fa5f 	bl	8001fd8 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_UNDER_VDC_EVENTBIT) { // Log the Fault and send it to queue
 8001b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b1c:	f003 0310 	and.w	r3, r3, #16
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d00f      	beq.n	8001b44 <Fault_Task_Handler+0xf4>
			LogEntry_t log = make_log(FAULT_UNDER_VDC_EVENTBIT, get_timestamp());
 8001b24:	f001 fcdc 	bl	80034e0 <xTaskGetTickCount>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	f107 030c 	add.w	r3, r7, #12
 8001b2e:	2110      	movs	r1, #16
 8001b30:	4618      	mov	r0, r3
 8001b32:	f000 f84b 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001b36:	f107 030c 	add.w	r3, r7, #12
 8001b3a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 fa4a 	bl	8001fd8 <Log_Task_Send>

			// Notify Communication
		}
		if (fault_no & FAULT_UNDER_IDC_EVENTBIT) { // Log the Fault and send it to queue
 8001b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b46:	f003 0320 	and.w	r3, r3, #32
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d00f      	beq.n	8001b6e <Fault_Task_Handler+0x11e>
			LogEntry_t log = make_log(FAULT_UNDER_IDC_EVENTBIT, get_timestamp());
 8001b4e:	f001 fcc7 	bl	80034e0 <xTaskGetTickCount>
 8001b52:	4602      	mov	r2, r0
 8001b54:	f107 030c 	add.w	r3, r7, #12
 8001b58:	2120      	movs	r1, #32
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f836 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001b60:	f107 030c 	add.w	r3, r7, #12
 8001b64:	f04f 31ff 	mov.w	r1, #4294967295
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f000 fa35 	bl	8001fd8 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_UNDER_POW_EVENTBIT) { // Log the Fault and send it to queue
 8001b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00f      	beq.n	8001b98 <Fault_Task_Handler+0x148>
			LogEntry_t log = make_log(FAULT_UNDER_POW_EVENTBIT, get_timestamp());
 8001b78:	f001 fcb2 	bl	80034e0 <xTaskGetTickCount>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	f107 030c 	add.w	r3, r7, #12
 8001b82:	2140      	movs	r1, #64	@ 0x40
 8001b84:	4618      	mov	r0, r3
 8001b86:	f000 f821 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001b8a:	f107 030c 	add.w	r3, r7, #12
 8001b8e:	f04f 31ff 	mov.w	r1, #4294967295
 8001b92:	4618      	mov	r0, r3
 8001b94:	f000 fa20 	bl	8001fd8 <Log_Task_Send>
		}
		if (fault_no & FAULT_UNDER_TEMP_EVENTBIT) {	// Log the Fault and send it to queue
 8001b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f43f af5c 	beq.w	8001a5c <Fault_Task_Handler+0xc>
			LogEntry_t log = make_log(FAULT_UNDER_TEMP_EVENTBIT, get_timestamp());
 8001ba4:	f001 fc9c 	bl	80034e0 <xTaskGetTickCount>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	2180      	movs	r1, #128	@ 0x80
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 f80b 	bl	8001bcc <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	f04f 31ff 	mov.w	r1, #4294967295
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 fa0a 	bl	8001fd8 <Log_Task_Send>
		fault_no = xEventGroupWaitBits(eventGroupHandle, flt, pdTRUE,  // clear on exit
 8001bc4:	e74a      	b.n	8001a5c <Fault_Task_Handler+0xc>
 8001bc6:	bf00      	nop
 8001bc8:	2000022c 	.word	0x2000022c

08001bcc <make_log>:
		}
	}

}

LogEntry_t make_log(uint32_t fault_bit, uint32_t timestamp) {
 8001bcc:	b5b0      	push	{r4, r5, r7, lr}
 8001bce:	b090      	sub	sp, #64	@ 0x40
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
	LogEntry_t e;

	e.seq = 0;              // LogManagerTask or FlashTask can overwrite
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]
	e.ts = timestamp;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	61fb      	str	r3, [r7, #28]
	e.level = fault_bit;
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	763b      	strb	r3, [r7, #24]

	switch (fault_bit) {
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	2b80      	cmp	r3, #128	@ 0x80
 8001bea:	f000 8096 	beq.w	8001d1a <make_log+0x14e>
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	2b80      	cmp	r3, #128	@ 0x80
 8001bf2:	f200 809b 	bhi.w	8001d2c <make_log+0x160>
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	2b20      	cmp	r3, #32
 8001bfa:	d84b      	bhi.n	8001c94 <make_log+0xc8>
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f000 8094 	beq.w	8001d2c <make_log+0x160>
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	2b1f      	cmp	r3, #31
 8001c0a:	f200 808f 	bhi.w	8001d2c <make_log+0x160>
 8001c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c14 <make_log+0x48>)
 8001c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c14:	08001c9d 	.word	0x08001c9d
 8001c18:	08001caf 	.word	0x08001caf
 8001c1c:	08001d2d 	.word	0x08001d2d
 8001c20:	08001cc1 	.word	0x08001cc1
 8001c24:	08001d2d 	.word	0x08001d2d
 8001c28:	08001d2d 	.word	0x08001d2d
 8001c2c:	08001d2d 	.word	0x08001d2d
 8001c30:	08001cd3 	.word	0x08001cd3
 8001c34:	08001d2d 	.word	0x08001d2d
 8001c38:	08001d2d 	.word	0x08001d2d
 8001c3c:	08001d2d 	.word	0x08001d2d
 8001c40:	08001d2d 	.word	0x08001d2d
 8001c44:	08001d2d 	.word	0x08001d2d
 8001c48:	08001d2d 	.word	0x08001d2d
 8001c4c:	08001d2d 	.word	0x08001d2d
 8001c50:	08001ce5 	.word	0x08001ce5
 8001c54:	08001d2d 	.word	0x08001d2d
 8001c58:	08001d2d 	.word	0x08001d2d
 8001c5c:	08001d2d 	.word	0x08001d2d
 8001c60:	08001d2d 	.word	0x08001d2d
 8001c64:	08001d2d 	.word	0x08001d2d
 8001c68:	08001d2d 	.word	0x08001d2d
 8001c6c:	08001d2d 	.word	0x08001d2d
 8001c70:	08001d2d 	.word	0x08001d2d
 8001c74:	08001d2d 	.word	0x08001d2d
 8001c78:	08001d2d 	.word	0x08001d2d
 8001c7c:	08001d2d 	.word	0x08001d2d
 8001c80:	08001d2d 	.word	0x08001d2d
 8001c84:	08001d2d 	.word	0x08001d2d
 8001c88:	08001d2d 	.word	0x08001d2d
 8001c8c:	08001d2d 	.word	0x08001d2d
 8001c90:	08001cf7 	.word	0x08001cf7
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b40      	cmp	r3, #64	@ 0x40
 8001c98:	d036      	beq.n	8001d08 <make_log+0x13c>
 8001c9a:	e047      	b.n	8001d2c <make_log+0x160>
	case FAULT_OVER_VDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over VDC\r\n");
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	330c      	adds	r3, #12
 8001ca2:	4a2f      	ldr	r2, [pc, #188]	@ (8001d60 <make_log+0x194>)
 8001ca4:	2120      	movs	r1, #32
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f008 fcc2 	bl	800a630 <sniprintf>
		break;
 8001cac:	e048      	b.n	8001d40 <make_log+0x174>

	case FAULT_OVER_IDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over IDC\r\n");
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	330c      	adds	r3, #12
 8001cb4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d64 <make_log+0x198>)
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f008 fcb9 	bl	800a630 <sniprintf>
		break;
 8001cbe:	e03f      	b.n	8001d40 <make_log+0x174>

	case FAULT_OVER_POW_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over Power\r\n");
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	330c      	adds	r3, #12
 8001cc6:	4a28      	ldr	r2, [pc, #160]	@ (8001d68 <make_log+0x19c>)
 8001cc8:	2120      	movs	r1, #32
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f008 fcb0 	bl	800a630 <sniprintf>
		break;
 8001cd0:	e036      	b.n	8001d40 <make_log+0x174>

	case FAULT_OVER_TEMP_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over Temperature\r\n");
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	330c      	adds	r3, #12
 8001cd8:	4a24      	ldr	r2, [pc, #144]	@ (8001d6c <make_log+0x1a0>)
 8001cda:	2120      	movs	r1, #32
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f008 fca7 	bl	800a630 <sniprintf>
		break;
 8001ce2:	e02d      	b.n	8001d40 <make_log+0x174>

	case FAULT_UNDER_VDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under VDC\r\n");
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	330c      	adds	r3, #12
 8001cea:	4a21      	ldr	r2, [pc, #132]	@ (8001d70 <make_log+0x1a4>)
 8001cec:	2120      	movs	r1, #32
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f008 fc9e 	bl	800a630 <sniprintf>
		break;
 8001cf4:	e024      	b.n	8001d40 <make_log+0x174>

	case FAULT_UNDER_IDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under IDC\r\n");
 8001cf6:	f107 0314 	add.w	r3, r7, #20
 8001cfa:	330c      	adds	r3, #12
 8001cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8001d74 <make_log+0x1a8>)
 8001cfe:	2120      	movs	r1, #32
 8001d00:	4618      	mov	r0, r3
 8001d02:	f008 fc95 	bl	800a630 <sniprintf>
		break;
 8001d06:	e01b      	b.n	8001d40 <make_log+0x174>

	case FAULT_UNDER_POW_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under Power\r\n");
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	330c      	adds	r3, #12
 8001d0e:	4a1a      	ldr	r2, [pc, #104]	@ (8001d78 <make_log+0x1ac>)
 8001d10:	2120      	movs	r1, #32
 8001d12:	4618      	mov	r0, r3
 8001d14:	f008 fc8c 	bl	800a630 <sniprintf>
		break;
 8001d18:	e012      	b.n	8001d40 <make_log+0x174>

	case FAULT_UNDER_TEMP_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under Temperature\r\n");
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	330c      	adds	r3, #12
 8001d20:	4a16      	ldr	r2, [pc, #88]	@ (8001d7c <make_log+0x1b0>)
 8001d22:	2120      	movs	r1, #32
 8001d24:	4618      	mov	r0, r3
 8001d26:	f008 fc83 	bl	800a630 <sniprintf>
		break;
 8001d2a:	e009      	b.n	8001d40 <make_log+0x174>

	default:
		snprintf(e.msg, sizeof(e.msg), "FAULT: fault 0x%08lx\r\n", (unsigned long) fault_bit);
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	f103 000c 	add.w	r0, r3, #12
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	4a12      	ldr	r2, [pc, #72]	@ (8001d80 <make_log+0x1b4>)
 8001d38:	2120      	movs	r1, #32
 8001d3a:	f008 fc79 	bl	800a630 <sniprintf>
		break;
 8001d3e:	bf00      	nop
	}

	return e;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	461d      	mov	r5, r3
 8001d44:	f107 0414 	add.w	r4, r7, #20
 8001d48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d50:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001d54:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	3740      	adds	r7, #64	@ 0x40
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d60:	0800dfc4 	.word	0x0800dfc4
 8001d64:	0800dfd8 	.word	0x0800dfd8
 8001d68:	0800dfec 	.word	0x0800dfec
 8001d6c:	0800e000 	.word	0x0800e000
 8001d70:	0800e01c 	.word	0x0800e01c
 8001d74:	0800e030 	.word	0x0800e030
 8001d78:	0800e044 	.word	0x0800e044
 8001d7c:	0800e05c 	.word	0x0800e05c
 8001d80:	0800e078 	.word	0x0800e078

08001d84 <Print_Helper_Handler>:

// ****************************************************************************************************
//                                      Print / Communication Task
// ****************************************************************************************************

static void Print_Helper_Handler(void *pv) {
 8001d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d88:	b0a0      	sub	sp, #128	@ 0x80
 8001d8a:	af08      	add	r7, sp, #32
 8001d8c:	6078      	str	r0, [r7, #4]
	Telemetry_t tl;
	char tx[MAX_PRINT_LEN];

	for (;;) {
		/* Wait for telemetry (blocking) */
		if (xQueueReceive(q_telemetry, &tl, portMAX_DELAY) == pdPASS) {
 8001d8e:	4b4f      	ldr	r3, [pc, #316]	@ (8001ecc <Print_Helper_Handler+0x148>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001d96:	f04f 32ff 	mov.w	r2, #4294967295
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 fec2 	bl	8002b24 <xQueueReceive>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d1f3      	bne.n	8001d8e <Print_Helper_Handler+0xa>

			if (tl.fltFlag == 0) { // No Fault
 8001da6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1ef      	bne.n	8001d8e <Print_Helper_Handler+0xa>

				/* safe format with snprintf; ensure not to overflow tx */
				snprintf(tx, sizeof(tx), "NV:M1: %03.0f %02.0f %04.0f %02.0f\r\n", tl.m1.Vdc, tl.m1.Idc, tl.m1.Pow, tl.m1.Temprature);
 8001dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe fbe9 	bl	8000588 <__aeabi_f2d>
 8001db6:	4604      	mov	r4, r0
 8001db8:	460d      	mov	r5, r1
 8001dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fbe3 	bl	8000588 <__aeabi_f2d>
 8001dc2:	4680      	mov	r8, r0
 8001dc4:	4689      	mov	r9, r1
 8001dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbdd 	bl	8000588 <__aeabi_f2d>
 8001dce:	4682      	mov	sl, r0
 8001dd0:	468b      	mov	fp, r1
 8001dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fbd7 	bl	8000588 <__aeabi_f2d>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	f107 0008 	add.w	r0, r7, #8
 8001de2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001de6:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001dea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001dee:	e9cd 4500 	strd	r4, r5, [sp]
 8001df2:	4a37      	ldr	r2, [pc, #220]	@ (8001ed0 <Print_Helper_Handler+0x14c>)
 8001df4:	2120      	movs	r1, #32
 8001df6:	f008 fc1b 	bl	800a630 <sniprintf>
				/* send the full string buffer to q_print (queue element size must be MAX_PRINT_LINE_LEN) */
				/* xQueueSend copies the contents of tx into the queue */
				xQueueSend(q_print, &tx, portMAX_DELAY);
 8001dfa:	4b36      	ldr	r3, [pc, #216]	@ (8001ed4 <Print_Helper_Handler+0x150>)
 8001dfc:	6818      	ldr	r0, [r3, #0]
 8001dfe:	f107 0108 	add.w	r1, r7, #8
 8001e02:	2300      	movs	r3, #0
 8001e04:	f04f 32ff 	mov.w	r2, #4294967295
 8001e08:	f000 fda2 	bl	8002950 <xQueueGenericSend>

				snprintf(tx, sizeof(tx), "NV:M2: %03.0f %02.0f %04.0f %02.0f\r\n", tl.m2.Vdc, tl.m2.Idc, tl.m2.Pow, tl.m2.Temprature);
 8001e0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fbba 	bl	8000588 <__aeabi_f2d>
 8001e14:	4604      	mov	r4, r0
 8001e16:	460d      	mov	r5, r1
 8001e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe fbb4 	bl	8000588 <__aeabi_f2d>
 8001e20:	4680      	mov	r8, r0
 8001e22:	4689      	mov	r9, r1
 8001e24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fbae 	bl	8000588 <__aeabi_f2d>
 8001e2c:	4682      	mov	sl, r0
 8001e2e:	468b      	mov	fp, r1
 8001e30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe fba8 	bl	8000588 <__aeabi_f2d>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	f107 0008 	add.w	r0, r7, #8
 8001e40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e44:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001e48:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001e4c:	e9cd 4500 	strd	r4, r5, [sp]
 8001e50:	4a21      	ldr	r2, [pc, #132]	@ (8001ed8 <Print_Helper_Handler+0x154>)
 8001e52:	2120      	movs	r1, #32
 8001e54:	f008 fbec 	bl	800a630 <sniprintf>
				xQueueSend(q_print, &tx, portMAX_DELAY);
 8001e58:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <Print_Helper_Handler+0x150>)
 8001e5a:	6818      	ldr	r0, [r3, #0]
 8001e5c:	f107 0108 	add.w	r1, r7, #8
 8001e60:	2300      	movs	r3, #0
 8001e62:	f04f 32ff 	mov.w	r2, #4294967295
 8001e66:	f000 fd73 	bl	8002950 <xQueueGenericSend>

				snprintf(tx, sizeof(tx), "NV:M3: %03.0f %02.0f %04.0f %02.0f\r\n", tl.m3.Vdc, tl.m3.Idc, tl.m3.Pow, tl.m3.Temprature);
 8001e6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7fe fb8b 	bl	8000588 <__aeabi_f2d>
 8001e72:	4604      	mov	r4, r0
 8001e74:	460d      	mov	r5, r1
 8001e76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb85 	bl	8000588 <__aeabi_f2d>
 8001e7e:	4680      	mov	r8, r0
 8001e80:	4689      	mov	r9, r1
 8001e82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe fb7f 	bl	8000588 <__aeabi_f2d>
 8001e8a:	4682      	mov	sl, r0
 8001e8c:	468b      	mov	fp, r1
 8001e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fb79 	bl	8000588 <__aeabi_f2d>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	f107 0008 	add.w	r0, r7, #8
 8001e9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001ea2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001ea6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001eaa:	e9cd 4500 	strd	r4, r5, [sp]
 8001eae:	4a0b      	ldr	r2, [pc, #44]	@ (8001edc <Print_Helper_Handler+0x158>)
 8001eb0:	2120      	movs	r1, #32
 8001eb2:	f008 fbbd 	bl	800a630 <sniprintf>
				xQueueSend(q_print, &tx, portMAX_DELAY);
 8001eb6:	4b07      	ldr	r3, [pc, #28]	@ (8001ed4 <Print_Helper_Handler+0x150>)
 8001eb8:	6818      	ldr	r0, [r3, #0]
 8001eba:	f107 0108 	add.w	r1, r7, #8
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec4:	f000 fd44 	bl	8002950 <xQueueGenericSend>
		if (xQueueReceive(q_telemetry, &tl, portMAX_DELAY) == pdPASS) {
 8001ec8:	e761      	b.n	8001d8e <Print_Helper_Handler+0xa>
 8001eca:	bf00      	nop
 8001ecc:	20000220 	.word	0x20000220
 8001ed0:	0800e090 	.word	0x0800e090
 8001ed4:	2000021c 	.word	0x2000021c
 8001ed8:	0800e0b8 	.word	0x0800e0b8
 8001edc:	0800e0e0 	.word	0x0800e0e0

08001ee0 <Print_Handler>:

		}
	}
}

void Print_Handler(void *param) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08c      	sub	sp, #48	@ 0x30
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	char rx[MAX_PRINT_LEN] = "start\r\n";
 8001ee8:	4a1a      	ldr	r2, [pc, #104]	@ (8001f54 <Print_Handler+0x74>)
 8001eea:	f107 030c 	add.w	r3, r7, #12
 8001eee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ef2:	e883 0003 	stmia.w	r3, {r0, r1}
 8001ef6:	f107 0314 	add.w	r3, r7, #20
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
 8001f04:	611a      	str	r2, [r3, #16]
 8001f06:	615a      	str	r2, [r3, #20]
	while (1) {
		xQueueReceive(q_print, rx, portMAX_DELAY);
 8001f08:	4b13      	ldr	r3, [pc, #76]	@ (8001f58 <Print_Handler+0x78>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f107 010c 	add.w	r1, r7, #12
 8001f10:	f04f 32ff 	mov.w	r2, #4294967295
 8001f14:	4618      	mov	r0, r3
 8001f16:	f000 fe05 	bl	8002b24 <xQueueReceive>
		size_t len = strnlen(rx, MAX_PRINT_LEN); // safe check
 8001f1a:	f107 030c 	add.w	r3, r7, #12
 8001f1e:	2120      	movs	r1, #32
 8001f20:	4618      	mov	r0, r3
 8001f22:	f008 fc28 	bl	800a776 <strnlen>
 8001f26:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if (len > 0) {
 8001f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0ec      	beq.n	8001f08 <Print_Handler+0x28>
#if	DEBUG_WITH_UART_TERATERM == 1
			HAL_UART_Transmit(&huart2, (uint8_t*) rx, len, HAL_MAX_DELAY);
 8001f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f30:	b29a      	uxth	r2, r3
 8001f32:	f107 010c 	add.w	r1, r7, #12
 8001f36:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3a:	4808      	ldr	r0, [pc, #32]	@ (8001f5c <Print_Handler+0x7c>)
 8001f3c:	f006 fc54 	bl	80087e8 <HAL_UART_Transmit>
#endif
			HAL_UART_Transmit_IT(&huart1, (uint8_t*) rx, len);
 8001f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	f107 030c 	add.w	r3, r7, #12
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4805      	ldr	r0, [pc, #20]	@ (8001f60 <Print_Handler+0x80>)
 8001f4c:	f006 fcd7 	bl	80088fe <HAL_UART_Transmit_IT>
	while (1) {
 8001f50:	e7da      	b.n	8001f08 <Print_Handler+0x28>
 8001f52:	bf00      	nop
 8001f54:	0800e108 	.word	0x0800e108
 8001f58:	2000021c 	.word	0x2000021c
 8001f5c:	2001371c 	.word	0x2001371c
 8001f60:	200136d4 	.word	0x200136d4

08001f64 <Log_Task_Handler>:

// ****************************************************************************************************
//                                      Logging Fault Task
// ****************************************************************************************************

static void Log_Task_Handler(void *pv) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08e      	sub	sp, #56	@ 0x38
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	(void) pv;
	LogEntry_t log;
	uint32_t seq = 0;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	637b      	str	r3, [r7, #52]	@ 0x34

	for (;;) {
		if (xQueueReceive(logInQueue, &log, portMAX_DELAY) == pdPASS) {
 8001f70:	4b16      	ldr	r3, [pc, #88]	@ (8001fcc <Log_Task_Handler+0x68>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f107 0108 	add.w	r1, r7, #8
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f000 fdd1 	bl	8002b24 <xQueueReceive>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d1f3      	bne.n	8001f70 <Log_Task_Handler+0xc>
			log.seq = seq++;
 8001f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	637a      	str	r2, [r7, #52]	@ 0x34
 8001f8e:	60bb      	str	r3, [r7, #8]
			log.ts = xTaskGetTickCount();
 8001f90:	f001 faa6 	bl	80034e0 <xTaskGetTickCount>
 8001f94:	4603      	mov	r3, r0
 8001f96:	613b      	str	r3, [r7, #16]
			if (seq >= 1000) { // to protect overflow
 8001f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f9e:	d301      	bcc.n	8001fa4 <Log_Task_Handler+0x40>
				seq = 0;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	637b      	str	r3, [r7, #52]	@ 0x34
			}
			/*forward to UART for Logging
			 * */
			xQueueSend(q_print, &log.msg, portMAX_DELAY);
 8001fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <Log_Task_Handler+0x6c>)
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	f107 0308 	add.w	r3, r7, #8
 8001fac:	f103 010c 	add.w	r1, r3, #12
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb6:	f000 fccb 	bl	8002950 <xQueueGenericSend>

			/* forward to Flash for Logging
			 if full, block a short while then drop to avoid deadlock */
			if (xQueueSend (flashQueue, &log, pdMS_TO_TICKS (50)) != pdPASS) {
 8001fba:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <Log_Task_Handler+0x70>)
 8001fbc:	6818      	ldr	r0, [r3, #0]
 8001fbe:	f107 0108 	add.w	r1, r7, #8
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	2296      	movs	r2, #150	@ 0x96
 8001fc6:	f000 fcc3 	bl	8002950 <xQueueGenericSend>
		if (xQueueReceive(logInQueue, &log, portMAX_DELAY) == pdPASS) {
 8001fca:	e7d1      	b.n	8001f70 <Log_Task_Handler+0xc>
 8001fcc:	20000224 	.word	0x20000224
 8001fd0:	2000021c 	.word	0x2000021c
 8001fd4:	20000228 	.word	0x20000228

08001fd8 <Log_Task_Send>:
		}
	}
}

// Use Case API
BaseType_t Log_Task_Send(const LogEntry_t *entry, TickType_t ticks_to_wait) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
	if (entry == NULL)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d101      	bne.n	8001fec <Log_Task_Send+0x14>
		return pdFAIL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	e00d      	b.n	8002008 <Log_Task_Send+0x30>
	if (logInQueue == NULL)
 8001fec:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <Log_Task_Send+0x38>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <Log_Task_Send+0x20>
		return pdFAIL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e007      	b.n	8002008 <Log_Task_Send+0x30>

	return xQueueSend(logInQueue, (void* ) entry, ticks_to_wait);
 8001ff8:	4b05      	ldr	r3, [pc, #20]	@ (8002010 <Log_Task_Send+0x38>)
 8001ffa:	6818      	ldr	r0, [r3, #0]
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	f000 fca5 	bl	8002950 <xQueueGenericSend>
 8002006:	4603      	mov	r3, r0

}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000224 	.word	0x20000224

08002014 <Flash_Task_Handler>:

// ****************************************************************************************************
//             supporting Logging Fault Task : Flash Writing Task
// ****************************************************************************************************

static void Flash_Task_Handler(void *pv) {
 8002014:	b580      	push	{r7, lr}
 8002016:	b0dc      	sub	sp, #368	@ 0x170
 8002018:	af00      	add	r7, sp, #0
 800201a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800201e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002022:	6018      	str	r0, [r3, #0]
	(void) pv;
	LogEntry_t batch[FLASH_BATCH_SIZE];
	for (;;) {
		/* Block until at least one entry is available */
		if (xQueueReceive(flashQueue, &batch[0], portMAX_DELAY) == pdPASS) {
 8002024:	4b1c      	ldr	r3, [pc, #112]	@ (8002098 <Flash_Task_Handler+0x84>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f107 0108 	add.w	r1, r7, #8
 800202c:	f04f 32ff 	mov.w	r2, #4294967295
 8002030:	4618      	mov	r0, r3
 8002032:	f000 fd77 	bl	8002b24 <xQueueReceive>
 8002036:	4603      	mov	r3, r0
 8002038:	2b01      	cmp	r3, #1
 800203a:	d1f3      	bne.n	8002024 <Flash_Task_Handler+0x10>
			/* try to collect more entries up to FLASH_BATCH_SIZE without blocking long */
			size_t count = 1;
 800203c:	2301      	movs	r3, #1
 800203e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
			TickType_t short_wait = pdMS_TO_TICKS(10);
 8002042:	231e      	movs	r3, #30
 8002044:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
			while (count < FLASH_BATCH_SIZE && xQueueReceive(flashQueue, &batch[count], short_wait) == pdPASS) {
 8002048:	e004      	b.n	8002054 <Flash_Task_Handler+0x40>
				count++;
 800204a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800204e:	3301      	adds	r3, #1
 8002050:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
			while (count < FLASH_BATCH_SIZE && xQueueReceive(flashQueue, &batch[count], short_wait) == pdPASS) {
 8002054:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002058:	2b07      	cmp	r3, #7
 800205a:	d811      	bhi.n	8002080 <Flash_Task_Handler+0x6c>
 800205c:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <Flash_Task_Handler+0x84>)
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	f107 0208 	add.w	r2, r7, #8
 8002064:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002068:	212c      	movs	r1, #44	@ 0x2c
 800206a:	fb01 f303 	mul.w	r3, r1, r3
 800206e:	4413      	add	r3, r2
 8002070:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002074:	4619      	mov	r1, r3
 8002076:	f000 fd55 	bl	8002b24 <xQueueReceive>
 800207a:	4603      	mov	r3, r0
 800207c:	2b01      	cmp	r3, #1
 800207e:	d0e4      	beq.n	800204a <Flash_Task_Handler+0x36>
			}

			/* Now write batch to flash (platform-specific) */
			/* Note: we serialize entries in a simple binary blob. In production you might
			 want headers, checksums, wear-leveling, filesystem, etc. */
			if (flash_write_block(batch, sizeof(LogEntry_t) * count) != pdPASS) {
 8002080:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002084:	222c      	movs	r2, #44	@ 0x2c
 8002086:	fb03 f202 	mul.w	r2, r3, r2
 800208a:	f107 0308 	add.w	r3, r7, #8
 800208e:	4611      	mov	r1, r2
 8002090:	4618      	mov	r0, r3
 8002092:	f000 f803 	bl	800209c <flash_write_block>
		if (xQueueReceive(flashQueue, &batch[0], portMAX_DELAY) == pdPASS) {
 8002096:	e7c5      	b.n	8002024 <Flash_Task_Handler+0x10>
 8002098:	20000228 	.word	0x20000228

0800209c <flash_write_block>:
			}
		}
	}
}

static BaseType_t flash_write_block(const void *buf, size_t len) {
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
	(void) buf;
	(void) len;
	/* simulate write latency (e.g., 10-50ms) */
	vTaskDelay(pdMS_TO_TICKS(25));
 80020a6:	204b      	movs	r0, #75	@ 0x4b
 80020a8:	f001 f8ec 	bl	8003284 <vTaskDelay>
	return pdPASS;
 80020ac:	2301      	movs	r3, #1
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <Supervisor_Task_Handler>:
// Use Case API Fxns;
// ****************************************************************************************************
//                                      Supervisor Task
// ****************************************************************************************************

static void Supervisor_Task_Handler(void *pv) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af02      	add	r7, sp, #8
 80020be:	6078      	str	r0, [r7, #4]
	const TickType_t check_period = pdMS_TO_TICKS(HEARTBEAT_WINDOW_MS);
 80020c0:	f44f 7316 	mov.w	r3, #600	@ 0x258
 80020c4:	617b      	str	r3, [r7, #20]
	const TickType_t timeout_ticks = pdMS_TO_TICKS(HEARTBEAT_TIMEOUT_MS);
 80020c6:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80020ca:	613b      	str	r3, [r7, #16]

	TickType_t now = xTaskGetTickCount();
 80020cc:	f001 fa08 	bl	80034e0 <xTaskGetTickCount>
 80020d0:	4603      	mov	r3, r0
 80020d2:	60fb      	str	r3, [r7, #12]

	last_hb_control = now;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4a25      	ldr	r2, [pc, #148]	@ (800216c <Supervisor_Task_Handler+0xb4>)
 80020d8:	6013      	str	r3, [r2, #0]
	last_hb_comm = now;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4a24      	ldr	r2, [pc, #144]	@ (8002170 <Supervisor_Task_Handler+0xb8>)
 80020de:	6013      	str	r3, [r2, #0]
	last_hb_log = now;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	4a24      	ldr	r2, [pc, #144]	@ (8002174 <Supervisor_Task_Handler+0xbc>)
 80020e4:	6013      	str	r3, [r2, #0]
	last_hb_fault = now;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	4a23      	ldr	r2, [pc, #140]	@ (8002178 <Supervisor_Task_Handler+0xc0>)
 80020ea:	6013      	str	r3, [r2, #0]

	for (;;) {
		uint32_t NOTIFY_VAL = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60bb      	str	r3, [r7, #8]

		(void) xTaskNotifyWait(0x00, /* dont clear on entry */
 80020f0:	f107 0208 	add.w	r2, r7, #8
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	4613      	mov	r3, r2
 80020fa:	f04f 32ff 	mov.w	r2, #4294967295
 80020fe:	2100      	movs	r1, #0
 8002100:	2000      	movs	r0, #0
 8002102:	f001 fe77 	bl	8003df4 <xTaskGenericNotifyWait>
		0xFFFFFFFF, /* clear all bits on exit */
		&NOTIFY_VAL, /* value containing bits set by notifying tasks */
		check_period); /* block for check_period ticks */

		now = xTaskGetTickCount();
 8002106:	f001 f9eb 	bl	80034e0 <xTaskGetTickCount>
 800210a:	4603      	mov	r3, r0
 800210c:	60fb      	str	r3, [r7, #12]

		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_control, &now, HB_CONTROL_TASK_BIT, &timeout_ticks);
 800210e:	f107 020c 	add.w	r2, r7, #12
 8002112:	f107 0008 	add.w	r0, r7, #8
 8002116:	f107 0310 	add.w	r3, r7, #16
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	2301      	movs	r3, #1
 800211e:	4913      	ldr	r1, [pc, #76]	@ (800216c <Supervisor_Task_Handler+0xb4>)
 8002120:	f000 f840 	bl	80021a4 <checkFaultForHeartbeat>
		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_comm, &now, HB_COMM_TASK_BIT, &timeout_ticks);
 8002124:	f107 020c 	add.w	r2, r7, #12
 8002128:	f107 0008 	add.w	r0, r7, #8
 800212c:	f107 0310 	add.w	r3, r7, #16
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2304      	movs	r3, #4
 8002134:	490e      	ldr	r1, [pc, #56]	@ (8002170 <Supervisor_Task_Handler+0xb8>)
 8002136:	f000 f835 	bl	80021a4 <checkFaultForHeartbeat>
		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_log, &now, HB_LOG_TASK_BIT, &timeout_ticks);
 800213a:	f107 020c 	add.w	r2, r7, #12
 800213e:	f107 0008 	add.w	r0, r7, #8
 8002142:	f107 0310 	add.w	r3, r7, #16
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	2308      	movs	r3, #8
 800214a:	490a      	ldr	r1, [pc, #40]	@ (8002174 <Supervisor_Task_Handler+0xbc>)
 800214c:	f000 f82a 	bl	80021a4 <checkFaultForHeartbeat>
		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_fault, &now, HB_FAULT_TASK_BIT, &timeout_ticks);
 8002150:	f107 020c 	add.w	r2, r7, #12
 8002154:	f107 0008 	add.w	r0, r7, #8
 8002158:	f107 0310 	add.w	r3, r7, #16
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	2302      	movs	r3, #2
 8002160:	4905      	ldr	r1, [pc, #20]	@ (8002178 <Supervisor_Task_Handler+0xc0>)
 8002162:	f000 f81f 	bl	80021a4 <checkFaultForHeartbeat>
	for (;;) {
 8002166:	bf00      	nop
 8002168:	e7c0      	b.n	80020ec <Supervisor_Task_Handler+0x34>
 800216a:	bf00      	nop
 800216c:	20000264 	.word	0x20000264
 8002170:	20000268 	.word	0x20000268
 8002174:	2000026c 	.word	0x2000026c
 8002178:	20000270 	.word	0x20000270

0800217c <sendHeartBeat>:
	}
}

inline void sendHeartBeat(FaultEventBit_e hb_bit) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af02      	add	r7, sp, #8
 8002182:	4603      	mov	r3, r0
 8002184:	80fb      	strh	r3, [r7, #6]
	xTaskNotify(SupervisorTaskHandle, hb_bit, eSetBits);
 8002186:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <sendHeartBeat+0x24>)
 8002188:	6818      	ldr	r0, [r3, #0]
 800218a:	88fa      	ldrh	r2, [r7, #6]
 800218c:	2300      	movs	r3, #0
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	2301      	movs	r3, #1
 8002192:	2100      	movs	r1, #0
 8002194:	f001 feae 	bl	8003ef4 <xTaskGenericNotify>
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000210 	.word	0x20000210

080021a4 <checkFaultForHeartbeat>:

void checkFaultForHeartbeat(uint32_t *NOTIFY_VAL, TickType_t *last_heartbeat, TickType_t *now, uint32_t HEARTBEAT_BIT, const TickType_t *timeout_ticks) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
 80021b0:	603b      	str	r3, [r7, #0]
	if (NOTIFY_VAL == NULL || last_heartbeat == NULL || now == NULL || timeout_ticks == NULL) {
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d036      	beq.n	8002226 <checkFaultForHeartbeat+0x82>
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d033      	beq.n	8002226 <checkFaultForHeartbeat+0x82>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d030      	beq.n	8002226 <checkFaultForHeartbeat+0x82>
 80021c4:	6a3b      	ldr	r3, [r7, #32]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d02d      	beq.n	8002226 <checkFaultForHeartbeat+0x82>
		return;
	}

	if ((*NOTIFY_VAL & HEARTBEAT_BIT) != 0U) {
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <checkFaultForHeartbeat+0x3a>
		*last_heartbeat = *now;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	601a      	str	r2, [r3, #0]
	}

	/* Determine whether this task is within timeout */
	const TickType_t elapsed = (*now - *last_heartbeat);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	617b      	str	r3, [r7, #20]
	const uint8_t task_ok = (elapsed <= (*timeout_ticks));
 80021ea:	6a3b      	ldr	r3, [r7, #32]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	bf94      	ite	ls
 80021f4:	2301      	movls	r3, #1
 80021f6:	2300      	movhi	r3, #0
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	74fb      	strb	r3, [r7, #19]

	if (task_ok == 1) {
 80021fc:	7cfb      	ldrb	r3, [r7, #19]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d109      	bne.n	8002216 <checkFaultForHeartbeat+0x72>
		//	Task is healthy. Refresh watchdog and clear stall fault
		refresh_watchdog();
 8002202:	f000 f817 	bl	8002234 <refresh_watchdog>
		xEventGroupClearBits(eventGroupHandle, FAULT_TASK_STALLED);
 8002206:	4b0a      	ldr	r3, [pc, #40]	@ (8002230 <checkFaultForHeartbeat+0x8c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f912 	bl	8002438 <xEventGroupClearBits>
 8002214:	e008      	b.n	8002228 <checkFaultForHeartbeat+0x84>

	} else {
		// Task Is Not Responding
		xEventGroupSetBits(eventGroupHandle, FAULT_TASK_STALLED);
 8002216:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <checkFaultForHeartbeat+0x8c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800221e:	4618      	mov	r0, r3
 8002220:	f000 f943 	bl	80024aa <xEventGroupSetBits>
 8002224:	e000      	b.n	8002228 <checkFaultForHeartbeat+0x84>
		return;
 8002226:	bf00      	nop
		// #TOBEDONE
		// Log Task stalled Fault

//		vTaskDelay(pdMS_TO_TICKS(100));
	}
}
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	2000022c 	.word	0x2000022c

08002234 <refresh_watchdog>:

void refresh_watchdog(void) {
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <HAL_ADC_ConvCpltCallback>:
//***********************************************************************
//								ISR
//***********************************************************************
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

	// --------------------------------------------------------------------------
	//                  ADC Avg Value Calculation with Averaging
	// --------------------------------------------------------------------------
	{
		paraCalcAdc1(&adc);
 800224c:	480f      	ldr	r0, [pc, #60]	@ (800228c <HAL_ADC_ConvCpltCallback+0x48>)
 800224e:	f7fe ff2a 	bl	80010a6 <paraCalcAdc1>
		paraCalcAdc2(&adc);
 8002252:	480e      	ldr	r0, [pc, #56]	@ (800228c <HAL_ADC_ConvCpltCallback+0x48>)
 8002254:	f7fe ff7e 	bl	8001154 <paraCalcAdc2>
	}

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
	vTaskNotifyGiveFromISR(ParaCalcTaskHandle, &xHigherPriorityTaskWoken);
 800225c:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <HAL_ADC_ConvCpltCallback+0x4c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f107 020c 	add.w	r2, r7, #12
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f001 ff28 	bl	80040bc <vTaskGenericNotifyGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d007      	beq.n	8002282 <HAL_ADC_ConvCpltCallback+0x3e>
 8002272:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <HAL_ADC_ConvCpltCallback+0x50>)
 8002274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	f3bf 8f4f 	dsb	sy
 800227e:	f3bf 8f6f 	isb	sy
}
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000274 	.word	0x20000274
 8002290:	20000200 	.word	0x20000200
 8002294:	e000ed04 	.word	0xe000ed04

08002298 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800229e:	201c      	movs	r0, #28
 80022a0:	f002 fafe 	bl	80048a0 <pvPortMalloc>
 80022a4:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d007      	beq.n	80022bc <xEventGroupCreate+0x24>
        {
            pxEventBits->uxEventBits = 0;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	3304      	adds	r3, #4
 80022b6:	4618      	mov	r0, r3
 80022b8:	f000 f9a5 	bl	8002606 <vListInitialise>
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 80022bc:	687b      	ldr	r3, [r7, #4]
    }
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08e      	sub	sp, #56	@ 0x38
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
 80022d4:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    EventBits_t uxReturn, uxControlBits = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	633b      	str	r3, [r7, #48]	@ 0x30
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 80022de:	2300      	movs	r3, #0
 80022e0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10b      	bne.n	8002300 <xEventGroupWaitBits+0x38>
        __asm volatile
 80022e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ec:	f383 8811 	msr	BASEPRI, r3
 80022f0:	f3bf 8f6f 	isb	sy
 80022f4:	f3bf 8f4f 	dsb	sy
 80022f8:	61bb      	str	r3, [r7, #24]
    }
 80022fa:	bf00      	nop
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <xEventGroupWaitBits+0x34>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002306:	d30b      	bcc.n	8002320 <xEventGroupWaitBits+0x58>
        __asm volatile
 8002308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800230c:	f383 8811 	msr	BASEPRI, r3
 8002310:	f3bf 8f6f 	isb	sy
 8002314:	f3bf 8f4f 	dsb	sy
 8002318:	617b      	str	r3, [r7, #20]
    }
 800231a:	bf00      	nop
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <xEventGroupWaitBits+0x54>
    configASSERT( uxBitsToWaitFor != 0 );
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10b      	bne.n	800233e <xEventGroupWaitBits+0x76>
        __asm volatile
 8002326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800232a:	f383 8811 	msr	BASEPRI, r3
 800232e:	f3bf 8f6f 	isb	sy
 8002332:	f3bf 8f4f 	dsb	sy
 8002336:	613b      	str	r3, [r7, #16]
    }
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	e7fd      	b.n	800233a <xEventGroupWaitBits+0x72>
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
        }
    #endif

    vTaskSuspendAll();
 800233e:	f001 f823 	bl	8003388 <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8002342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	68b9      	ldr	r1, [r7, #8]
 800234c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800234e:	f000 f938 	bl	80025c2 <prvTestWaitCondition>
 8002352:	6238      	str	r0, [r7, #32]

        if( xWaitConditionMet != pdFALSE )
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00e      	beq.n	8002378 <xEventGroupWaitBits+0xb0>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 800235a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235c:	637b      	str	r3, [r7, #52]	@ 0x34
            xTicksToWait = ( TickType_t ) 0;
 800235e:	2300      	movs	r3, #0
 8002360:	643b      	str	r3, [r7, #64]	@ 0x40

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d028      	beq.n	80023ba <xEventGroupWaitBits+0xf2>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8002368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	43db      	mvns	r3, r3
 8002370:	401a      	ands	r2, r3
 8002372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	e020      	b.n	80023ba <xEventGroupWaitBits+0xf2>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 8002378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800237a:	2b00      	cmp	r3, #0
 800237c:	d104      	bne.n	8002388 <xEventGroupWaitBits+0xc0>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	637b      	str	r3, [r7, #52]	@ 0x34
            xTimeoutOccurred = pdTRUE;
 8002382:	2301      	movs	r3, #1
 8002384:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002386:	e018      	b.n	80023ba <xEventGroupWaitBits+0xf2>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d003      	beq.n	8002396 <xEventGroupWaitBits+0xce>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800238e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002390:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002394:	633b      	str	r3, [r7, #48]	@ 0x30
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <xEventGroupWaitBits+0xdc>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800239c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800239e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80023a2:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80023a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a6:	1d18      	adds	r0, r3, #4
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ac:	4313      	orrs	r3, r2
 80023ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80023b0:	4619      	mov	r1, r3
 80023b2:	f001 f9e1 	bl	8003778 <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 80023b6:	2300      	movs	r3, #0
 80023b8:	637b      	str	r3, [r7, #52]	@ 0x34

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 80023ba:	f000 fff3 	bl	80033a4 <xTaskResumeAll>
 80023be:	61f8      	str	r0, [r7, #28]

    if( xTicksToWait != ( TickType_t ) 0 )
 80023c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d031      	beq.n	800242a <xEventGroupWaitBits+0x162>
    {
        if( xAlreadyYielded == pdFALSE )
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d107      	bne.n	80023dc <xEventGroupWaitBits+0x114>
        {
            portYIELD_WITHIN_API();
 80023cc:	4b19      	ldr	r3, [pc, #100]	@ (8002434 <xEventGroupWaitBits+0x16c>)
 80023ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	f3bf 8f4f 	dsb	sy
 80023d8:	f3bf 8f6f 	isb	sy

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 80023dc:	f001 fc8a 	bl	8003cf4 <uxTaskResetEventItemValue>
 80023e0:	6378      	str	r0, [r7, #52]	@ 0x34

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80023e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d11a      	bne.n	8002422 <xEventGroupWaitBits+0x15a>
        {
            taskENTER_CRITICAL();
 80023ec:	f002 f92e 	bl	800464c <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 80023f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	637b      	str	r3, [r7, #52]	@ 0x34

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	68b9      	ldr	r1, [r7, #8]
 80023fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80023fc:	f000 f8e1 	bl	80025c2 <prvTestWaitCondition>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d009      	beq.n	800241a <xEventGroupWaitBits+0x152>
                {
                    if( xClearOnExit != pdFALSE )
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d006      	beq.n	800241a <xEventGroupWaitBits+0x152>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800240c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	43db      	mvns	r3, r3
 8002414:	401a      	ands	r2, r3
 8002416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002418:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 800241a:	2301      	movs	r3, #1
 800241c:	62bb      	str	r3, [r7, #40]	@ 0x28
            }
            taskEXIT_CRITICAL();
 800241e:	f002 f947 	bl	80046b0 <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8002422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002424:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002428:	637b      	str	r3, [r7, #52]	@ 0x34
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 800242a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800242c:	4618      	mov	r0, r3
 800242e:	3738      	adds	r7, #56	@ 0x38
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	e000ed04 	.word	0xe000ed04

08002438 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup,
                                  const EventBits_t uxBitsToClear )
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	617b      	str	r3, [r7, #20]
    EventBits_t uxReturn;

    /* Check the user is not attempting to clear the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10b      	bne.n	8002464 <xEventGroupClearBits+0x2c>
        __asm volatile
 800244c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002450:	f383 8811 	msr	BASEPRI, r3
 8002454:	f3bf 8f6f 	isb	sy
 8002458:	f3bf 8f4f 	dsb	sy
 800245c:	60fb      	str	r3, [r7, #12]
    }
 800245e:	bf00      	nop
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <xEventGroupClearBits+0x28>
    configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800246a:	d30b      	bcc.n	8002484 <xEventGroupClearBits+0x4c>
        __asm volatile
 800246c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002470:	f383 8811 	msr	BASEPRI, r3
 8002474:	f3bf 8f6f 	isb	sy
 8002478:	f3bf 8f4f 	dsb	sy
 800247c:	60bb      	str	r3, [r7, #8]
    }
 800247e:	bf00      	nop
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <xEventGroupClearBits+0x48>

    taskENTER_CRITICAL();
 8002484:	f002 f8e2 	bl	800464c <vPortEnterCritical>
    {
        traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

        /* The value returned is the event group value prior to the bits being
         * cleared. */
        uxReturn = pxEventBits->uxEventBits;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	613b      	str	r3, [r7, #16]

        /* Clear the bits. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	43db      	mvns	r3, r3
 8002496:	401a      	ands	r2, r3
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	601a      	str	r2, [r3, #0]
    }
    taskEXIT_CRITICAL();
 800249c:	f002 f908 	bl	80046b0 <vPortExitCritical>

    return uxReturn;
 80024a0:	693b      	ldr	r3, [r7, #16]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b08e      	sub	sp, #56	@ 0x38
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
 80024b2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem, * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80024b4:	2300      	movs	r3, #0
 80024b6:	633b      	str	r3, [r7, #48]	@ 0x30
    EventGroup_t * pxEventBits = xEventGroup;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    BaseType_t xMatchFound = pdFALSE;
 80024bc:	2300      	movs	r3, #0
 80024be:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10b      	bne.n	80024de <xEventGroupSetBits+0x34>
        __asm volatile
 80024c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ca:	f383 8811 	msr	BASEPRI, r3
 80024ce:	f3bf 8f6f 	isb	sy
 80024d2:	f3bf 8f4f 	dsb	sy
 80024d6:	613b      	str	r3, [r7, #16]
    }
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	e7fd      	b.n	80024da <xEventGroupSetBits+0x30>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024e4:	d30b      	bcc.n	80024fe <xEventGroupSetBits+0x54>
        __asm volatile
 80024e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ea:	f383 8811 	msr	BASEPRI, r3
 80024ee:	f3bf 8f6f 	isb	sy
 80024f2:	f3bf 8f4f 	dsb	sy
 80024f6:	60fb      	str	r3, [r7, #12]
    }
 80024f8:	bf00      	nop
 80024fa:	bf00      	nop
 80024fc:	e7fd      	b.n	80024fa <xEventGroupSetBits+0x50>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 80024fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002500:	3304      	adds	r3, #4
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	3308      	adds	r3, #8
 8002508:	623b      	str	r3, [r7, #32]
    vTaskSuspendAll();
 800250a:	f000 ff3d 	bl	8003388 <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 800250e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 8002514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	431a      	orrs	r2, r3
 800251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800251e:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 8002520:	e03c      	b.n	800259c <xEventGroupSetBits+0xf2>
        {
            pxNext = listGET_NEXT( pxListItem );
 8002522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	61fb      	str	r3, [r7, #28]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8002528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	61bb      	str	r3, [r7, #24]
            xMatchFound = pdFALSE;
 800252e:	2300      	movs	r3, #0
 8002530:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002538:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002540:	61bb      	str	r3, [r7, #24]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d108      	bne.n	800255e <xEventGroupSetBits+0xb4>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800254c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	4013      	ands	r3, r2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00b      	beq.n	8002570 <xEventGroupSetBits+0xc6>
                {
                    xMatchFound = pdTRUE;
 8002558:	2301      	movs	r3, #1
 800255a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800255c:	e008      	b.n	8002570 <xEventGroupSetBits+0xc6>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800255e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	4013      	ands	r3, r2
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	429a      	cmp	r2, r3
 800256a:	d101      	bne.n	8002570 <xEventGroupSetBits+0xc6>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 800256c:	2301      	movs	r3, #1
 800256e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 8002570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002572:	2b00      	cmp	r3, #0
 8002574:	d010      	beq.n	8002598 <xEventGroupSetBits+0xee>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <xEventGroupSetBits+0xde>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 8002580:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	4313      	orrs	r3, r2
 8002586:	633b      	str	r3, [r7, #48]	@ 0x30
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8002588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002590:	4619      	mov	r1, r3
 8002592:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002594:	f001 f992 	bl	80038bc <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	637b      	str	r3, [r7, #52]	@ 0x34
        while( pxListItem != pxListEnd )
 800259c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d1be      	bne.n	8002522 <xEventGroupSetBits+0x78>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 80025a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025aa:	43db      	mvns	r3, r3
 80025ac:	401a      	ands	r2, r3
 80025ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b0:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 80025b2:	f000 fef7 	bl	80033a4 <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 80025b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b8:	681b      	ldr	r3, [r3, #0]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3738      	adds	r7, #56	@ 0x38
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
                                        const EventBits_t uxBitsToWaitFor,
                                        const BaseType_t xWaitForAllBits )
{
 80025c2:	b480      	push	{r7}
 80025c4:	b087      	sub	sp, #28
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	60f8      	str	r0, [r7, #12]
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]

    if( xWaitForAllBits == pdFALSE )
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d107      	bne.n	80025e8 <prvTestWaitCondition+0x26>
    {
        /* Task only has to wait for one bit within uxBitsToWaitFor to be
         * set.  Is one already set? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00a      	beq.n	80025f8 <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 80025e2:	2301      	movs	r3, #1
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	e007      	b.n	80025f8 <prvTestWaitCondition+0x36>
    }
    else
    {
        /* Task has to wait for all the bits in uxBitsToWaitFor to be set.
         * Are they set already? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	4013      	ands	r3, r2
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d101      	bne.n	80025f8 <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 80025f4:	2301      	movs	r3, #1
 80025f6:	617b      	str	r3, [r7, #20]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    return xWaitConditionMet;
 80025f8:	697b      	ldr	r3, [r7, #20]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	371c      	adds	r7, #28
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr

08002606 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f103 0208 	add.w	r2, r3, #8
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f04f 32ff 	mov.w	r2, #4294967295
 800261e:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f103 0208 	add.w	r2, r3, #8
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f103 0208 	add.w	r2, r3, #8
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	689a      	ldr	r2, [r3, #8]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	1c5a      	adds	r2, r3, #1
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	601a      	str	r2, [r3, #0]
}
 800269c:	bf00      	nop
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026be:	d103      	bne.n	80026c8 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	691b      	ldr	r3, [r3, #16]
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	e00c      	b.n	80026e2 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3308      	adds	r3, #8
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	e002      	b.n	80026d6 <vListInsert+0x2e>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d2f6      	bcs.n	80026d0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	1c5a      	adds	r2, r3, #1
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	601a      	str	r2, [r3, #0]
}
 800270e:	bf00      	nop
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800271a:	b480      	push	{r7}
 800271c:	b085      	sub	sp, #20
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6892      	ldr	r2, [r2, #8]
 8002730:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6852      	ldr	r2, [r2, #4]
 800273a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	429a      	cmp	r2, r3
 8002744:	d103      	bne.n	800274e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	1e5a      	subs	r2, r3, #1
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
}
 8002762:	4618      	mov	r0, r3
 8002764:	3714      	adds	r7, #20
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
	...

08002770 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10b      	bne.n	800279c <xQueueGenericReset+0x2c>
        __asm volatile
 8002784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002788:	f383 8811 	msr	BASEPRI, r3
 800278c:	f3bf 8f6f 	isb	sy
 8002790:	f3bf 8f4f 	dsb	sy
 8002794:	60bb      	str	r3, [r7, #8]
    }
 8002796:	bf00      	nop
 8002798:	bf00      	nop
 800279a:	e7fd      	b.n	8002798 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800279c:	f001 ff56 	bl	800464c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a8:	68f9      	ldr	r1, [r7, #12]
 80027aa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80027ac:	fb01 f303 	mul.w	r3, r1, r3
 80027b0:	441a      	add	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027cc:	3b01      	subs	r3, #1
 80027ce:	68f9      	ldr	r1, [r7, #12]
 80027d0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80027d2:	fb01 f303 	mul.w	r3, r1, r3
 80027d6:	441a      	add	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	22ff      	movs	r2, #255	@ 0xff
 80027e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	22ff      	movs	r2, #255	@ 0xff
 80027e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d114      	bne.n	800281c <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d01a      	beq.n	8002830 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	3310      	adds	r3, #16
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 fff8 	bl	80037f4 <xTaskRemoveFromEventList>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d012      	beq.n	8002830 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800280a:	4b0d      	ldr	r3, [pc, #52]	@ (8002840 <xQueueGenericReset+0xd0>)
 800280c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	f3bf 8f4f 	dsb	sy
 8002816:	f3bf 8f6f 	isb	sy
 800281a:	e009      	b.n	8002830 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	3310      	adds	r3, #16
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fef0 	bl	8002606 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3324      	adds	r3, #36	@ 0x24
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff feeb 	bl	8002606 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002830:	f001 ff3e 	bl	80046b0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002834:	2301      	movs	r3, #1
}
 8002836:	4618      	mov	r0, r3
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	e000ed04 	.word	0xe000ed04

08002844 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002844:	b580      	push	{r7, lr}
 8002846:	b08c      	sub	sp, #48	@ 0x30
 8002848:	af02      	add	r7, sp, #8
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	4613      	mov	r3, r2
 8002850:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10b      	bne.n	8002870 <xQueueGenericCreate+0x2c>
        __asm volatile
 8002858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800285c:	f383 8811 	msr	BASEPRI, r3
 8002860:	f3bf 8f6f 	isb	sy
 8002864:	f3bf 8f4f 	dsb	sy
 8002868:	61bb      	str	r3, [r7, #24]
    }
 800286a:	bf00      	nop
 800286c:	bf00      	nop
 800286e:	e7fd      	b.n	800286c <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	fb02 f303 	mul.w	r3, r2, r3
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d006      	beq.n	800288e <xQueueGenericCreate+0x4a>
 8002880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	fbb2 f3f3 	udiv	r3, r2, r3
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	429a      	cmp	r2, r3
 800288c:	d101      	bne.n	8002892 <xQueueGenericCreate+0x4e>
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <xQueueGenericCreate+0x50>
 8002892:	2300      	movs	r3, #0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10b      	bne.n	80028b0 <xQueueGenericCreate+0x6c>
        __asm volatile
 8002898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800289c:	f383 8811 	msr	BASEPRI, r3
 80028a0:	f3bf 8f6f 	isb	sy
 80028a4:	f3bf 8f4f 	dsb	sy
 80028a8:	617b      	str	r3, [r7, #20]
    }
 80028aa:	bf00      	nop
 80028ac:	bf00      	nop
 80028ae:	e7fd      	b.n	80028ac <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80028b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b2:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80028b6:	d90b      	bls.n	80028d0 <xQueueGenericCreate+0x8c>
        __asm volatile
 80028b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028bc:	f383 8811 	msr	BASEPRI, r3
 80028c0:	f3bf 8f6f 	isb	sy
 80028c4:	f3bf 8f4f 	dsb	sy
 80028c8:	613b      	str	r3, [r7, #16]
    }
 80028ca:	bf00      	nop
 80028cc:	bf00      	nop
 80028ce:	e7fd      	b.n	80028cc <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	3350      	adds	r3, #80	@ 0x50
 80028d4:	4618      	mov	r0, r3
 80028d6:	f001 ffe3 	bl	80048a0 <pvPortMalloc>
 80028da:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00d      	beq.n	80028fe <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80028e2:	6a3b      	ldr	r3, [r7, #32]
 80028e4:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	3350      	adds	r3, #80	@ 0x50
 80028ea:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80028ec:	79fa      	ldrb	r2, [r7, #7]
 80028ee:	6a3b      	ldr	r3, [r7, #32]
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	4613      	mov	r3, r2
 80028f4:	69fa      	ldr	r2, [r7, #28]
 80028f6:	68b9      	ldr	r1, [r7, #8]
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 f805 	bl	8002908 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80028fe:	6a3b      	ldr	r3, [r7, #32]
    }
 8002900:	4618      	mov	r0, r3
 8002902:	3728      	adds	r7, #40	@ 0x28
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
 8002914:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d103      	bne.n	8002924 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	e002      	b.n	800292a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002936:	2101      	movs	r1, #1
 8002938:	69b8      	ldr	r0, [r7, #24]
 800293a:	f7ff ff19 	bl	8002770 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	78fa      	ldrb	r2, [r7, #3]
 8002942:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002946:	bf00      	nop
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08c      	sub	sp, #48	@ 0x30
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800295e:	2300      	movs	r3, #0
 8002960:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	62bb      	str	r3, [r7, #40]	@ 0x28

    configASSERT( pxQueue );
 8002966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10b      	bne.n	8002984 <xQueueGenericSend+0x34>
        __asm volatile
 800296c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002970:	f383 8811 	msr	BASEPRI, r3
 8002974:	f3bf 8f6f 	isb	sy
 8002978:	f3bf 8f4f 	dsb	sy
 800297c:	623b      	str	r3, [r7, #32]
    }
 800297e:	bf00      	nop
 8002980:	bf00      	nop
 8002982:	e7fd      	b.n	8002980 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d103      	bne.n	8002992 <xQueueGenericSend+0x42>
 800298a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <xQueueGenericSend+0x46>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <xQueueGenericSend+0x48>
 8002996:	2300      	movs	r3, #0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10b      	bne.n	80029b4 <xQueueGenericSend+0x64>
        __asm volatile
 800299c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029a0:	f383 8811 	msr	BASEPRI, r3
 80029a4:	f3bf 8f6f 	isb	sy
 80029a8:	f3bf 8f4f 	dsb	sy
 80029ac:	61fb      	str	r3, [r7, #28]
    }
 80029ae:	bf00      	nop
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d103      	bne.n	80029c2 <xQueueGenericSend+0x72>
 80029ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <xQueueGenericSend+0x76>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e000      	b.n	80029c8 <xQueueGenericSend+0x78>
 80029c6:	2300      	movs	r3, #0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10b      	bne.n	80029e4 <xQueueGenericSend+0x94>
        __asm volatile
 80029cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029d0:	f383 8811 	msr	BASEPRI, r3
 80029d4:	f3bf 8f6f 	isb	sy
 80029d8:	f3bf 8f4f 	dsb	sy
 80029dc:	61bb      	str	r3, [r7, #24]
    }
 80029de:	bf00      	nop
 80029e0:	bf00      	nop
 80029e2:	e7fd      	b.n	80029e0 <xQueueGenericSend+0x90>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80029e4:	f001 fe32 	bl	800464c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d302      	bcc.n	80029fa <xQueueGenericSend+0xaa>
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d129      	bne.n	8002a4e <xQueueGenericSend+0xfe>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	68b9      	ldr	r1, [r7, #8]
 80029fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a00:	f000 f95a 	bl	8002cb8 <prvCopyDataToQueue>
 8002a04:	6278      	str	r0, [r7, #36]	@ 0x24

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d010      	beq.n	8002a30 <xQueueGenericSend+0xe0>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a10:	3324      	adds	r3, #36	@ 0x24
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 feee 	bl	80037f4 <xTaskRemoveFromEventList>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d013      	beq.n	8002a46 <xQueueGenericSend+0xf6>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002a1e:	4b40      	ldr	r3, [pc, #256]	@ (8002b20 <xQueueGenericSend+0x1d0>)
 8002a20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	f3bf 8f4f 	dsb	sy
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	e00a      	b.n	8002a46 <xQueueGenericSend+0xf6>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d007      	beq.n	8002a46 <xQueueGenericSend+0xf6>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002a36:	4b3a      	ldr	r3, [pc, #232]	@ (8002b20 <xQueueGenericSend+0x1d0>)
 8002a38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	f3bf 8f4f 	dsb	sy
 8002a42:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002a46:	f001 fe33 	bl	80046b0 <vPortExitCritical>
                return pdPASS;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e063      	b.n	8002b16 <xQueueGenericSend+0x1c6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d103      	bne.n	8002a5c <xQueueGenericSend+0x10c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002a54:	f001 fe2c 	bl	80046b0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	e05c      	b.n	8002b16 <xQueueGenericSend+0x1c6>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d106      	bne.n	8002a70 <xQueueGenericSend+0x120>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002a62:	f107 0310 	add.w	r3, r7, #16
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 ff8c 	bl	8003984 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002a70:	f001 fe1e 	bl	80046b0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002a74:	f000 fc88 	bl	8003388 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002a78:	f001 fde8 	bl	800464c <vPortEnterCritical>
 8002a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a82:	b25b      	sxtb	r3, r3
 8002a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a88:	d103      	bne.n	8002a92 <xQueueGenericSend+0x142>
 8002a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002a98:	b25b      	sxtb	r3, r3
 8002a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a9e:	d103      	bne.n	8002aa8 <xQueueGenericSend+0x158>
 8002aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002aa8:	f001 fe02 	bl	80046b0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002aac:	1d3a      	adds	r2, r7, #4
 8002aae:	f107 0310 	add.w	r3, r7, #16
 8002ab2:	4611      	mov	r1, r2
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f000 ff7b 	bl	80039b0 <xTaskCheckForTimeOut>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d124      	bne.n	8002b0a <xQueueGenericSend+0x1ba>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002ac0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ac2:	f000 f9f1 	bl	8002ea8 <prvIsQueueFull>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d018      	beq.n	8002afe <xQueueGenericSend+0x1ae>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ace:	3310      	adds	r3, #16
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f000 fe29 	bl	800372c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002adc:	f000 f97c 	bl	8002dd8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002ae0:	f000 fc60 	bl	80033a4 <xTaskResumeAll>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f47f af7c 	bne.w	80029e4 <xQueueGenericSend+0x94>
                {
                    portYIELD_WITHIN_API();
 8002aec:	4b0c      	ldr	r3, [pc, #48]	@ (8002b20 <xQueueGenericSend+0x1d0>)
 8002aee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	f3bf 8f4f 	dsb	sy
 8002af8:	f3bf 8f6f 	isb	sy
 8002afc:	e772      	b.n	80029e4 <xQueueGenericSend+0x94>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002afe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b00:	f000 f96a 	bl	8002dd8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002b04:	f000 fc4e 	bl	80033a4 <xTaskResumeAll>
 8002b08:	e76c      	b.n	80029e4 <xQueueGenericSend+0x94>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002b0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b0c:	f000 f964 	bl	8002dd8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002b10:	f000 fc48 	bl	80033a4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8002b14:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3730      	adds	r7, #48	@ 0x30
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	e000ed04 	.word	0xe000ed04

08002b24 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08c      	sub	sp, #48	@ 0x30
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002b30:	2300      	movs	r3, #0
 8002b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10b      	bne.n	8002b56 <xQueueReceive+0x32>
        __asm volatile
 8002b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b42:	f383 8811 	msr	BASEPRI, r3
 8002b46:	f3bf 8f6f 	isb	sy
 8002b4a:	f3bf 8f4f 	dsb	sy
 8002b4e:	623b      	str	r3, [r7, #32]
    }
 8002b50:	bf00      	nop
 8002b52:	bf00      	nop
 8002b54:	e7fd      	b.n	8002b52 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d103      	bne.n	8002b64 <xQueueReceive+0x40>
 8002b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <xQueueReceive+0x44>
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <xQueueReceive+0x46>
 8002b68:	2300      	movs	r3, #0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d10b      	bne.n	8002b86 <xQueueReceive+0x62>
        __asm volatile
 8002b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b72:	f383 8811 	msr	BASEPRI, r3
 8002b76:	f3bf 8f6f 	isb	sy
 8002b7a:	f3bf 8f4f 	dsb	sy
 8002b7e:	61fb      	str	r3, [r7, #28]
    }
 8002b80:	bf00      	nop
 8002b82:	bf00      	nop
 8002b84:	e7fd      	b.n	8002b82 <xQueueReceive+0x5e>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b86:	f001 fd61 	bl	800464c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b8e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d01f      	beq.n	8002bd6 <xQueueReceive+0xb2>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002b96:	68b9      	ldr	r1, [r7, #8]
 8002b98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b9a:	f000 f8f7 	bl	8002d8c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	1e5a      	subs	r2, r3, #1
 8002ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00f      	beq.n	8002bce <xQueueReceive+0xaa>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb0:	3310      	adds	r3, #16
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 fe1e 	bl	80037f4 <xTaskRemoveFromEventList>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d007      	beq.n	8002bce <xQueueReceive+0xaa>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8002cb4 <xQueueReceive+0x190>)
 8002bc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	f3bf 8f4f 	dsb	sy
 8002bca:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002bce:	f001 fd6f 	bl	80046b0 <vPortExitCritical>
                return pdPASS;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e069      	b.n	8002caa <xQueueReceive+0x186>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d103      	bne.n	8002be4 <xQueueReceive+0xc0>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002bdc:	f001 fd68 	bl	80046b0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002be0:	2300      	movs	r3, #0
 8002be2:	e062      	b.n	8002caa <xQueueReceive+0x186>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d106      	bne.n	8002bf8 <xQueueReceive+0xd4>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002bea:	f107 0314 	add.w	r3, r7, #20
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 fec8 	bl	8003984 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002bf8:	f001 fd5a 	bl	80046b0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002bfc:	f000 fbc4 	bl	8003388 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002c00:	f001 fd24 	bl	800464c <vPortEnterCritical>
 8002c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002c0a:	b25b      	sxtb	r3, r3
 8002c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c10:	d103      	bne.n	8002c1a <xQueueReceive+0xf6>
 8002c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c20:	b25b      	sxtb	r3, r3
 8002c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c26:	d103      	bne.n	8002c30 <xQueueReceive+0x10c>
 8002c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c30:	f001 fd3e 	bl	80046b0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c34:	1d3a      	adds	r2, r7, #4
 8002c36:	f107 0314 	add.w	r3, r7, #20
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 feb7 	bl	80039b0 <xTaskCheckForTimeOut>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d123      	bne.n	8002c90 <xQueueReceive+0x16c>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c4a:	f000 f917 	bl	8002e7c <prvIsQueueEmpty>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d017      	beq.n	8002c84 <xQueueReceive+0x160>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c56:	3324      	adds	r3, #36	@ 0x24
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f000 fd65 	bl	800372c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002c62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c64:	f000 f8b8 	bl	8002dd8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002c68:	f000 fb9c 	bl	80033a4 <xTaskResumeAll>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d189      	bne.n	8002b86 <xQueueReceive+0x62>
                {
                    portYIELD_WITHIN_API();
 8002c72:	4b10      	ldr	r3, [pc, #64]	@ (8002cb4 <xQueueReceive+0x190>)
 8002c74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	f3bf 8f4f 	dsb	sy
 8002c7e:	f3bf 8f6f 	isb	sy
 8002c82:	e780      	b.n	8002b86 <xQueueReceive+0x62>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002c84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c86:	f000 f8a7 	bl	8002dd8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002c8a:	f000 fb8b 	bl	80033a4 <xTaskResumeAll>
 8002c8e:	e77a      	b.n	8002b86 <xQueueReceive+0x62>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002c90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c92:	f000 f8a1 	bl	8002dd8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002c96:	f000 fb85 	bl	80033a4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c9c:	f000 f8ee 	bl	8002e7c <prvIsQueueEmpty>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f43f af6f 	beq.w	8002b86 <xQueueReceive+0x62>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002ca8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3730      	adds	r7, #48	@ 0x30
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	e000ed04 	.word	0xe000ed04

08002cb8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ccc:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10d      	bne.n	8002cf2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d14d      	bne.n	8002d7a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 ff8a 	bl	8003bfc <xTaskPriorityDisinherit>
 8002ce8:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
 8002cf0:	e043      	b.n	8002d7a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d119      	bne.n	8002d2c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6858      	ldr	r0, [r3, #4]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d00:	461a      	mov	r2, r3
 8002d02:	68b9      	ldr	r1, [r7, #8]
 8002d04:	f007 fda9 	bl	800a85a <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	441a      	add	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d32b      	bcc.n	8002d7a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	e026      	b.n	8002d7a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	68d8      	ldr	r0, [r3, #12]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d34:	461a      	mov	r2, r3
 8002d36:	68b9      	ldr	r1, [r7, #8]
 8002d38:	f007 fd8f 	bl	800a85a <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	68da      	ldr	r2, [r3, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d44:	425b      	negs	r3, r3
 8002d46:	441a      	add	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d207      	bcs.n	8002d68 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	425b      	negs	r3, r3
 8002d62:	441a      	add	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d105      	bne.n	8002d7a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1c5a      	adds	r2, r3, #1
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8002d82:	697b      	ldr	r3, [r7, #20]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d018      	beq.n	8002dd0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	441a      	add	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68da      	ldr	r2, [r3, #12]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d303      	bcc.n	8002dc0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68d9      	ldr	r1, [r3, #12]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc8:	461a      	mov	r2, r3
 8002dca:	6838      	ldr	r0, [r7, #0]
 8002dcc:	f007 fd45 	bl	800a85a <memcpy>
    }
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002de0:	f001 fc34 	bl	800464c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002dea:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002dec:	e011      	b.n	8002e12 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d012      	beq.n	8002e1c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	3324      	adds	r3, #36	@ 0x24
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fcfa 	bl	80037f4 <xTaskRemoveFromEventList>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002e06:	f000 fe3b 	bl	8003a80 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	dce9      	bgt.n	8002dee <prvUnlockQueue+0x16>
 8002e1a:	e000      	b.n	8002e1e <prvUnlockQueue+0x46>
                        break;
 8002e1c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	22ff      	movs	r2, #255	@ 0xff
 8002e22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002e26:	f001 fc43 	bl	80046b0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002e2a:	f001 fc0f 	bl	800464c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e34:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e36:	e011      	b.n	8002e5c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d012      	beq.n	8002e66 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3310      	adds	r3, #16
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 fcd5 	bl	80037f4 <xTaskRemoveFromEventList>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002e50:	f000 fe16 	bl	8003a80 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002e54:	7bbb      	ldrb	r3, [r7, #14]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	dce9      	bgt.n	8002e38 <prvUnlockQueue+0x60>
 8002e64:	e000      	b.n	8002e68 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002e66:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	22ff      	movs	r2, #255	@ 0xff
 8002e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002e70:	f001 fc1e 	bl	80046b0 <vPortExitCritical>
}
 8002e74:	bf00      	nop
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002e84:	f001 fbe2 	bl	800464c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d102      	bne.n	8002e96 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002e90:	2301      	movs	r3, #1
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	e001      	b.n	8002e9a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002e9a:	f001 fc09 	bl	80046b0 <vPortExitCritical>

    return xReturn;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002eb0:	f001 fbcc 	bl	800464c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d102      	bne.n	8002ec6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	e001      	b.n	8002eca <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002eca:	f001 fbf1 	bl	80046b0 <vPortExitCritical>

    return xReturn;
 8002ece:	68fb      	ldr	r3, [r7, #12]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08c      	sub	sp, #48	@ 0x30
 8002edc:	af04      	add	r7, sp, #16
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	603b      	str	r3, [r7, #0]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002ee8:	88fb      	ldrh	r3, [r7, #6]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f001 fcd7 	bl	80048a0 <pvPortMalloc>
 8002ef2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00e      	beq.n	8002f18 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002efa:	2058      	movs	r0, #88	@ 0x58
 8002efc:	f001 fcd0 	bl	80048a0 <pvPortMalloc>
 8002f00:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f0e:	e005      	b.n	8002f1c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002f10:	6978      	ldr	r0, [r7, #20]
 8002f12:	f001 fda7 	bl	8004a64 <vPortFree>
 8002f16:	e001      	b.n	8002f1c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d013      	beq.n	8002f4a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f22:	88fa      	ldrh	r2, [r7, #6]
 8002f24:	2300      	movs	r3, #0
 8002f26:	9303      	str	r3, [sp, #12]
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	9302      	str	r3, [sp, #8]
 8002f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f2e:	9301      	str	r3, [sp, #4]
 8002f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	68b9      	ldr	r1, [r7, #8]
 8002f38:	68f8      	ldr	r0, [r7, #12]
 8002f3a:	f000 f80e 	bl	8002f5a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002f3e:	69f8      	ldr	r0, [r7, #28]
 8002f40:	f000 f8a2 	bl	8003088 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002f44:	2301      	movs	r3, #1
 8002f46:	61bb      	str	r3, [r7, #24]
 8002f48:	e002      	b.n	8002f50 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f4e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002f50:	69bb      	ldr	r3, [r7, #24]
    }
 8002f52:	4618      	mov	r0, r3
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b088      	sub	sp, #32
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	60b9      	str	r1, [r7, #8]
 8002f64:	607a      	str	r2, [r7, #4]
 8002f66:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f6a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	461a      	mov	r2, r3
 8002f72:	21a5      	movs	r1, #165	@ 0xa5
 8002f74:	f007 fbf7 	bl	800a766 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f82:	3b01      	subs	r3, #1
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	f023 0307 	bic.w	r3, r3, #7
 8002f90:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00b      	beq.n	8002fb4 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8002f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa0:	f383 8811 	msr	BASEPRI, r3
 8002fa4:	f3bf 8f6f 	isb	sy
 8002fa8:	f3bf 8f4f 	dsb	sy
 8002fac:	617b      	str	r3, [r7, #20]
    }
 8002fae:	bf00      	nop
 8002fb0:	bf00      	nop
 8002fb2:	e7fd      	b.n	8002fb0 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d01f      	beq.n	8002ffa <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61fb      	str	r3, [r7, #28]
 8002fbe:	e012      	b.n	8002fe6 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	7819      	ldrb	r1, [r3, #0]
 8002fc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	4413      	add	r3, r2
 8002fce:	3334      	adds	r3, #52	@ 0x34
 8002fd0:	460a      	mov	r2, r1
 8002fd2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	4413      	add	r3, r2
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d006      	beq.n	8002fee <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	61fb      	str	r3, [r7, #28]
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	2b09      	cmp	r3, #9
 8002fea:	d9e9      	bls.n	8002fc0 <prvInitialiseNewTask+0x66>
 8002fec:	e000      	b.n	8002ff0 <prvInitialiseNewTask+0x96>
            {
                break;
 8002fee:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002ff8:	e003      	b.n	8003002 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003004:	2b04      	cmp	r3, #4
 8003006:	d901      	bls.n	800300c <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003008:	2304      	movs	r3, #4
 800300a:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800300c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800300e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003010:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003014:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003016:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8003018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301a:	2200      	movs	r2, #0
 800301c:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800301e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003020:	3304      	adds	r3, #4
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff fb0f 	bl	8002646 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800302a:	3318      	adds	r3, #24
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff fb0a 	bl	8002646 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003034:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003036:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303a:	f1c3 0205 	rsb	r2, r3, #5
 800303e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003040:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003044:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003046:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304a:	3350      	adds	r3, #80	@ 0x50
 800304c:	2204      	movs	r2, #4
 800304e:	2100      	movs	r1, #0
 8003050:	4618      	mov	r0, r3
 8003052:	f007 fb88 	bl	800a766 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003058:	3354      	adds	r3, #84	@ 0x54
 800305a:	2201      	movs	r2, #1
 800305c:	2100      	movs	r1, #0
 800305e:	4618      	mov	r0, r3
 8003060:	f007 fb81 	bl	800a766 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	68f9      	ldr	r1, [r7, #12]
 8003068:	69b8      	ldr	r0, [r7, #24]
 800306a:	f001 f93d 	bl	80042e8 <pxPortInitialiseStack>
 800306e:	4602      	mov	r2, r0
 8003070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003072:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800307a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800307c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800307e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003080:	bf00      	nop
 8003082:	3720      	adds	r7, #32
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003090:	f001 fadc 	bl	800464c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003094:	4b2c      	ldr	r3, [pc, #176]	@ (8003148 <prvAddNewTaskToReadyList+0xc0>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	3301      	adds	r3, #1
 800309a:	4a2b      	ldr	r2, [pc, #172]	@ (8003148 <prvAddNewTaskToReadyList+0xc0>)
 800309c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800309e:	4b2b      	ldr	r3, [pc, #172]	@ (800314c <prvAddNewTaskToReadyList+0xc4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d109      	bne.n	80030ba <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80030a6:	4a29      	ldr	r2, [pc, #164]	@ (800314c <prvAddNewTaskToReadyList+0xc4>)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80030ac:	4b26      	ldr	r3, [pc, #152]	@ (8003148 <prvAddNewTaskToReadyList+0xc0>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d110      	bne.n	80030d6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80030b4:	f000 fd08 	bl	8003ac8 <prvInitialiseTaskLists>
 80030b8:	e00d      	b.n	80030d6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80030ba:	4b25      	ldr	r3, [pc, #148]	@ (8003150 <prvAddNewTaskToReadyList+0xc8>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d109      	bne.n	80030d6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80030c2:	4b22      	ldr	r3, [pc, #136]	@ (800314c <prvAddNewTaskToReadyList+0xc4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d802      	bhi.n	80030d6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80030d0:	4a1e      	ldr	r2, [pc, #120]	@ (800314c <prvAddNewTaskToReadyList+0xc4>)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80030d6:	4b1f      	ldr	r3, [pc, #124]	@ (8003154 <prvAddNewTaskToReadyList+0xcc>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	3301      	adds	r3, #1
 80030dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003154 <prvAddNewTaskToReadyList+0xcc>)
 80030de:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80030e0:	4b1c      	ldr	r3, [pc, #112]	@ (8003154 <prvAddNewTaskToReadyList+0xcc>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ec:	2201      	movs	r2, #1
 80030ee:	409a      	lsls	r2, r3
 80030f0:	4b19      	ldr	r3, [pc, #100]	@ (8003158 <prvAddNewTaskToReadyList+0xd0>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	4a18      	ldr	r2, [pc, #96]	@ (8003158 <prvAddNewTaskToReadyList+0xd0>)
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4a15      	ldr	r2, [pc, #84]	@ (800315c <prvAddNewTaskToReadyList+0xd4>)
 8003108:	441a      	add	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	3304      	adds	r3, #4
 800310e:	4619      	mov	r1, r3
 8003110:	4610      	mov	r0, r2
 8003112:	f7ff faa5 	bl	8002660 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003116:	f001 facb 	bl	80046b0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800311a:	4b0d      	ldr	r3, [pc, #52]	@ (8003150 <prvAddNewTaskToReadyList+0xc8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00e      	beq.n	8003140 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003122:	4b0a      	ldr	r3, [pc, #40]	@ (800314c <prvAddNewTaskToReadyList+0xc4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312c:	429a      	cmp	r2, r3
 800312e:	d207      	bcs.n	8003140 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003130:	4b0b      	ldr	r3, [pc, #44]	@ (8003160 <prvAddNewTaskToReadyList+0xd8>)
 8003132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	f3bf 8f4f 	dsb	sy
 800313c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003140:	bf00      	nop
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	20000424 	.word	0x20000424
 800314c:	2000034c 	.word	0x2000034c
 8003150:	20000430 	.word	0x20000430
 8003154:	20000440 	.word	0x20000440
 8003158:	2000042c 	.word	0x2000042c
 800315c:	20000350 	.word	0x20000350
 8003160:	e000ed04 	.word	0xe000ed04

08003164 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 800316c:	f001 fa6e 	bl	800464c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d102      	bne.n	800317c <vTaskDelete+0x18>
 8003176:	4b39      	ldr	r3, [pc, #228]	@ (800325c <vTaskDelete+0xf8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	e000      	b.n	800317e <vTaskDelete+0x1a>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	60fb      	str	r3, [r7, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	3304      	adds	r3, #4
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff fac8 	bl	800271a <uxListRemove>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d115      	bne.n	80031bc <vTaskDelete+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003194:	4932      	ldr	r1, [pc, #200]	@ (8003260 <vTaskDelete+0xfc>)
 8003196:	4613      	mov	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	440b      	add	r3, r1
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10a      	bne.n	80031bc <vTaskDelete+0x58>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	2201      	movs	r2, #1
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	43da      	mvns	r2, r3
 80031b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003264 <vTaskDelete+0x100>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4013      	ands	r3, r2
 80031b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003264 <vTaskDelete+0x100>)
 80031ba:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d004      	beq.n	80031ce <vTaskDelete+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	3318      	adds	r3, #24
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff faa6 	bl	800271a <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 80031ce:	4b26      	ldr	r3, [pc, #152]	@ (8003268 <vTaskDelete+0x104>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	3301      	adds	r3, #1
 80031d4:	4a24      	ldr	r2, [pc, #144]	@ (8003268 <vTaskDelete+0x104>)
 80031d6:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
 80031d8:	4b20      	ldr	r3, [pc, #128]	@ (800325c <vTaskDelete+0xf8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d10b      	bne.n	80031fa <vTaskDelete+0x96>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	3304      	adds	r3, #4
 80031e6:	4619      	mov	r1, r3
 80031e8:	4820      	ldr	r0, [pc, #128]	@ (800326c <vTaskDelete+0x108>)
 80031ea:	f7ff fa39 	bl	8002660 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 80031ee:	4b20      	ldr	r3, [pc, #128]	@ (8003270 <vTaskDelete+0x10c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	3301      	adds	r3, #1
 80031f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003270 <vTaskDelete+0x10c>)
 80031f6:	6013      	str	r3, [r2, #0]
 80031f8:	e009      	b.n	800320e <vTaskDelete+0xaa>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
 80031fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003274 <vTaskDelete+0x110>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3b01      	subs	r3, #1
 8003200:	4a1c      	ldr	r2, [pc, #112]	@ (8003274 <vTaskDelete+0x110>)
 8003202:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
                prvDeleteTCB( pxTCB );
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 fccd 	bl	8003ba4 <prvDeleteTCB>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 800320a:	f000 fcdb 	bl	8003bc4 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 800320e:	f001 fa4f 	bl	80046b0 <vPortExitCritical>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
 8003212:	4b19      	ldr	r3, [pc, #100]	@ (8003278 <vTaskDelete+0x114>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d01c      	beq.n	8003254 <vTaskDelete+0xf0>
        {
            if( pxTCB == pxCurrentTCB )
 800321a:	4b10      	ldr	r3, [pc, #64]	@ (800325c <vTaskDelete+0xf8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	429a      	cmp	r2, r3
 8003222:	d117      	bne.n	8003254 <vTaskDelete+0xf0>
            {
                configASSERT( uxSchedulerSuspended == 0 );
 8003224:	4b15      	ldr	r3, [pc, #84]	@ (800327c <vTaskDelete+0x118>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00b      	beq.n	8003244 <vTaskDelete+0xe0>
        __asm volatile
 800322c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003230:	f383 8811 	msr	BASEPRI, r3
 8003234:	f3bf 8f6f 	isb	sy
 8003238:	f3bf 8f4f 	dsb	sy
 800323c:	60bb      	str	r3, [r7, #8]
    }
 800323e:	bf00      	nop
 8003240:	bf00      	nop
 8003242:	e7fd      	b.n	8003240 <vTaskDelete+0xdc>
                portYIELD_WITHIN_API();
 8003244:	4b0e      	ldr	r3, [pc, #56]	@ (8003280 <vTaskDelete+0x11c>)
 8003246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	f3bf 8f4f 	dsb	sy
 8003250:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	2000034c 	.word	0x2000034c
 8003260:	20000350 	.word	0x20000350
 8003264:	2000042c 	.word	0x2000042c
 8003268:	20000440 	.word	0x20000440
 800326c:	200003f8 	.word	0x200003f8
 8003270:	2000040c 	.word	0x2000040c
 8003274:	20000424 	.word	0x20000424
 8003278:	20000430 	.word	0x20000430
 800327c:	2000044c 	.word	0x2000044c
 8003280:	e000ed04 	.word	0xe000ed04

08003284 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800328c:	2300      	movs	r3, #0
 800328e:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d018      	beq.n	80032c8 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8003296:	4b14      	ldr	r3, [pc, #80]	@ (80032e8 <vTaskDelay+0x64>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00b      	beq.n	80032b6 <vTaskDelay+0x32>
        __asm volatile
 800329e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	60bb      	str	r3, [r7, #8]
    }
 80032b0:	bf00      	nop
 80032b2:	bf00      	nop
 80032b4:	e7fd      	b.n	80032b2 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80032b6:	f000 f867 	bl	8003388 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80032ba:	2100      	movs	r1, #0
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f000 ffad 	bl	800421c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80032c2:	f000 f86f 	bl	80033a4 <xTaskResumeAll>
 80032c6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d107      	bne.n	80032de <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 80032ce:	4b07      	ldr	r3, [pc, #28]	@ (80032ec <vTaskDelay+0x68>)
 80032d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	f3bf 8f4f 	dsb	sy
 80032da:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80032de:	bf00      	nop
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	2000044c 	.word	0x2000044c
 80032ec:	e000ed04 	.word	0xe000ed04

080032f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80032f6:	4b1d      	ldr	r3, [pc, #116]	@ (800336c <vTaskStartScheduler+0x7c>)
 80032f8:	9301      	str	r3, [sp, #4]
 80032fa:	2300      	movs	r3, #0
 80032fc:	9300      	str	r3, [sp, #0]
 80032fe:	2300      	movs	r3, #0
 8003300:	2282      	movs	r2, #130	@ 0x82
 8003302:	491b      	ldr	r1, [pc, #108]	@ (8003370 <vTaskStartScheduler+0x80>)
 8003304:	481b      	ldr	r0, [pc, #108]	@ (8003374 <vTaskStartScheduler+0x84>)
 8003306:	f7ff fde7 	bl	8002ed8 <xTaskCreate>
 800330a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d116      	bne.n	8003340 <vTaskStartScheduler+0x50>
        __asm volatile
 8003312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
 8003322:	60bb      	str	r3, [r7, #8]
    }
 8003324:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003326:	4b14      	ldr	r3, [pc, #80]	@ (8003378 <vTaskStartScheduler+0x88>)
 8003328:	f04f 32ff 	mov.w	r2, #4294967295
 800332c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800332e:	4b13      	ldr	r3, [pc, #76]	@ (800337c <vTaskStartScheduler+0x8c>)
 8003330:	2201      	movs	r2, #1
 8003332:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003334:	4b12      	ldr	r3, [pc, #72]	@ (8003380 <vTaskStartScheduler+0x90>)
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800333a:	f001 f863 	bl	8004404 <xPortStartScheduler>
 800333e:	e00f      	b.n	8003360 <vTaskStartScheduler+0x70>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003346:	d10b      	bne.n	8003360 <vTaskStartScheduler+0x70>
        __asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	607b      	str	r3, [r7, #4]
    }
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <vTaskStartScheduler+0x6c>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003360:	4b08      	ldr	r3, [pc, #32]	@ (8003384 <vTaskStartScheduler+0x94>)
 8003362:	681b      	ldr	r3, [r3, #0]
}
 8003364:	bf00      	nop
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	20000448 	.word	0x20000448
 8003370:	0800e128 	.word	0x0800e128
 8003374:	08003a99 	.word	0x08003a99
 8003378:	20000444 	.word	0x20000444
 800337c:	20000430 	.word	0x20000430
 8003380:	20000428 	.word	0x20000428
 8003384:	0800e148 	.word	0x0800e148

08003388 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800338c:	4b04      	ldr	r3, [pc, #16]	@ (80033a0 <vTaskSuspendAll+0x18>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	3301      	adds	r3, #1
 8003392:	4a03      	ldr	r2, [pc, #12]	@ (80033a0 <vTaskSuspendAll+0x18>)
 8003394:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003396:	bf00      	nop
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	2000044c 	.word	0x2000044c

080033a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80033ae:	2300      	movs	r3, #0
 80033b0:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80033b2:	4b42      	ldr	r3, [pc, #264]	@ (80034bc <xTaskResumeAll+0x118>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10b      	bne.n	80033d2 <xTaskResumeAll+0x2e>
        __asm volatile
 80033ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033be:	f383 8811 	msr	BASEPRI, r3
 80033c2:	f3bf 8f6f 	isb	sy
 80033c6:	f3bf 8f4f 	dsb	sy
 80033ca:	603b      	str	r3, [r7, #0]
    }
 80033cc:	bf00      	nop
 80033ce:	bf00      	nop
 80033d0:	e7fd      	b.n	80033ce <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80033d2:	f001 f93b 	bl	800464c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80033d6:	4b39      	ldr	r3, [pc, #228]	@ (80034bc <xTaskResumeAll+0x118>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	3b01      	subs	r3, #1
 80033dc:	4a37      	ldr	r2, [pc, #220]	@ (80034bc <xTaskResumeAll+0x118>)
 80033de:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033e0:	4b36      	ldr	r3, [pc, #216]	@ (80034bc <xTaskResumeAll+0x118>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d161      	bne.n	80034ac <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80033e8:	4b35      	ldr	r3, [pc, #212]	@ (80034c0 <xTaskResumeAll+0x11c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d05d      	beq.n	80034ac <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033f0:	e02e      	b.n	8003450 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033f2:	4b34      	ldr	r3, [pc, #208]	@ (80034c4 <xTaskResumeAll+0x120>)
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	3318      	adds	r3, #24
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff f98b 	bl	800271a <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3304      	adds	r3, #4
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff f986 	bl	800271a <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003412:	2201      	movs	r2, #1
 8003414:	409a      	lsls	r2, r3
 8003416:	4b2c      	ldr	r3, [pc, #176]	@ (80034c8 <xTaskResumeAll+0x124>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4313      	orrs	r3, r2
 800341c:	4a2a      	ldr	r2, [pc, #168]	@ (80034c8 <xTaskResumeAll+0x124>)
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003424:	4613      	mov	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4413      	add	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4a27      	ldr	r2, [pc, #156]	@ (80034cc <xTaskResumeAll+0x128>)
 800342e:	441a      	add	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	3304      	adds	r3, #4
 8003434:	4619      	mov	r1, r3
 8003436:	4610      	mov	r0, r2
 8003438:	f7ff f912 	bl	8002660 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003440:	4b23      	ldr	r3, [pc, #140]	@ (80034d0 <xTaskResumeAll+0x12c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003446:	429a      	cmp	r2, r3
 8003448:	d302      	bcc.n	8003450 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 800344a:	4b22      	ldr	r3, [pc, #136]	@ (80034d4 <xTaskResumeAll+0x130>)
 800344c:	2201      	movs	r2, #1
 800344e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003450:	4b1c      	ldr	r3, [pc, #112]	@ (80034c4 <xTaskResumeAll+0x120>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1cc      	bne.n	80033f2 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800345e:	f000 fbb1 	bl	8003bc4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003462:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <xTaskResumeAll+0x134>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d010      	beq.n	8003490 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800346e:	f000 f847 	bl	8003500 <xTaskIncrementTick>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d002      	beq.n	800347e <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8003478:	4b16      	ldr	r3, [pc, #88]	@ (80034d4 <xTaskResumeAll+0x130>)
 800347a:	2201      	movs	r2, #1
 800347c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	3b01      	subs	r3, #1
 8003482:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f1      	bne.n	800346e <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 800348a:	4b13      	ldr	r3, [pc, #76]	@ (80034d8 <xTaskResumeAll+0x134>)
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003490:	4b10      	ldr	r3, [pc, #64]	@ (80034d4 <xTaskResumeAll+0x130>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d009      	beq.n	80034ac <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003498:	2301      	movs	r3, #1
 800349a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800349c:	4b0f      	ldr	r3, [pc, #60]	@ (80034dc <xTaskResumeAll+0x138>)
 800349e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	f3bf 8f4f 	dsb	sy
 80034a8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80034ac:	f001 f900 	bl	80046b0 <vPortExitCritical>

    return xAlreadyYielded;
 80034b0:	68bb      	ldr	r3, [r7, #8]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	2000044c 	.word	0x2000044c
 80034c0:	20000424 	.word	0x20000424
 80034c4:	200003e4 	.word	0x200003e4
 80034c8:	2000042c 	.word	0x2000042c
 80034cc:	20000350 	.word	0x20000350
 80034d0:	2000034c 	.word	0x2000034c
 80034d4:	20000438 	.word	0x20000438
 80034d8:	20000434 	.word	0x20000434
 80034dc:	e000ed04 	.word	0xe000ed04

080034e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80034e6:	4b05      	ldr	r3, [pc, #20]	@ (80034fc <xTaskGetTickCount+0x1c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80034ec:	687b      	ldr	r3, [r7, #4]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	20000428 	.word	0x20000428

08003500 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003506:	2300      	movs	r3, #0
 8003508:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800350a:	4b4f      	ldr	r3, [pc, #316]	@ (8003648 <xTaskIncrementTick+0x148>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	f040 808f 	bne.w	8003632 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003514:	4b4d      	ldr	r3, [pc, #308]	@ (800364c <xTaskIncrementTick+0x14c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	3301      	adds	r3, #1
 800351a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800351c:	4a4b      	ldr	r2, [pc, #300]	@ (800364c <xTaskIncrementTick+0x14c>)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d121      	bne.n	800356c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003528:	4b49      	ldr	r3, [pc, #292]	@ (8003650 <xTaskIncrementTick+0x150>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00b      	beq.n	800354a <xTaskIncrementTick+0x4a>
        __asm volatile
 8003532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003536:	f383 8811 	msr	BASEPRI, r3
 800353a:	f3bf 8f6f 	isb	sy
 800353e:	f3bf 8f4f 	dsb	sy
 8003542:	603b      	str	r3, [r7, #0]
    }
 8003544:	bf00      	nop
 8003546:	bf00      	nop
 8003548:	e7fd      	b.n	8003546 <xTaskIncrementTick+0x46>
 800354a:	4b41      	ldr	r3, [pc, #260]	@ (8003650 <xTaskIncrementTick+0x150>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	4b40      	ldr	r3, [pc, #256]	@ (8003654 <xTaskIncrementTick+0x154>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a3e      	ldr	r2, [pc, #248]	@ (8003650 <xTaskIncrementTick+0x150>)
 8003556:	6013      	str	r3, [r2, #0]
 8003558:	4a3e      	ldr	r2, [pc, #248]	@ (8003654 <xTaskIncrementTick+0x154>)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	4b3e      	ldr	r3, [pc, #248]	@ (8003658 <xTaskIncrementTick+0x158>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	3301      	adds	r3, #1
 8003564:	4a3c      	ldr	r2, [pc, #240]	@ (8003658 <xTaskIncrementTick+0x158>)
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	f000 fb2c 	bl	8003bc4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800356c:	4b3b      	ldr	r3, [pc, #236]	@ (800365c <xTaskIncrementTick+0x15c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	429a      	cmp	r2, r3
 8003574:	d348      	bcc.n	8003608 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003576:	4b36      	ldr	r3, [pc, #216]	@ (8003650 <xTaskIncrementTick+0x150>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d104      	bne.n	800358a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003580:	4b36      	ldr	r3, [pc, #216]	@ (800365c <xTaskIncrementTick+0x15c>)
 8003582:	f04f 32ff 	mov.w	r2, #4294967295
 8003586:	601a      	str	r2, [r3, #0]
                    break;
 8003588:	e03e      	b.n	8003608 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800358a:	4b31      	ldr	r3, [pc, #196]	@ (8003650 <xTaskIncrementTick+0x150>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d203      	bcs.n	80035aa <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80035a2:	4a2e      	ldr	r2, [pc, #184]	@ (800365c <xTaskIncrementTick+0x15c>)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80035a8:	e02e      	b.n	8003608 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	3304      	adds	r3, #4
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff f8b3 	bl	800271a <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d004      	beq.n	80035c6 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	3318      	adds	r3, #24
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff f8aa 	bl	800271a <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ca:	2201      	movs	r2, #1
 80035cc:	409a      	lsls	r2, r3
 80035ce:	4b24      	ldr	r3, [pc, #144]	@ (8003660 <xTaskIncrementTick+0x160>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	4a22      	ldr	r2, [pc, #136]	@ (8003660 <xTaskIncrementTick+0x160>)
 80035d6:	6013      	str	r3, [r2, #0]
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035dc:	4613      	mov	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	4413      	add	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003664 <xTaskIncrementTick+0x164>)
 80035e6:	441a      	add	r2, r3
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	3304      	adds	r3, #4
 80035ec:	4619      	mov	r1, r3
 80035ee:	4610      	mov	r0, r2
 80035f0:	f7ff f836 	bl	8002660 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003668 <xTaskIncrementTick+0x168>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fe:	429a      	cmp	r2, r3
 8003600:	d3b9      	bcc.n	8003576 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8003602:	2301      	movs	r3, #1
 8003604:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003606:	e7b6      	b.n	8003576 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003608:	4b17      	ldr	r3, [pc, #92]	@ (8003668 <xTaskIncrementTick+0x168>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800360e:	4915      	ldr	r1, [pc, #84]	@ (8003664 <xTaskIncrementTick+0x164>)
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b01      	cmp	r3, #1
 800361e:	d901      	bls.n	8003624 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8003620:	2301      	movs	r3, #1
 8003622:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8003624:	4b11      	ldr	r3, [pc, #68]	@ (800366c <xTaskIncrementTick+0x16c>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d007      	beq.n	800363c <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 800362c:	2301      	movs	r3, #1
 800362e:	617b      	str	r3, [r7, #20]
 8003630:	e004      	b.n	800363c <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003632:	4b0f      	ldr	r3, [pc, #60]	@ (8003670 <xTaskIncrementTick+0x170>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	3301      	adds	r3, #1
 8003638:	4a0d      	ldr	r2, [pc, #52]	@ (8003670 <xTaskIncrementTick+0x170>)
 800363a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800363c:	697b      	ldr	r3, [r7, #20]
}
 800363e:	4618      	mov	r0, r3
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	2000044c 	.word	0x2000044c
 800364c:	20000428 	.word	0x20000428
 8003650:	200003dc 	.word	0x200003dc
 8003654:	200003e0 	.word	0x200003e0
 8003658:	2000043c 	.word	0x2000043c
 800365c:	20000444 	.word	0x20000444
 8003660:	2000042c 	.word	0x2000042c
 8003664:	20000350 	.word	0x20000350
 8003668:	2000034c 	.word	0x2000034c
 800366c:	20000438 	.word	0x20000438
 8003670:	20000434 	.word	0x20000434

08003674 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800367a:	4b27      	ldr	r3, [pc, #156]	@ (8003718 <vTaskSwitchContext+0xa4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003682:	4b26      	ldr	r3, [pc, #152]	@ (800371c <vTaskSwitchContext+0xa8>)
 8003684:	2201      	movs	r2, #1
 8003686:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003688:	e040      	b.n	800370c <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 800368a:	4b24      	ldr	r3, [pc, #144]	@ (800371c <vTaskSwitchContext+0xa8>)
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003690:	4b23      	ldr	r3, [pc, #140]	@ (8003720 <vTaskSwitchContext+0xac>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	fab3 f383 	clz	r3, r3
 800369c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800369e:	7afb      	ldrb	r3, [r7, #11]
 80036a0:	f1c3 031f 	rsb	r3, r3, #31
 80036a4:	617b      	str	r3, [r7, #20]
 80036a6:	491f      	ldr	r1, [pc, #124]	@ (8003724 <vTaskSwitchContext+0xb0>)
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	4613      	mov	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10b      	bne.n	80036d2 <vTaskSwitchContext+0x5e>
        __asm volatile
 80036ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036be:	f383 8811 	msr	BASEPRI, r3
 80036c2:	f3bf 8f6f 	isb	sy
 80036c6:	f3bf 8f4f 	dsb	sy
 80036ca:	607b      	str	r3, [r7, #4]
    }
 80036cc:	bf00      	nop
 80036ce:	bf00      	nop
 80036d0:	e7fd      	b.n	80036ce <vTaskSwitchContext+0x5a>
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	4613      	mov	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4a11      	ldr	r2, [pc, #68]	@ (8003724 <vTaskSwitchContext+0xb0>)
 80036de:	4413      	add	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	605a      	str	r2, [r3, #4]
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	3308      	adds	r3, #8
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d104      	bne.n	8003702 <vTaskSwitchContext+0x8e>
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	605a      	str	r2, [r3, #4]
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	4a07      	ldr	r2, [pc, #28]	@ (8003728 <vTaskSwitchContext+0xb4>)
 800370a:	6013      	str	r3, [r2, #0]
}
 800370c:	bf00      	nop
 800370e:	371c      	adds	r7, #28
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	2000044c 	.word	0x2000044c
 800371c:	20000438 	.word	0x20000438
 8003720:	2000042c 	.word	0x2000042c
 8003724:	20000350 	.word	0x20000350
 8003728:	2000034c 	.word	0x2000034c

0800372c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10b      	bne.n	8003754 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800373c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003740:	f383 8811 	msr	BASEPRI, r3
 8003744:	f3bf 8f6f 	isb	sy
 8003748:	f3bf 8f4f 	dsb	sy
 800374c:	60fb      	str	r3, [r7, #12]
    }
 800374e:	bf00      	nop
 8003750:	bf00      	nop
 8003752:	e7fd      	b.n	8003750 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003754:	4b07      	ldr	r3, [pc, #28]	@ (8003774 <vTaskPlaceOnEventList+0x48>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	3318      	adds	r3, #24
 800375a:	4619      	mov	r1, r3
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f7fe ffa3 	bl	80026a8 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003762:	2101      	movs	r1, #1
 8003764:	6838      	ldr	r0, [r7, #0]
 8003766:	f000 fd59 	bl	800421c <prvAddCurrentTaskToDelayedList>
}
 800376a:	bf00      	nop
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	2000034c 	.word	0x2000034c

08003778 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                     const TickType_t xItemValue,
                                     const TickType_t xTicksToWait )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10b      	bne.n	80037a2 <vTaskPlaceOnUnorderedEventList+0x2a>
        __asm volatile
 800378a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378e:	f383 8811 	msr	BASEPRI, r3
 8003792:	f3bf 8f6f 	isb	sy
 8003796:	f3bf 8f4f 	dsb	sy
 800379a:	617b      	str	r3, [r7, #20]
    }
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	e7fd      	b.n	800379e <vTaskPlaceOnUnorderedEventList+0x26>

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event groups implementation. */
    configASSERT( uxSchedulerSuspended != 0 );
 80037a2:	4b12      	ldr	r3, [pc, #72]	@ (80037ec <vTaskPlaceOnUnorderedEventList+0x74>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10b      	bne.n	80037c2 <vTaskPlaceOnUnorderedEventList+0x4a>
        __asm volatile
 80037aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ae:	f383 8811 	msr	BASEPRI, r3
 80037b2:	f3bf 8f6f 	isb	sy
 80037b6:	f3bf 8f4f 	dsb	sy
 80037ba:	613b      	str	r3, [r7, #16]
    }
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	e7fd      	b.n	80037be <vTaskPlaceOnUnorderedEventList+0x46>

    /* Store the item value in the event list item.  It is safe to access the
     * event list item here as interrupts won't access the event list item of a
     * task that is not in the Blocked state. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80037c2:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <vTaskPlaceOnUnorderedEventList+0x78>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80037cc:	619a      	str	r2, [r3, #24]
    /* Place the event list item of the TCB at the end of the appropriate event
     * list.  It is safe to access the event list here because it is part of an
     * event group implementation - and interrupts don't access event groups
     * directly (instead they access them indirectly by pending function calls to
     * the task level). */
    vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80037ce:	4b08      	ldr	r3, [pc, #32]	@ (80037f0 <vTaskPlaceOnUnorderedEventList+0x78>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	3318      	adds	r3, #24
 80037d4:	4619      	mov	r1, r3
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f7fe ff42 	bl	8002660 <vListInsertEnd>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80037dc:	2101      	movs	r1, #1
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 fd1c 	bl	800421c <prvAddCurrentTaskToDelayedList>
}
 80037e4:	bf00      	nop
 80037e6:	3718      	adds	r7, #24
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	2000044c 	.word	0x2000044c
 80037f0:	2000034c 	.word	0x2000034c

080037f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10b      	bne.n	8003822 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800380a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800380e:	f383 8811 	msr	BASEPRI, r3
 8003812:	f3bf 8f6f 	isb	sy
 8003816:	f3bf 8f4f 	dsb	sy
 800381a:	60fb      	str	r3, [r7, #12]
    }
 800381c:	bf00      	nop
 800381e:	bf00      	nop
 8003820:	e7fd      	b.n	800381e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	3318      	adds	r3, #24
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe ff77 	bl	800271a <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800382c:	4b1d      	ldr	r3, [pc, #116]	@ (80038a4 <xTaskRemoveFromEventList+0xb0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d11c      	bne.n	800386e <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	3304      	adds	r3, #4
 8003838:	4618      	mov	r0, r3
 800383a:	f7fe ff6e 	bl	800271a <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003842:	2201      	movs	r2, #1
 8003844:	409a      	lsls	r2, r3
 8003846:	4b18      	ldr	r3, [pc, #96]	@ (80038a8 <xTaskRemoveFromEventList+0xb4>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4313      	orrs	r3, r2
 800384c:	4a16      	ldr	r2, [pc, #88]	@ (80038a8 <xTaskRemoveFromEventList+0xb4>)
 800384e:	6013      	str	r3, [r2, #0]
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003854:	4613      	mov	r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	4413      	add	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4a13      	ldr	r2, [pc, #76]	@ (80038ac <xTaskRemoveFromEventList+0xb8>)
 800385e:	441a      	add	r2, r3
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	3304      	adds	r3, #4
 8003864:	4619      	mov	r1, r3
 8003866:	4610      	mov	r0, r2
 8003868:	f7fe fefa 	bl	8002660 <vListInsertEnd>
 800386c:	e005      	b.n	800387a <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	3318      	adds	r3, #24
 8003872:	4619      	mov	r1, r3
 8003874:	480e      	ldr	r0, [pc, #56]	@ (80038b0 <xTaskRemoveFromEventList+0xbc>)
 8003876:	f7fe fef3 	bl	8002660 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800387e:	4b0d      	ldr	r3, [pc, #52]	@ (80038b4 <xTaskRemoveFromEventList+0xc0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003884:	429a      	cmp	r2, r3
 8003886:	d905      	bls.n	8003894 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003888:	2301      	movs	r3, #1
 800388a:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800388c:	4b0a      	ldr	r3, [pc, #40]	@ (80038b8 <xTaskRemoveFromEventList+0xc4>)
 800388e:	2201      	movs	r2, #1
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	e001      	b.n	8003898 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003898:	697b      	ldr	r3, [r7, #20]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	2000044c 	.word	0x2000044c
 80038a8:	2000042c 	.word	0x2000042c
 80038ac:	20000350 	.word	0x20000350
 80038b0:	200003e4 	.word	0x200003e4
 80038b4:	2000034c 	.word	0x2000034c
 80038b8:	20000438 	.word	0x20000438

080038bc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                        const TickType_t xItemValue )
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
    TCB_t * pxUnblockedTCB;

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event flags implementation. */
    configASSERT( uxSchedulerSuspended != pdFALSE );
 80038c6:	4b2a      	ldr	r3, [pc, #168]	@ (8003970 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10b      	bne.n	80038e6 <vTaskRemoveFromUnorderedEventList+0x2a>
        __asm volatile
 80038ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d2:	f383 8811 	msr	BASEPRI, r3
 80038d6:	f3bf 8f6f 	isb	sy
 80038da:	f3bf 8f4f 	dsb	sy
 80038de:	613b      	str	r3, [r7, #16]
    }
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	e7fd      	b.n	80038e2 <vTaskRemoveFromUnorderedEventList+0x26>

    /* Store the new item value in the event list. */
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	601a      	str	r2, [r3, #0]

    /* Remove the event list form the event flag.  Interrupts do not access
     * event flags. */
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	617b      	str	r3, [r7, #20]
    configASSERT( pxUnblockedTCB );
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d10b      	bne.n	8003914 <vTaskRemoveFromUnorderedEventList+0x58>
        __asm volatile
 80038fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003900:	f383 8811 	msr	BASEPRI, r3
 8003904:	f3bf 8f6f 	isb	sy
 8003908:	f3bf 8f4f 	dsb	sy
 800390c:	60fb      	str	r3, [r7, #12]
    }
 800390e:	bf00      	nop
 8003910:	bf00      	nop
 8003912:	e7fd      	b.n	8003910 <vTaskRemoveFromUnorderedEventList+0x54>
    ( void ) uxListRemove( pxEventListItem );
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7fe ff00 	bl	800271a <uxListRemove>
    #endif

    /* Remove the task from the delayed list and add it to the ready list.  The
     * scheduler is suspended so interrupts will not be accessing the ready
     * lists. */
    ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	3304      	adds	r3, #4
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe fefb 	bl	800271a <uxListRemove>
    prvAddTaskToReadyList( pxUnblockedTCB );
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	2201      	movs	r2, #1
 800392a:	409a      	lsls	r2, r3
 800392c:	4b11      	ldr	r3, [pc, #68]	@ (8003974 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4313      	orrs	r3, r2
 8003932:	4a10      	ldr	r2, [pc, #64]	@ (8003974 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800393a:	4613      	mov	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4413      	add	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4a0d      	ldr	r2, [pc, #52]	@ (8003978 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8003944:	441a      	add	r2, r3
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	3304      	adds	r3, #4
 800394a:	4619      	mov	r1, r3
 800394c:	4610      	mov	r0, r2
 800394e:	f7fe fe87 	bl	8002660 <vListInsertEnd>

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003956:	4b09      	ldr	r3, [pc, #36]	@ (800397c <vTaskRemoveFromUnorderedEventList+0xc0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395c:	429a      	cmp	r2, r3
 800395e:	d902      	bls.n	8003966 <vTaskRemoveFromUnorderedEventList+0xaa>
    {
        /* The unblocked task has a priority above that of the calling task, so
         * a context switch is required.  This function is called with the
         * scheduler suspended so xYieldPending is set so the context switch
         * occurs immediately that the scheduler is resumed (unsuspended). */
        xYieldPending = pdTRUE;
 8003960:	4b07      	ldr	r3, [pc, #28]	@ (8003980 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8003962:	2201      	movs	r2, #1
 8003964:	601a      	str	r2, [r3, #0]
    }
}
 8003966:	bf00      	nop
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	2000044c 	.word	0x2000044c
 8003974:	2000042c 	.word	0x2000042c
 8003978:	20000350 	.word	0x20000350
 800397c:	2000034c 	.word	0x2000034c
 8003980:	20000438 	.word	0x20000438

08003984 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800398c:	4b06      	ldr	r3, [pc, #24]	@ (80039a8 <vTaskInternalSetTimeOutState+0x24>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003994:	4b05      	ldr	r3, [pc, #20]	@ (80039ac <vTaskInternalSetTimeOutState+0x28>)
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	605a      	str	r2, [r3, #4]
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	2000043c 	.word	0x2000043c
 80039ac:	20000428 	.word	0x20000428

080039b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b088      	sub	sp, #32
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10b      	bne.n	80039d8 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80039c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c4:	f383 8811 	msr	BASEPRI, r3
 80039c8:	f3bf 8f6f 	isb	sy
 80039cc:	f3bf 8f4f 	dsb	sy
 80039d0:	613b      	str	r3, [r7, #16]
    }
 80039d2:	bf00      	nop
 80039d4:	bf00      	nop
 80039d6:	e7fd      	b.n	80039d4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10b      	bne.n	80039f6 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80039de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039e2:	f383 8811 	msr	BASEPRI, r3
 80039e6:	f3bf 8f6f 	isb	sy
 80039ea:	f3bf 8f4f 	dsb	sy
 80039ee:	60fb      	str	r3, [r7, #12]
    }
 80039f0:	bf00      	nop
 80039f2:	bf00      	nop
 80039f4:	e7fd      	b.n	80039f2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80039f6:	f000 fe29 	bl	800464c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80039fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003a78 <xTaskCheckForTimeOut+0xc8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a12:	d102      	bne.n	8003a1a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003a14:	2300      	movs	r3, #0
 8003a16:	61fb      	str	r3, [r7, #28]
 8003a18:	e026      	b.n	8003a68 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	4b17      	ldr	r3, [pc, #92]	@ (8003a7c <xTaskCheckForTimeOut+0xcc>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d00a      	beq.n	8003a3c <xTaskCheckForTimeOut+0x8c>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d305      	bcc.n	8003a3c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003a30:	2301      	movs	r3, #1
 8003a32:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2200      	movs	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	e015      	b.n	8003a68 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d20b      	bcs.n	8003a5e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	1ad2      	subs	r2, r2, r3
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f7ff ff96 	bl	8003984 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	61fb      	str	r3, [r7, #28]
 8003a5c:	e004      	b.n	8003a68 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003a64:	2301      	movs	r3, #1
 8003a66:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003a68:	f000 fe22 	bl	80046b0 <vPortExitCritical>

    return xReturn;
 8003a6c:	69fb      	ldr	r3, [r7, #28]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3720      	adds	r7, #32
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000428 	.word	0x20000428
 8003a7c:	2000043c 	.word	0x2000043c

08003a80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003a84:	4b03      	ldr	r3, [pc, #12]	@ (8003a94 <vTaskMissedYield+0x14>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
}
 8003a8a:	bf00      	nop
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	20000438 	.word	0x20000438

08003a98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003aa0:	f000 f852 	bl	8003b48 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003aa4:	4b06      	ldr	r3, [pc, #24]	@ (8003ac0 <prvIdleTask+0x28>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d9f9      	bls.n	8003aa0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003aac:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <prvIdleTask+0x2c>)
 8003aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	f3bf 8f4f 	dsb	sy
 8003ab8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003abc:	e7f0      	b.n	8003aa0 <prvIdleTask+0x8>
 8003abe:	bf00      	nop
 8003ac0:	20000350 	.word	0x20000350
 8003ac4:	e000ed04 	.word	0xe000ed04

08003ac8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ace:	2300      	movs	r3, #0
 8003ad0:	607b      	str	r3, [r7, #4]
 8003ad2:	e00c      	b.n	8003aee <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	4413      	add	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4a12      	ldr	r2, [pc, #72]	@ (8003b28 <prvInitialiseTaskLists+0x60>)
 8003ae0:	4413      	add	r3, r2
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fe fd8f 	bl	8002606 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	3301      	adds	r3, #1
 8003aec:	607b      	str	r3, [r7, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	d9ef      	bls.n	8003ad4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003af4:	480d      	ldr	r0, [pc, #52]	@ (8003b2c <prvInitialiseTaskLists+0x64>)
 8003af6:	f7fe fd86 	bl	8002606 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003afa:	480d      	ldr	r0, [pc, #52]	@ (8003b30 <prvInitialiseTaskLists+0x68>)
 8003afc:	f7fe fd83 	bl	8002606 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003b00:	480c      	ldr	r0, [pc, #48]	@ (8003b34 <prvInitialiseTaskLists+0x6c>)
 8003b02:	f7fe fd80 	bl	8002606 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003b06:	480c      	ldr	r0, [pc, #48]	@ (8003b38 <prvInitialiseTaskLists+0x70>)
 8003b08:	f7fe fd7d 	bl	8002606 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003b0c:	480b      	ldr	r0, [pc, #44]	@ (8003b3c <prvInitialiseTaskLists+0x74>)
 8003b0e:	f7fe fd7a 	bl	8002606 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003b12:	4b0b      	ldr	r3, [pc, #44]	@ (8003b40 <prvInitialiseTaskLists+0x78>)
 8003b14:	4a05      	ldr	r2, [pc, #20]	@ (8003b2c <prvInitialiseTaskLists+0x64>)
 8003b16:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b18:	4b0a      	ldr	r3, [pc, #40]	@ (8003b44 <prvInitialiseTaskLists+0x7c>)
 8003b1a:	4a05      	ldr	r2, [pc, #20]	@ (8003b30 <prvInitialiseTaskLists+0x68>)
 8003b1c:	601a      	str	r2, [r3, #0]
}
 8003b1e:	bf00      	nop
 8003b20:	3708      	adds	r7, #8
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20000350 	.word	0x20000350
 8003b2c:	200003b4 	.word	0x200003b4
 8003b30:	200003c8 	.word	0x200003c8
 8003b34:	200003e4 	.word	0x200003e4
 8003b38:	200003f8 	.word	0x200003f8
 8003b3c:	20000410 	.word	0x20000410
 8003b40:	200003dc 	.word	0x200003dc
 8003b44:	200003e0 	.word	0x200003e0

08003b48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b4e:	e019      	b.n	8003b84 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003b50:	f000 fd7c 	bl	800464c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b54:	4b10      	ldr	r3, [pc, #64]	@ (8003b98 <prvCheckTasksWaitingTermination+0x50>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	3304      	adds	r3, #4
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fe fdda 	bl	800271a <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003b66:	4b0d      	ldr	r3, [pc, #52]	@ (8003b9c <prvCheckTasksWaitingTermination+0x54>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8003b9c <prvCheckTasksWaitingTermination+0x54>)
 8003b6e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003b70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba0 <prvCheckTasksWaitingTermination+0x58>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	3b01      	subs	r3, #1
 8003b76:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba0 <prvCheckTasksWaitingTermination+0x58>)
 8003b78:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003b7a:	f000 fd99 	bl	80046b0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f810 	bl	8003ba4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b84:	4b06      	ldr	r3, [pc, #24]	@ (8003ba0 <prvCheckTasksWaitingTermination+0x58>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1e1      	bne.n	8003b50 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	200003f8 	.word	0x200003f8
 8003b9c:	20000424 	.word	0x20000424
 8003ba0:	2000040c 	.word	0x2000040c

08003ba4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f000 ff57 	bl	8004a64 <vPortFree>
                vPortFree( pxTCB );
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 ff54 	bl	8004a64 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003bbc:	bf00      	nop
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf4 <prvResetNextTaskUnblockTime+0x30>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d104      	bne.n	8003bdc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003bd2:	4b09      	ldr	r3, [pc, #36]	@ (8003bf8 <prvResetNextTaskUnblockTime+0x34>)
 8003bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003bda:	e005      	b.n	8003be8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003bdc:	4b05      	ldr	r3, [pc, #20]	@ (8003bf4 <prvResetNextTaskUnblockTime+0x30>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a04      	ldr	r2, [pc, #16]	@ (8003bf8 <prvResetNextTaskUnblockTime+0x34>)
 8003be6:	6013      	str	r3, [r2, #0]
}
 8003be8:	bf00      	nop
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	200003dc 	.word	0x200003dc
 8003bf8:	20000444 	.word	0x20000444

08003bfc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d065      	beq.n	8003cde <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003c12:	4b35      	ldr	r3, [pc, #212]	@ (8003ce8 <xTaskPriorityDisinherit+0xec>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d00b      	beq.n	8003c34 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8003c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	60fb      	str	r3, [r7, #12]
    }
 8003c2e:	bf00      	nop
 8003c30:	bf00      	nop
 8003c32:	e7fd      	b.n	8003c30 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10b      	bne.n	8003c54 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8003c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c40:	f383 8811 	msr	BASEPRI, r3
 8003c44:	f3bf 8f6f 	isb	sy
 8003c48:	f3bf 8f4f 	dsb	sy
 8003c4c:	60bb      	str	r3, [r7, #8]
    }
 8003c4e:	bf00      	nop
 8003c50:	bf00      	nop
 8003c52:	e7fd      	b.n	8003c50 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c58:	1e5a      	subs	r2, r3, #1
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d039      	beq.n	8003cde <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d135      	bne.n	8003cde <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	3304      	adds	r3, #4
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7fe fd4f 	bl	800271a <uxListRemove>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10a      	bne.n	8003c98 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c86:	2201      	movs	r2, #1
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	43da      	mvns	r2, r3
 8003c8e:	4b17      	ldr	r3, [pc, #92]	@ (8003cec <xTaskPriorityDisinherit+0xf0>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4013      	ands	r3, r2
 8003c94:	4a15      	ldr	r2, [pc, #84]	@ (8003cec <xTaskPriorityDisinherit+0xf0>)
 8003c96:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca4:	f1c3 0205 	rsb	r2, r3, #5
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8003cec <xTaskPriorityDisinherit+0xf0>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	4a0c      	ldr	r2, [pc, #48]	@ (8003cec <xTaskPriorityDisinherit+0xf0>)
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	4a09      	ldr	r2, [pc, #36]	@ (8003cf0 <xTaskPriorityDisinherit+0xf4>)
 8003ccc:	441a      	add	r2, r3
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	4610      	mov	r0, r2
 8003cd6:	f7fe fcc3 	bl	8002660 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003cde:	697b      	ldr	r3, [r7, #20]
    }
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3718      	adds	r7, #24
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	2000034c 	.word	0x2000034c
 8003cec:	2000042c 	.word	0x2000042c
 8003cf0:	20000350 	.word	0x20000350

08003cf4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
    TickType_t uxReturn;

    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8003cfa:	4b09      	ldr	r3, [pc, #36]	@ (8003d20 <uxTaskResetEventItemValue+0x2c>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	607b      	str	r3, [r7, #4]

    /* Reset the event list item to its normal value - so it can be used with
     * queues and semaphores. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d02:	4b07      	ldr	r3, [pc, #28]	@ (8003d20 <uxTaskResetEventItemValue+0x2c>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d08:	4b05      	ldr	r3, [pc, #20]	@ (8003d20 <uxTaskResetEventItemValue+0x2c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f1c2 0205 	rsb	r2, r2, #5
 8003d10:	619a      	str	r2, [r3, #24]

    return uxReturn;
 8003d12:	687b      	ldr	r3, [r7, #4]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	2000034c 	.word	0x2000034c

08003d24 <ulTaskGenericNotifyTake>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyTake( UBaseType_t uxIndexToWait,
                                      BaseType_t xClearCountOnExit,
                                      TickType_t xTicksToWait )
    {
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00b      	beq.n	8003d4e <ulTaskGenericNotifyTake+0x2a>
        __asm volatile
 8003d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3a:	f383 8811 	msr	BASEPRI, r3
 8003d3e:	f3bf 8f6f 	isb	sy
 8003d42:	f3bf 8f4f 	dsb	sy
 8003d46:	613b      	str	r3, [r7, #16]
    }
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	e7fd      	b.n	8003d4a <ulTaskGenericNotifyTake+0x26>

        taskENTER_CRITICAL();
 8003d4e:	f000 fc7d 	bl	800464c <vPortEnterCritical>
        {
            /* Only block if the notification count is not already non-zero. */
            if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] == 0UL )
 8003d52:	4b26      	ldr	r3, [pc, #152]	@ (8003dec <ulTaskGenericNotifyTake+0xc8>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	3214      	adds	r2, #20
 8003d5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d115      	bne.n	8003d8e <ulTaskGenericNotifyTake+0x6a>
            {
                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8003d62:	4b22      	ldr	r3, [pc, #136]	@ (8003dec <ulTaskGenericNotifyTake+0xc8>)
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	4413      	add	r3, r2
 8003d6a:	3354      	adds	r3, #84	@ 0x54
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00b      	beq.n	8003d8e <ulTaskGenericNotifyTake+0x6a>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d76:	2101      	movs	r1, #1
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 fa4f 	bl	800421c <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8003d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003df0 <ulTaskGenericNotifyTake+0xcc>)
 8003d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003d8e:	f000 fc8f 	bl	80046b0 <vPortExitCritical>

        taskENTER_CRITICAL();
 8003d92:	f000 fc5b 	bl	800464c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_TAKE(  );
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8003d96:	4b15      	ldr	r3, [pc, #84]	@ (8003dec <ulTaskGenericNotifyTake+0xc8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	3214      	adds	r2, #20
 8003d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003da2:	617b      	str	r3, [r7, #20]

            if( ulReturn != 0UL )
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d012      	beq.n	8003dd0 <ulTaskGenericNotifyTake+0xac>
            {
                if( xClearCountOnExit != pdFALSE )
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d007      	beq.n	8003dc0 <ulTaskGenericNotifyTake+0x9c>
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = 0UL;
 8003db0:	4b0e      	ldr	r3, [pc, #56]	@ (8003dec <ulTaskGenericNotifyTake+0xc8>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	3214      	adds	r2, #20
 8003db8:	2100      	movs	r1, #0
 8003dba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003dbe:	e007      	b.n	8003dd0 <ulTaskGenericNotifyTake+0xac>
                }
                else
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = ulReturn - ( uint32_t ) 1;
 8003dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dec <ulTaskGenericNotifyTake+0xc8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	1e51      	subs	r1, r2, #1
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	3214      	adds	r2, #20
 8003dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8003dd0:	4b06      	ldr	r3, [pc, #24]	@ (8003dec <ulTaskGenericNotifyTake+0xc8>)
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	3354      	adds	r3, #84	@ 0x54
 8003dda:	2200      	movs	r2, #0
 8003ddc:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8003dde:	f000 fc67 	bl	80046b0 <vPortExitCritical>

        return ulReturn;
 8003de2:	697b      	ldr	r3, [r7, #20]
    }
 8003de4:	4618      	mov	r0, r3
 8003de6:	3718      	adds	r7, #24
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	2000034c 	.word	0x2000034c
 8003df0:	e000ed04 	.word	0xe000ed04

08003df4 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
 8003e00:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00b      	beq.n	8003e20 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8003e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e0c:	f383 8811 	msr	BASEPRI, r3
 8003e10:	f3bf 8f6f 	isb	sy
 8003e14:	f3bf 8f4f 	dsb	sy
 8003e18:	613b      	str	r3, [r7, #16]
    }
 8003e1a:	bf00      	nop
 8003e1c:	bf00      	nop
 8003e1e:	e7fd      	b.n	8003e1c <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8003e20:	f000 fc14 	bl	800464c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003e24:	4b31      	ldr	r3, [pc, #196]	@ (8003eec <xTaskGenericNotifyWait+0xf8>)
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	3354      	adds	r3, #84	@ 0x54
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d022      	beq.n	8003e7c <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8003e36:	4b2d      	ldr	r3, [pc, #180]	@ (8003eec <xTaskGenericNotifyWait+0xf8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	3214      	adds	r2, #20
 8003e3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	43d2      	mvns	r2, r2
 8003e46:	4011      	ands	r1, r2
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	3214      	adds	r2, #20
 8003e4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8003e50:	4b26      	ldr	r3, [pc, #152]	@ (8003eec <xTaskGenericNotifyWait+0xf8>)
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	4413      	add	r3, r2
 8003e58:	3354      	adds	r3, #84	@ 0x54
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8003e5e:	6a3b      	ldr	r3, [r7, #32]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00b      	beq.n	8003e7c <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e64:	2101      	movs	r1, #1
 8003e66:	6a38      	ldr	r0, [r7, #32]
 8003e68:	f000 f9d8 	bl	800421c <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8003e6c:	4b20      	ldr	r3, [pc, #128]	@ (8003ef0 <xTaskGenericNotifyWait+0xfc>)
 8003e6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e72:	601a      	str	r2, [r3, #0]
 8003e74:	f3bf 8f4f 	dsb	sy
 8003e78:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003e7c:	f000 fc18 	bl	80046b0 <vPortExitCritical>

        taskENTER_CRITICAL();
 8003e80:	f000 fbe4 	bl	800464c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d007      	beq.n	8003e9a <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8003e8a:	4b18      	ldr	r3, [pc, #96]	@ (8003eec <xTaskGenericNotifyWait+0xf8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	3214      	adds	r2, #20
 8003e92:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003e9a:	4b14      	ldr	r3, [pc, #80]	@ (8003eec <xTaskGenericNotifyWait+0xf8>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	3354      	adds	r3, #84	@ 0x54
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d002      	beq.n	8003eb2 <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	e00e      	b.n	8003ed0 <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8003eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8003eec <xTaskGenericNotifyWait+0xf8>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	3214      	adds	r2, #20
 8003eba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	43d2      	mvns	r2, r2
 8003ec2:	4011      	ands	r1, r2
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	3214      	adds	r2, #20
 8003ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8003ed0:	4b06      	ldr	r3, [pc, #24]	@ (8003eec <xTaskGenericNotifyWait+0xf8>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	3354      	adds	r3, #84	@ 0x54
 8003eda:	2200      	movs	r2, #0
 8003edc:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8003ede:	f000 fbe7 	bl	80046b0 <vPortExitCritical>

        return xReturn;
 8003ee2:	697b      	ldr	r3, [r7, #20]
    }
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	2000034c 	.word	0x2000034c
 8003ef0:	e000ed04 	.word	0xe000ed04

08003ef4 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b08c      	sub	sp, #48	@ 0x30
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
 8003f00:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8003f02:	2301      	movs	r3, #1
 8003f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00b      	beq.n	8003f24 <xTaskGenericNotify+0x30>
        __asm volatile
 8003f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f10:	f383 8811 	msr	BASEPRI, r3
 8003f14:	f3bf 8f6f 	isb	sy
 8003f18:	f3bf 8f4f 	dsb	sy
 8003f1c:	623b      	str	r3, [r7, #32]
    }
 8003f1e:	bf00      	nop
 8003f20:	bf00      	nop
 8003f22:	e7fd      	b.n	8003f20 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10b      	bne.n	8003f42 <xTaskGenericNotify+0x4e>
        __asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	61fb      	str	r3, [r7, #28]
    }
 8003f3c:	bf00      	nop
 8003f3e:	bf00      	nop
 8003f40:	e7fd      	b.n	8003f3e <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 8003f46:	f000 fb81 	bl	800464c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8003f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d006      	beq.n	8003f5e <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8003f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	3214      	adds	r2, #20
 8003f56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f5c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8003f5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	4413      	add	r3, r2
 8003f64:	3354      	adds	r3, #84	@ 0x54
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8003f6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4413      	add	r3, r2
 8003f72:	3354      	adds	r3, #84	@ 0x54
 8003f74:	2202      	movs	r2, #2
 8003f76:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8003f78:	78fb      	ldrb	r3, [r7, #3]
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d83b      	bhi.n	8003ff6 <xTaskGenericNotify+0x102>
 8003f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f84 <xTaskGenericNotify+0x90>)
 8003f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f84:	08004017 	.word	0x08004017
 8003f88:	08003f99 	.word	0x08003f99
 8003f8c:	08003fb5 	.word	0x08003fb5
 8003f90:	08003fcd 	.word	0x08003fcd
 8003f94:	08003fdb 	.word	0x08003fdb
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8003f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f9a:	68ba      	ldr	r2, [r7, #8]
 8003f9c:	3214      	adds	r2, #20
 8003f9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	ea42 0103 	orr.w	r1, r2, r3
 8003fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	3214      	adds	r2, #20
 8003fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003fb2:	e033      	b.n	800401c <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8003fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	3214      	adds	r2, #20
 8003fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fbe:	1c59      	adds	r1, r3, #1
 8003fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc2:	68ba      	ldr	r2, [r7, #8]
 8003fc4:	3214      	adds	r2, #20
 8003fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003fca:	e027      	b.n	800401c <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	3214      	adds	r2, #20
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003fd8:	e020      	b.n	800401c <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8003fda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d006      	beq.n	8003ff0 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe4:	68ba      	ldr	r2, [r7, #8]
 8003fe6:	3214      	adds	r2, #20
 8003fe8:	6879      	ldr	r1, [r7, #4]
 8003fea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8003fee:	e015      	b.n	800401c <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8003ff4:	e012      	b.n	800401c <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8003ff6:	4b2c      	ldr	r3, [pc, #176]	@ (80040a8 <xTaskGenericNotify+0x1b4>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00d      	beq.n	800401a <xTaskGenericNotify+0x126>
        __asm volatile
 8003ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004002:	f383 8811 	msr	BASEPRI, r3
 8004006:	f3bf 8f6f 	isb	sy
 800400a:	f3bf 8f4f 	dsb	sy
 800400e:	61bb      	str	r3, [r7, #24]
    }
 8004010:	bf00      	nop
 8004012:	bf00      	nop
 8004014:	e7fd      	b.n	8004012 <xTaskGenericNotify+0x11e>
                    break;
 8004016:	bf00      	nop
 8004018:	e000      	b.n	800401c <xTaskGenericNotify+0x128>

                    break;
 800401a:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800401c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004020:	2b01      	cmp	r3, #1
 8004022:	d13a      	bne.n	800409a <xTaskGenericNotify+0x1a6>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004026:	3304      	adds	r3, #4
 8004028:	4618      	mov	r0, r3
 800402a:	f7fe fb76 	bl	800271a <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800402e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004032:	2201      	movs	r2, #1
 8004034:	409a      	lsls	r2, r3
 8004036:	4b1d      	ldr	r3, [pc, #116]	@ (80040ac <xTaskGenericNotify+0x1b8>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4313      	orrs	r3, r2
 800403c:	4a1b      	ldr	r2, [pc, #108]	@ (80040ac <xTaskGenericNotify+0x1b8>)
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004044:	4613      	mov	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4a18      	ldr	r2, [pc, #96]	@ (80040b0 <xTaskGenericNotify+0x1bc>)
 800404e:	441a      	add	r2, r3
 8004050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004052:	3304      	adds	r3, #4
 8004054:	4619      	mov	r1, r3
 8004056:	4610      	mov	r0, r2
 8004058:	f7fe fb02 	bl	8002660 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800405c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00b      	beq.n	800407c <xTaskGenericNotify+0x188>
        __asm volatile
 8004064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004068:	f383 8811 	msr	BASEPRI, r3
 800406c:	f3bf 8f6f 	isb	sy
 8004070:	f3bf 8f4f 	dsb	sy
 8004074:	617b      	str	r3, [r7, #20]
    }
 8004076:	bf00      	nop
 8004078:	bf00      	nop
 800407a:	e7fd      	b.n	8004078 <xTaskGenericNotify+0x184>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800407c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004080:	4b0c      	ldr	r3, [pc, #48]	@ (80040b4 <xTaskGenericNotify+0x1c0>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004086:	429a      	cmp	r2, r3
 8004088:	d907      	bls.n	800409a <xTaskGenericNotify+0x1a6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800408a:	4b0b      	ldr	r3, [pc, #44]	@ (80040b8 <xTaskGenericNotify+0x1c4>)
 800408c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	f3bf 8f4f 	dsb	sy
 8004096:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800409a:	f000 fb09 	bl	80046b0 <vPortExitCritical>

        return xReturn;
 800409e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 80040a0:	4618      	mov	r0, r3
 80040a2:	3730      	adds	r7, #48	@ 0x30
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	20000428 	.word	0x20000428
 80040ac:	2000042c 	.word	0x2000042c
 80040b0:	20000350 	.word	0x20000350
 80040b4:	2000034c 	.word	0x2000034c
 80040b8:	e000ed04 	.word	0xe000ed04

080040bc <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08e      	sub	sp, #56	@ 0x38
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10b      	bne.n	80040e6 <vTaskGenericNotifyGiveFromISR+0x2a>
        __asm volatile
 80040ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d2:	f383 8811 	msr	BASEPRI, r3
 80040d6:	f3bf 8f6f 	isb	sy
 80040da:	f3bf 8f4f 	dsb	sy
 80040de:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80040e0:	bf00      	nop
 80040e2:	bf00      	nop
 80040e4:	e7fd      	b.n	80040e2 <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00b      	beq.n	8004104 <vTaskGenericNotifyGiveFromISR+0x48>
        __asm volatile
 80040ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80040fe:	bf00      	nop
 8004100:	bf00      	nop
 8004102:	e7fd      	b.n	8004100 <vTaskGenericNotifyGiveFromISR+0x44>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004104:	f000 fb8a 	bl	800481c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	637b      	str	r3, [r7, #52]	@ 0x34

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800410c:	f3ef 8211 	mrs	r2, BASEPRI
 8004110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004114:	f383 8811 	msr	BASEPRI, r3
 8004118:	f3bf 8f6f 	isb	sy
 800411c:	f3bf 8f4f 	dsb	sy
 8004120:	623a      	str	r2, [r7, #32]
 8004122:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8004124:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004126:	633b      	str	r3, [r7, #48]	@ 0x30
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8004128:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	4413      	add	r3, r2
 800412e:	3354      	adds	r3, #84	@ 0x54
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8004136:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	4413      	add	r3, r2
 800413c:	3354      	adds	r3, #84	@ 0x54
 800413e:	2202      	movs	r2, #2
 8004140:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004144:	68ba      	ldr	r2, [r7, #8]
 8004146:	3214      	adds	r2, #20
 8004148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800414c:	1c59      	adds	r1, r3, #1
 800414e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	3214      	adds	r2, #20
 8004154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            traceTASK_NOTIFY_GIVE_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004158:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800415c:	2b01      	cmp	r3, #1
 800415e:	d146      	bne.n	80041ee <vTaskGenericNotifyGiveFromISR+0x132>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00b      	beq.n	8004180 <vTaskGenericNotifyGiveFromISR+0xc4>
        __asm volatile
 8004168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800416c:	f383 8811 	msr	BASEPRI, r3
 8004170:	f3bf 8f6f 	isb	sy
 8004174:	f3bf 8f4f 	dsb	sy
 8004178:	61bb      	str	r3, [r7, #24]
    }
 800417a:	bf00      	nop
 800417c:	bf00      	nop
 800417e:	e7fd      	b.n	800417c <vTaskGenericNotifyGiveFromISR+0xc0>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004180:	4b20      	ldr	r3, [pc, #128]	@ (8004204 <vTaskGenericNotifyGiveFromISR+0x148>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d11c      	bne.n	80041c2 <vTaskGenericNotifyGiveFromISR+0x106>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800418a:	3304      	adds	r3, #4
 800418c:	4618      	mov	r0, r3
 800418e:	f7fe fac4 	bl	800271a <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004196:	2201      	movs	r2, #1
 8004198:	409a      	lsls	r2, r3
 800419a:	4b1b      	ldr	r3, [pc, #108]	@ (8004208 <vTaskGenericNotifyGiveFromISR+0x14c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4313      	orrs	r3, r2
 80041a0:	4a19      	ldr	r2, [pc, #100]	@ (8004208 <vTaskGenericNotifyGiveFromISR+0x14c>)
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a8:	4613      	mov	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	4a16      	ldr	r2, [pc, #88]	@ (800420c <vTaskGenericNotifyGiveFromISR+0x150>)
 80041b2:	441a      	add	r2, r3
 80041b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b6:	3304      	adds	r3, #4
 80041b8:	4619      	mov	r1, r3
 80041ba:	4610      	mov	r0, r2
 80041bc:	f7fe fa50 	bl	8002660 <vListInsertEnd>
 80041c0:	e005      	b.n	80041ce <vTaskGenericNotifyGiveFromISR+0x112>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80041c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041c4:	3318      	adds	r3, #24
 80041c6:	4619      	mov	r1, r3
 80041c8:	4811      	ldr	r0, [pc, #68]	@ (8004210 <vTaskGenericNotifyGiveFromISR+0x154>)
 80041ca:	f7fe fa49 	bl	8002660 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d2:	4b10      	ldr	r3, [pc, #64]	@ (8004214 <vTaskGenericNotifyGiveFromISR+0x158>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d8:	429a      	cmp	r2, r3
 80041da:	d908      	bls.n	80041ee <vTaskGenericNotifyGiveFromISR+0x132>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d002      	beq.n	80041e8 <vTaskGenericNotifyGiveFromISR+0x12c>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter in an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 80041e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004218 <vTaskGenericNotifyGiveFromISR+0x15c>)
 80041ea:	2201      	movs	r2, #1
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041f0:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80041f8:	bf00      	nop
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    }
 80041fa:	bf00      	nop
 80041fc:	3738      	adds	r7, #56	@ 0x38
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	2000044c 	.word	0x2000044c
 8004208:	2000042c 	.word	0x2000042c
 800420c:	20000350 	.word	0x20000350
 8004210:	200003e4 	.word	0x200003e4
 8004214:	2000034c 	.word	0x2000034c
 8004218:	20000438 	.word	0x20000438

0800421c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004226:	4b29      	ldr	r3, [pc, #164]	@ (80042cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800422c:	4b28      	ldr	r3, [pc, #160]	@ (80042d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	3304      	adds	r3, #4
 8004232:	4618      	mov	r0, r3
 8004234:	f7fe fa71 	bl	800271a <uxListRemove>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d10b      	bne.n	8004256 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800423e:	4b24      	ldr	r3, [pc, #144]	@ (80042d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004244:	2201      	movs	r2, #1
 8004246:	fa02 f303 	lsl.w	r3, r2, r3
 800424a:	43da      	mvns	r2, r3
 800424c:	4b21      	ldr	r3, [pc, #132]	@ (80042d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4013      	ands	r3, r2
 8004252:	4a20      	ldr	r2, [pc, #128]	@ (80042d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004254:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425c:	d10a      	bne.n	8004274 <prvAddCurrentTaskToDelayedList+0x58>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d007      	beq.n	8004274 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004264:	4b1a      	ldr	r3, [pc, #104]	@ (80042d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	3304      	adds	r3, #4
 800426a:	4619      	mov	r1, r3
 800426c:	481a      	ldr	r0, [pc, #104]	@ (80042d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800426e:	f7fe f9f7 	bl	8002660 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004272:	e026      	b.n	80042c2 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4413      	add	r3, r2
 800427a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800427c:	4b14      	ldr	r3, [pc, #80]	@ (80042d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	429a      	cmp	r2, r3
 800428a:	d209      	bcs.n	80042a0 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800428c:	4b13      	ldr	r3, [pc, #76]	@ (80042dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	4b0f      	ldr	r3, [pc, #60]	@ (80042d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3304      	adds	r3, #4
 8004296:	4619      	mov	r1, r3
 8004298:	4610      	mov	r0, r2
 800429a:	f7fe fa05 	bl	80026a8 <vListInsert>
}
 800429e:	e010      	b.n	80042c2 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042a0:	4b0f      	ldr	r3, [pc, #60]	@ (80042e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	3304      	adds	r3, #4
 80042aa:	4619      	mov	r1, r3
 80042ac:	4610      	mov	r0, r2
 80042ae:	f7fe f9fb 	bl	80026a8 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80042b2:	4b0c      	ldr	r3, [pc, #48]	@ (80042e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d202      	bcs.n	80042c2 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 80042bc:	4a09      	ldr	r2, [pc, #36]	@ (80042e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	6013      	str	r3, [r2, #0]
}
 80042c2:	bf00      	nop
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	20000428 	.word	0x20000428
 80042d0:	2000034c 	.word	0x2000034c
 80042d4:	2000042c 	.word	0x2000042c
 80042d8:	20000410 	.word	0x20000410
 80042dc:	200003e0 	.word	0x200003e0
 80042e0:	200003dc 	.word	0x200003dc
 80042e4:	20000444 	.word	0x20000444

080042e8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	3b04      	subs	r3, #4
 80042f8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004300:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	3b04      	subs	r3, #4
 8004306:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	f023 0201 	bic.w	r2, r3, #1
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	3b04      	subs	r3, #4
 8004316:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004318:	4a0c      	ldr	r2, [pc, #48]	@ (800434c <pxPortInitialiseStack+0x64>)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	3b14      	subs	r3, #20
 8004322:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	3b04      	subs	r3, #4
 800432e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f06f 0202 	mvn.w	r2, #2
 8004336:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3b20      	subs	r3, #32
 800433c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800433e:	68fb      	ldr	r3, [r7, #12]
}
 8004340:	4618      	mov	r0, r3
 8004342:	3714      	adds	r7, #20
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	08004351 	.word	0x08004351

08004350 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004356:	2300      	movs	r3, #0
 8004358:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800435a:	4b13      	ldr	r3, [pc, #76]	@ (80043a8 <prvTaskExitError+0x58>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004362:	d00b      	beq.n	800437c <prvTaskExitError+0x2c>
        __asm volatile
 8004364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004368:	f383 8811 	msr	BASEPRI, r3
 800436c:	f3bf 8f6f 	isb	sy
 8004370:	f3bf 8f4f 	dsb	sy
 8004374:	60fb      	str	r3, [r7, #12]
    }
 8004376:	bf00      	nop
 8004378:	bf00      	nop
 800437a:	e7fd      	b.n	8004378 <prvTaskExitError+0x28>
        __asm volatile
 800437c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004380:	f383 8811 	msr	BASEPRI, r3
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	60bb      	str	r3, [r7, #8]
    }
 800438e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004390:	bf00      	nop
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d0fc      	beq.n	8004392 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004398:	bf00      	nop
 800439a:	bf00      	nop
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	20000000 	.word	0x20000000
 80043ac:	00000000 	.word	0x00000000

080043b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80043b0:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <pxCurrentTCBConst2>)
 80043b2:	6819      	ldr	r1, [r3, #0]
 80043b4:	6808      	ldr	r0, [r1, #0]
 80043b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ba:	f380 8809 	msr	PSP, r0
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	f04f 0000 	mov.w	r0, #0
 80043c6:	f380 8811 	msr	BASEPRI, r0
 80043ca:	4770      	bx	lr
 80043cc:	f3af 8000 	nop.w

080043d0 <pxCurrentTCBConst2>:
 80043d0:	2000034c 	.word	0x2000034c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop

080043d8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80043d8:	4808      	ldr	r0, [pc, #32]	@ (80043fc <prvPortStartFirstTask+0x24>)
 80043da:	6800      	ldr	r0, [r0, #0]
 80043dc:	6800      	ldr	r0, [r0, #0]
 80043de:	f380 8808 	msr	MSP, r0
 80043e2:	f04f 0000 	mov.w	r0, #0
 80043e6:	f380 8814 	msr	CONTROL, r0
 80043ea:	b662      	cpsie	i
 80043ec:	b661      	cpsie	f
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	df00      	svc	0
 80043f8:	bf00      	nop
 80043fa:	0000      	.short	0x0000
 80043fc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004400:	bf00      	nop
 8004402:	bf00      	nop

08004404 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800440a:	4b47      	ldr	r3, [pc, #284]	@ (8004528 <xPortStartScheduler+0x124>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a47      	ldr	r2, [pc, #284]	@ (800452c <xPortStartScheduler+0x128>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d10b      	bne.n	800442c <xPortStartScheduler+0x28>
        __asm volatile
 8004414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004418:	f383 8811 	msr	BASEPRI, r3
 800441c:	f3bf 8f6f 	isb	sy
 8004420:	f3bf 8f4f 	dsb	sy
 8004424:	60fb      	str	r3, [r7, #12]
    }
 8004426:	bf00      	nop
 8004428:	bf00      	nop
 800442a:	e7fd      	b.n	8004428 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800442c:	4b3e      	ldr	r3, [pc, #248]	@ (8004528 <xPortStartScheduler+0x124>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a3f      	ldr	r2, [pc, #252]	@ (8004530 <xPortStartScheduler+0x12c>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d10b      	bne.n	800444e <xPortStartScheduler+0x4a>
        __asm volatile
 8004436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800443a:	f383 8811 	msr	BASEPRI, r3
 800443e:	f3bf 8f6f 	isb	sy
 8004442:	f3bf 8f4f 	dsb	sy
 8004446:	613b      	str	r3, [r7, #16]
    }
 8004448:	bf00      	nop
 800444a:	bf00      	nop
 800444c:	e7fd      	b.n	800444a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800444e:	4b39      	ldr	r3, [pc, #228]	@ (8004534 <xPortStartScheduler+0x130>)
 8004450:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	b2db      	uxtb	r3, r3
 8004458:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	22ff      	movs	r2, #255	@ 0xff
 800445e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	b2db      	uxtb	r3, r3
 8004466:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004468:	78fb      	ldrb	r3, [r7, #3]
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004470:	b2da      	uxtb	r2, r3
 8004472:	4b31      	ldr	r3, [pc, #196]	@ (8004538 <xPortStartScheduler+0x134>)
 8004474:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004476:	4b31      	ldr	r3, [pc, #196]	@ (800453c <xPortStartScheduler+0x138>)
 8004478:	2207      	movs	r2, #7
 800447a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800447c:	e009      	b.n	8004492 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800447e:	4b2f      	ldr	r3, [pc, #188]	@ (800453c <xPortStartScheduler+0x138>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3b01      	subs	r3, #1
 8004484:	4a2d      	ldr	r2, [pc, #180]	@ (800453c <xPortStartScheduler+0x138>)
 8004486:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004488:	78fb      	ldrb	r3, [r7, #3]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	b2db      	uxtb	r3, r3
 8004490:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004492:	78fb      	ldrb	r3, [r7, #3]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449a:	2b80      	cmp	r3, #128	@ 0x80
 800449c:	d0ef      	beq.n	800447e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800449e:	4b27      	ldr	r3, [pc, #156]	@ (800453c <xPortStartScheduler+0x138>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f1c3 0307 	rsb	r3, r3, #7
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d00b      	beq.n	80044c2 <xPortStartScheduler+0xbe>
        __asm volatile
 80044aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ae:	f383 8811 	msr	BASEPRI, r3
 80044b2:	f3bf 8f6f 	isb	sy
 80044b6:	f3bf 8f4f 	dsb	sy
 80044ba:	60bb      	str	r3, [r7, #8]
    }
 80044bc:	bf00      	nop
 80044be:	bf00      	nop
 80044c0:	e7fd      	b.n	80044be <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044c2:	4b1e      	ldr	r3, [pc, #120]	@ (800453c <xPortStartScheduler+0x138>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	021b      	lsls	r3, r3, #8
 80044c8:	4a1c      	ldr	r2, [pc, #112]	@ (800453c <xPortStartScheduler+0x138>)
 80044ca:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044cc:	4b1b      	ldr	r3, [pc, #108]	@ (800453c <xPortStartScheduler+0x138>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044d4:	4a19      	ldr	r2, [pc, #100]	@ (800453c <xPortStartScheduler+0x138>)
 80044d6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80044e0:	4b17      	ldr	r3, [pc, #92]	@ (8004540 <xPortStartScheduler+0x13c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a16      	ldr	r2, [pc, #88]	@ (8004540 <xPortStartScheduler+0x13c>)
 80044e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044ea:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80044ec:	4b14      	ldr	r3, [pc, #80]	@ (8004540 <xPortStartScheduler+0x13c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a13      	ldr	r2, [pc, #76]	@ (8004540 <xPortStartScheduler+0x13c>)
 80044f2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80044f6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80044f8:	f000 f960 	bl	80047bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80044fc:	4b11      	ldr	r3, [pc, #68]	@ (8004544 <xPortStartScheduler+0x140>)
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004502:	f000 f97f 	bl	8004804 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004506:	4b10      	ldr	r3, [pc, #64]	@ (8004548 <xPortStartScheduler+0x144>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a0f      	ldr	r2, [pc, #60]	@ (8004548 <xPortStartScheduler+0x144>)
 800450c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004510:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004512:	f7ff ff61 	bl	80043d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004516:	f7ff f8ad 	bl	8003674 <vTaskSwitchContext>
    prvTaskExitError();
 800451a:	f7ff ff19 	bl	8004350 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3718      	adds	r7, #24
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	e000ed00 	.word	0xe000ed00
 800452c:	410fc271 	.word	0x410fc271
 8004530:	410fc270 	.word	0x410fc270
 8004534:	e000e400 	.word	0xe000e400
 8004538:	20000450 	.word	0x20000450
 800453c:	20000454 	.word	0x20000454
 8004540:	e000ed20 	.word	0xe000ed20
 8004544:	20000000 	.word	0x20000000
 8004548:	e000ef34 	.word	0xe000ef34

0800454c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 800454c:	b480      	push	{r7}
 800454e:	b087      	sub	sp, #28
 8004550:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004552:	4b38      	ldr	r3, [pc, #224]	@ (8004634 <vInitPrioGroupValue+0xe8>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a38      	ldr	r2, [pc, #224]	@ (8004638 <vInitPrioGroupValue+0xec>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d10b      	bne.n	8004574 <vInitPrioGroupValue+0x28>
        __asm volatile
 800455c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004560:	f383 8811 	msr	BASEPRI, r3
 8004564:	f3bf 8f6f 	isb	sy
 8004568:	f3bf 8f4f 	dsb	sy
 800456c:	60fb      	str	r3, [r7, #12]
    }
 800456e:	bf00      	nop
 8004570:	bf00      	nop
 8004572:	e7fd      	b.n	8004570 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004574:	4b2f      	ldr	r3, [pc, #188]	@ (8004634 <vInitPrioGroupValue+0xe8>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a30      	ldr	r2, [pc, #192]	@ (800463c <vInitPrioGroupValue+0xf0>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d10b      	bne.n	8004596 <vInitPrioGroupValue+0x4a>
        __asm volatile
 800457e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004582:	f383 8811 	msr	BASEPRI, r3
 8004586:	f3bf 8f6f 	isb	sy
 800458a:	f3bf 8f4f 	dsb	sy
 800458e:	613b      	str	r3, [r7, #16]
    }
 8004590:	bf00      	nop
 8004592:	bf00      	nop
 8004594:	e7fd      	b.n	8004592 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004596:	4b2a      	ldr	r3, [pc, #168]	@ (8004640 <vInitPrioGroupValue+0xf4>)
 8004598:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	22ff      	movs	r2, #255	@ 0xff
 80045a6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80045b0:	78fb      	ldrb	r3, [r7, #3]
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	4b22      	ldr	r3, [pc, #136]	@ (8004644 <vInitPrioGroupValue+0xf8>)
 80045bc:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80045be:	4b22      	ldr	r3, [pc, #136]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 80045c0:	2207      	movs	r2, #7
 80045c2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045c4:	e009      	b.n	80045da <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 80045c6:	4b20      	ldr	r3, [pc, #128]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	4a1e      	ldr	r2, [pc, #120]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 80045ce:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80045d0:	78fb      	ldrb	r3, [r7, #3]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045da:	78fb      	ldrb	r3, [r7, #3]
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e2:	2b80      	cmp	r3, #128	@ 0x80
 80045e4:	d0ef      	beq.n	80045c6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80045e6:	4b18      	ldr	r3, [pc, #96]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f1c3 0307 	rsb	r3, r3, #7
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d00b      	beq.n	800460a <vInitPrioGroupValue+0xbe>
        __asm volatile
 80045f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f6:	f383 8811 	msr	BASEPRI, r3
 80045fa:	f3bf 8f6f 	isb	sy
 80045fe:	f3bf 8f4f 	dsb	sy
 8004602:	60bb      	str	r3, [r7, #8]
    }
 8004604:	bf00      	nop
 8004606:	bf00      	nop
 8004608:	e7fd      	b.n	8004606 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800460a:	4b0f      	ldr	r3, [pc, #60]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	021b      	lsls	r3, r3, #8
 8004610:	4a0d      	ldr	r2, [pc, #52]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 8004612:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004614:	4b0c      	ldr	r3, [pc, #48]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800461c:	4a0a      	ldr	r2, [pc, #40]	@ (8004648 <vInitPrioGroupValue+0xfc>)
 800461e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	b2da      	uxtb	r2, r3
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8004628:	bf00      	nop
 800462a:	371c      	adds	r7, #28
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr
 8004634:	e000ed00 	.word	0xe000ed00
 8004638:	410fc271 	.word	0x410fc271
 800463c:	410fc270 	.word	0x410fc270
 8004640:	e000e400 	.word	0xe000e400
 8004644:	20000450 	.word	0x20000450
 8004648:	20000454 	.word	0x20000454

0800464c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
        __asm volatile
 8004652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004656:	f383 8811 	msr	BASEPRI, r3
 800465a:	f3bf 8f6f 	isb	sy
 800465e:	f3bf 8f4f 	dsb	sy
 8004662:	607b      	str	r3, [r7, #4]
    }
 8004664:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004666:	4b10      	ldr	r3, [pc, #64]	@ (80046a8 <vPortEnterCritical+0x5c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3301      	adds	r3, #1
 800466c:	4a0e      	ldr	r2, [pc, #56]	@ (80046a8 <vPortEnterCritical+0x5c>)
 800466e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004670:	4b0d      	ldr	r3, [pc, #52]	@ (80046a8 <vPortEnterCritical+0x5c>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d110      	bne.n	800469a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004678:	4b0c      	ldr	r3, [pc, #48]	@ (80046ac <vPortEnterCritical+0x60>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00b      	beq.n	800469a <vPortEnterCritical+0x4e>
        __asm volatile
 8004682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004686:	f383 8811 	msr	BASEPRI, r3
 800468a:	f3bf 8f6f 	isb	sy
 800468e:	f3bf 8f4f 	dsb	sy
 8004692:	603b      	str	r3, [r7, #0]
    }
 8004694:	bf00      	nop
 8004696:	bf00      	nop
 8004698:	e7fd      	b.n	8004696 <vPortEnterCritical+0x4a>
    }
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	20000000 	.word	0x20000000
 80046ac:	e000ed04 	.word	0xe000ed04

080046b0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80046b6:	4b12      	ldr	r3, [pc, #72]	@ (8004700 <vPortExitCritical+0x50>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d10b      	bne.n	80046d6 <vPortExitCritical+0x26>
        __asm volatile
 80046be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c2:	f383 8811 	msr	BASEPRI, r3
 80046c6:	f3bf 8f6f 	isb	sy
 80046ca:	f3bf 8f4f 	dsb	sy
 80046ce:	607b      	str	r3, [r7, #4]
    }
 80046d0:	bf00      	nop
 80046d2:	bf00      	nop
 80046d4:	e7fd      	b.n	80046d2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80046d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004700 <vPortExitCritical+0x50>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	3b01      	subs	r3, #1
 80046dc:	4a08      	ldr	r2, [pc, #32]	@ (8004700 <vPortExitCritical+0x50>)
 80046de:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80046e0:	4b07      	ldr	r3, [pc, #28]	@ (8004700 <vPortExitCritical+0x50>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d105      	bne.n	80046f4 <vPortExitCritical+0x44>
 80046e8:	2300      	movs	r3, #0
 80046ea:	603b      	str	r3, [r7, #0]
        __asm volatile
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	f383 8811 	msr	BASEPRI, r3
    }
 80046f2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	20000000 	.word	0x20000000
	...

08004710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004710:	f3ef 8009 	mrs	r0, PSP
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	4b15      	ldr	r3, [pc, #84]	@ (8004770 <pxCurrentTCBConst>)
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	f01e 0f10 	tst.w	lr, #16
 8004720:	bf08      	it	eq
 8004722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800472a:	6010      	str	r0, [r2, #0]
 800472c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004730:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004734:	f380 8811 	msr	BASEPRI, r0
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	f3bf 8f6f 	isb	sy
 8004740:	f7fe ff98 	bl	8003674 <vTaskSwitchContext>
 8004744:	f04f 0000 	mov.w	r0, #0
 8004748:	f380 8811 	msr	BASEPRI, r0
 800474c:	bc09      	pop	{r0, r3}
 800474e:	6819      	ldr	r1, [r3, #0]
 8004750:	6808      	ldr	r0, [r1, #0]
 8004752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004756:	f01e 0f10 	tst.w	lr, #16
 800475a:	bf08      	it	eq
 800475c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004760:	f380 8809 	msr	PSP, r0
 8004764:	f3bf 8f6f 	isb	sy
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	f3af 8000 	nop.w

08004770 <pxCurrentTCBConst>:
 8004770:	2000034c 	.word	0x2000034c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004774:	bf00      	nop
 8004776:	bf00      	nop

08004778 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
        __asm volatile
 800477e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	607b      	str	r3, [r7, #4]
    }
 8004790:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004792:	f7fe feb5 	bl	8003500 <xTaskIncrementTick>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800479c:	4b06      	ldr	r3, [pc, #24]	@ (80047b8 <SysTick_Handler+0x40>)
 800479e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	2300      	movs	r3, #0
 80047a6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	f383 8811 	msr	BASEPRI, r3
    }
 80047ae:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 80047b0:	bf00      	nop
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	e000ed04 	.word	0xe000ed04

080047bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80047bc:	b480      	push	{r7}
 80047be:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047c0:	4b0b      	ldr	r3, [pc, #44]	@ (80047f0 <vPortSetupTimerInterrupt+0x34>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80047c6:	4b0b      	ldr	r3, [pc, #44]	@ (80047f4 <vPortSetupTimerInterrupt+0x38>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80047cc:	4b0a      	ldr	r3, [pc, #40]	@ (80047f8 <vPortSetupTimerInterrupt+0x3c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a0a      	ldr	r2, [pc, #40]	@ (80047fc <vPortSetupTimerInterrupt+0x40>)
 80047d2:	fba2 2303 	umull	r2, r3, r2, r3
 80047d6:	099b      	lsrs	r3, r3, #6
 80047d8:	4a09      	ldr	r2, [pc, #36]	@ (8004800 <vPortSetupTimerInterrupt+0x44>)
 80047da:	3b01      	subs	r3, #1
 80047dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80047de:	4b04      	ldr	r3, [pc, #16]	@ (80047f0 <vPortSetupTimerInterrupt+0x34>)
 80047e0:	2207      	movs	r2, #7
 80047e2:	601a      	str	r2, [r3, #0]
}
 80047e4:	bf00      	nop
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	e000e010 	.word	0xe000e010
 80047f4:	e000e018 	.word	0xe000e018
 80047f8:	20000004 	.word	0x20000004
 80047fc:	057619f1 	.word	0x057619f1
 8004800:	e000e014 	.word	0xe000e014

08004804 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004804:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004814 <vPortEnableVFP+0x10>
 8004808:	6801      	ldr	r1, [r0, #0]
 800480a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800480e:	6001      	str	r1, [r0, #0]
 8004810:	4770      	bx	lr
 8004812:	0000      	.short	0x0000
 8004814:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004818:	bf00      	nop
 800481a:	bf00      	nop

0800481c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004822:	f3ef 8305 	mrs	r3, IPSR
 8004826:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2b0f      	cmp	r3, #15
 800482c:	d915      	bls.n	800485a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800482e:	4a18      	ldr	r2, [pc, #96]	@ (8004890 <vPortValidateInterruptPriority+0x74>)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4413      	add	r3, r2
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004838:	4b16      	ldr	r3, [pc, #88]	@ (8004894 <vPortValidateInterruptPriority+0x78>)
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	7afa      	ldrb	r2, [r7, #11]
 800483e:	429a      	cmp	r2, r3
 8004840:	d20b      	bcs.n	800485a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8004842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004846:	f383 8811 	msr	BASEPRI, r3
 800484a:	f3bf 8f6f 	isb	sy
 800484e:	f3bf 8f4f 	dsb	sy
 8004852:	607b      	str	r3, [r7, #4]
    }
 8004854:	bf00      	nop
 8004856:	bf00      	nop
 8004858:	e7fd      	b.n	8004856 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800485a:	4b0f      	ldr	r3, [pc, #60]	@ (8004898 <vPortValidateInterruptPriority+0x7c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004862:	4b0e      	ldr	r3, [pc, #56]	@ (800489c <vPortValidateInterruptPriority+0x80>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d90b      	bls.n	8004882 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800486a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800486e:	f383 8811 	msr	BASEPRI, r3
 8004872:	f3bf 8f6f 	isb	sy
 8004876:	f3bf 8f4f 	dsb	sy
 800487a:	603b      	str	r3, [r7, #0]
    }
 800487c:	bf00      	nop
 800487e:	bf00      	nop
 8004880:	e7fd      	b.n	800487e <vPortValidateInterruptPriority+0x62>
    }
 8004882:	bf00      	nop
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	e000e3f0 	.word	0xe000e3f0
 8004894:	20000450 	.word	0x20000450
 8004898:	e000ed0c 	.word	0xe000ed0c
 800489c:	20000454 	.word	0x20000454

080048a0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	@ 0x28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80048ac:	f7fe fd6c 	bl	8003388 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80048b0:	4b66      	ldr	r3, [pc, #408]	@ (8004a4c <pvPortMalloc+0x1ac>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80048b8:	f000 f938 	bl	8004b2c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80048bc:	4b64      	ldr	r3, [pc, #400]	@ (8004a50 <pvPortMalloc+0x1b0>)
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4013      	ands	r3, r2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f040 80a9 	bne.w	8004a1c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d02e      	beq.n	800492e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80048d0:	2208      	movs	r2, #8
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d228      	bcs.n	800492e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 80048dc:	2208      	movs	r2, #8
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4413      	add	r3, r2
 80048e2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d022      	beq.n	8004934 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f023 0307 	bic.w	r3, r3, #7
 80048f4:	3308      	adds	r3, #8
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d215      	bcs.n	8004928 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f023 0307 	bic.w	r3, r3, #7
 8004902:	3308      	adds	r3, #8
 8004904:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	2b00      	cmp	r3, #0
 800490e:	d011      	beq.n	8004934 <pvPortMalloc+0x94>
        __asm volatile
 8004910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004914:	f383 8811 	msr	BASEPRI, r3
 8004918:	f3bf 8f6f 	isb	sy
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	617b      	str	r3, [r7, #20]
    }
 8004922:	bf00      	nop
 8004924:	bf00      	nop
 8004926:	e7fd      	b.n	8004924 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004928:	2300      	movs	r3, #0
 800492a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800492c:	e002      	b.n	8004934 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800492e:	2300      	movs	r3, #0
 8004930:	607b      	str	r3, [r7, #4]
 8004932:	e000      	b.n	8004936 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004934:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d06f      	beq.n	8004a1c <pvPortMalloc+0x17c>
 800493c:	4b45      	ldr	r3, [pc, #276]	@ (8004a54 <pvPortMalloc+0x1b4>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	429a      	cmp	r2, r3
 8004944:	d86a      	bhi.n	8004a1c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004946:	4b44      	ldr	r3, [pc, #272]	@ (8004a58 <pvPortMalloc+0x1b8>)
 8004948:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800494a:	4b43      	ldr	r3, [pc, #268]	@ (8004a58 <pvPortMalloc+0x1b8>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004950:	e004      	b.n	800495c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8004952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004954:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	429a      	cmp	r2, r3
 8004964:	d903      	bls.n	800496e <pvPortMalloc+0xce>
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1f1      	bne.n	8004952 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800496e:	4b37      	ldr	r3, [pc, #220]	@ (8004a4c <pvPortMalloc+0x1ac>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004974:	429a      	cmp	r2, r3
 8004976:	d051      	beq.n	8004a1c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2208      	movs	r2, #8
 800497e:	4413      	add	r3, r2
 8004980:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	6a3b      	ldr	r3, [r7, #32]
 8004988:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	1ad2      	subs	r2, r2, r3
 8004992:	2308      	movs	r3, #8
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	429a      	cmp	r2, r3
 8004998:	d920      	bls.n	80049dc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800499a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4413      	add	r3, r2
 80049a0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00b      	beq.n	80049c4 <pvPortMalloc+0x124>
        __asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	613b      	str	r3, [r7, #16]
    }
 80049be:	bf00      	nop
 80049c0:	bf00      	nop
 80049c2:	e7fd      	b.n	80049c0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80049c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	1ad2      	subs	r2, r2, r3
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80049d6:	69b8      	ldr	r0, [r7, #24]
 80049d8:	f000 f90a 	bl	8004bf0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80049dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004a54 <pvPortMalloc+0x1b4>)
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004a54 <pvPortMalloc+0x1b4>)
 80049e8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80049ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004a54 <pvPortMalloc+0x1b4>)
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	4b1b      	ldr	r3, [pc, #108]	@ (8004a5c <pvPortMalloc+0x1bc>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d203      	bcs.n	80049fe <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80049f6:	4b17      	ldr	r3, [pc, #92]	@ (8004a54 <pvPortMalloc+0x1b4>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a18      	ldr	r2, [pc, #96]	@ (8004a5c <pvPortMalloc+0x1bc>)
 80049fc:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	685a      	ldr	r2, [r3, #4]
 8004a02:	4b13      	ldr	r3, [pc, #76]	@ (8004a50 <pvPortMalloc+0x1b0>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	431a      	orrs	r2, r3
 8004a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	2200      	movs	r2, #0
 8004a10:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004a12:	4b13      	ldr	r3, [pc, #76]	@ (8004a60 <pvPortMalloc+0x1c0>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	3301      	adds	r3, #1
 8004a18:	4a11      	ldr	r2, [pc, #68]	@ (8004a60 <pvPortMalloc+0x1c0>)
 8004a1a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004a1c:	f7fe fcc2 	bl	80033a4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00b      	beq.n	8004a42 <pvPortMalloc+0x1a2>
        __asm volatile
 8004a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2e:	f383 8811 	msr	BASEPRI, r3
 8004a32:	f3bf 8f6f 	isb	sy
 8004a36:	f3bf 8f4f 	dsb	sy
 8004a3a:	60fb      	str	r3, [r7, #12]
    }
 8004a3c:	bf00      	nop
 8004a3e:	bf00      	nop
 8004a40:	e7fd      	b.n	8004a3e <pvPortMalloc+0x19e>
    return pvReturn;
 8004a42:	69fb      	ldr	r3, [r7, #28]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3728      	adds	r7, #40	@ 0x28
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	20013060 	.word	0x20013060
 8004a50:	20013074 	.word	0x20013074
 8004a54:	20013064 	.word	0x20013064
 8004a58:	20013058 	.word	0x20013058
 8004a5c:	20013068 	.word	0x20013068
 8004a60:	2001306c 	.word	0x2001306c

08004a64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d04f      	beq.n	8004b16 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004a76:	2308      	movs	r3, #8
 8004a78:	425b      	negs	r3, r3
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	4b25      	ldr	r3, [pc, #148]	@ (8004b20 <vPortFree+0xbc>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10b      	bne.n	8004aaa <vPortFree+0x46>
        __asm volatile
 8004a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a96:	f383 8811 	msr	BASEPRI, r3
 8004a9a:	f3bf 8f6f 	isb	sy
 8004a9e:	f3bf 8f4f 	dsb	sy
 8004aa2:	60fb      	str	r3, [r7, #12]
    }
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop
 8004aa8:	e7fd      	b.n	8004aa6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00b      	beq.n	8004aca <vPortFree+0x66>
        __asm volatile
 8004ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	60bb      	str	r3, [r7, #8]
    }
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	e7fd      	b.n	8004ac6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	4b14      	ldr	r3, [pc, #80]	@ (8004b20 <vPortFree+0xbc>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d01e      	beq.n	8004b16 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d11a      	bne.n	8004b16 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8004b20 <vPortFree+0xbc>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	401a      	ands	r2, r3
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004af0:	f7fe fc4a 	bl	8003388 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b24 <vPortFree+0xc0>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4413      	add	r3, r2
 8004afe:	4a09      	ldr	r2, [pc, #36]	@ (8004b24 <vPortFree+0xc0>)
 8004b00:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004b02:	6938      	ldr	r0, [r7, #16]
 8004b04:	f000 f874 	bl	8004bf0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004b08:	4b07      	ldr	r3, [pc, #28]	@ (8004b28 <vPortFree+0xc4>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	4a06      	ldr	r2, [pc, #24]	@ (8004b28 <vPortFree+0xc4>)
 8004b10:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004b12:	f7fe fc47 	bl	80033a4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004b16:	bf00      	nop
 8004b18:	3718      	adds	r7, #24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20013074 	.word	0x20013074
 8004b24:	20013064 	.word	0x20013064
 8004b28:	20013070 	.word	0x20013070

08004b2c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b32:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8004b36:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004b38:	4b27      	ldr	r3, [pc, #156]	@ (8004bd8 <prvHeapInit+0xac>)
 8004b3a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00c      	beq.n	8004b60 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	3307      	adds	r3, #7
 8004b4a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f023 0307 	bic.w	r3, r3, #7
 8004b52:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd8 <prvHeapInit+0xac>)
 8004b5c:	4413      	add	r3, r2
 8004b5e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b64:	4a1d      	ldr	r2, [pc, #116]	@ (8004bdc <prvHeapInit+0xb0>)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8004bdc <prvHeapInit+0xb0>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	4413      	add	r3, r2
 8004b76:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004b78:	2208      	movs	r2, #8
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	1a9b      	subs	r3, r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 0307 	bic.w	r3, r3, #7
 8004b86:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a15      	ldr	r2, [pc, #84]	@ (8004be0 <prvHeapInit+0xb4>)
 8004b8c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004b8e:	4b14      	ldr	r3, [pc, #80]	@ (8004be0 <prvHeapInit+0xb4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2200      	movs	r2, #0
 8004b94:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004b96:	4b12      	ldr	r3, [pc, #72]	@ (8004be0 <prvHeapInit+0xb4>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	1ad2      	subs	r2, r2, r3
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004bac:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <prvHeapInit+0xb4>)
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8004be4 <prvHeapInit+0xb8>)
 8004bba:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	4a09      	ldr	r2, [pc, #36]	@ (8004be8 <prvHeapInit+0xbc>)
 8004bc2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004bc4:	4b09      	ldr	r3, [pc, #36]	@ (8004bec <prvHeapInit+0xc0>)
 8004bc6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004bca:	601a      	str	r2, [r3, #0]
}
 8004bcc:	bf00      	nop
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	20000458 	.word	0x20000458
 8004bdc:	20013058 	.word	0x20013058
 8004be0:	20013060 	.word	0x20013060
 8004be4:	20013068 	.word	0x20013068
 8004be8:	20013064 	.word	0x20013064
 8004bec:	20013074 	.word	0x20013074

08004bf0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004bf8:	4b28      	ldr	r3, [pc, #160]	@ (8004c9c <prvInsertBlockIntoFreeList+0xac>)
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	e002      	b.n	8004c04 <prvInsertBlockIntoFreeList+0x14>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d8f7      	bhi.n	8004bfe <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	4413      	add	r3, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d108      	bne.n	8004c32 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	441a      	add	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	68ba      	ldr	r2, [r7, #8]
 8004c3c:	441a      	add	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d118      	bne.n	8004c78 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	4b15      	ldr	r3, [pc, #84]	@ (8004ca0 <prvInsertBlockIntoFreeList+0xb0>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d00d      	beq.n	8004c6e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	441a      	add	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	e008      	b.n	8004c80 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca0 <prvInsertBlockIntoFreeList+0xb0>)
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	601a      	str	r2, [r3, #0]
 8004c76:	e003      	b.n	8004c80 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d002      	beq.n	8004c8e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004c8e:	bf00      	nop
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	20013058 	.word	0x20013058
 8004ca0:	20013060 	.word	0x20013060

08004ca4 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004caa:	4b1e      	ldr	r3, [pc, #120]	@ (8004d24 <USART2_IRQHandler+0x80>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f003 0320 	and.w	r3, r3, #32
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d011      	beq.n	8004cde <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004cba:	4b1b      	ldr	r3, [pc, #108]	@ (8004d28 <USART2_IRQHandler+0x84>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f003 030b 	and.w	r3, r3, #11
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d108      	bne.n	8004cde <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004ccc:	4b17      	ldr	r3, [pc, #92]	@ (8004d2c <USART2_IRQHandler+0x88>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d004      	beq.n	8004cde <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8004cd4:	4b15      	ldr	r3, [pc, #84]	@ (8004d2c <USART2_IRQHandler+0x88>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	79fa      	ldrb	r2, [r7, #7]
 8004cda:	4610      	mov	r0, r2
 8004cdc:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d01a      	beq.n	8004d1e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004ce8:	4b11      	ldr	r3, [pc, #68]	@ (8004d30 <USART2_IRQHandler+0x8c>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d015      	beq.n	8004d1c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8004d30 <USART2_IRQHandler+0x8c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	1dfa      	adds	r2, r7, #7
 8004cf6:	4610      	mov	r0, r2
 8004cf8:	4798      	blx	r3
 8004cfa:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d106      	bne.n	8004d10 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004d02:	4b0c      	ldr	r3, [pc, #48]	@ (8004d34 <USART2_IRQHandler+0x90>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a0b      	ldr	r2, [pc, #44]	@ (8004d34 <USART2_IRQHandler+0x90>)
 8004d08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	e006      	b.n	8004d1e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004d10:	4b04      	ldr	r3, [pc, #16]	@ (8004d24 <USART2_IRQHandler+0x80>)
 8004d12:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004d14:	79fa      	ldrb	r2, [r7, #7]
 8004d16:	4b04      	ldr	r3, [pc, #16]	@ (8004d28 <USART2_IRQHandler+0x84>)
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	e000      	b.n	8004d1e <USART2_IRQHandler+0x7a>
      return;
 8004d1c:	bf00      	nop
    }
  }
}
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	40004400 	.word	0x40004400
 8004d28:	40004404 	.word	0x40004404
 8004d2c:	20013078 	.word	0x20013078
 8004d30:	2001307c 	.word	0x2001307c
 8004d34:	4000440c 	.word	0x4000440c

08004d38 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004d3e:	4b24      	ldr	r3, [pc, #144]	@ (8004dd0 <_DoInit+0x98>)
 8004d40:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2203      	movs	r2, #3
 8004d46:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2203      	movs	r2, #3
 8004d4c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a20      	ldr	r2, [pc, #128]	@ (8004dd4 <_DoInit+0x9c>)
 8004d52:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a20      	ldr	r2, [pc, #128]	@ (8004dd8 <_DoInit+0xa0>)
 8004d58:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d60:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a17      	ldr	r2, [pc, #92]	@ (8004dd4 <_DoInit+0x9c>)
 8004d78:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a17      	ldr	r2, [pc, #92]	@ (8004ddc <_DoInit+0xa4>)
 8004d7e:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2210      	movs	r2, #16
 8004d84:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	3307      	adds	r3, #7
 8004d9c:	4a10      	ldr	r2, [pc, #64]	@ (8004de0 <_DoInit+0xa8>)
 8004d9e:	6810      	ldr	r0, [r2, #0]
 8004da0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004da2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a0e      	ldr	r2, [pc, #56]	@ (8004de4 <_DoInit+0xac>)
 8004daa:	6810      	ldr	r0, [r2, #0]
 8004dac:	6018      	str	r0, [r3, #0]
 8004dae:	8891      	ldrh	r1, [r2, #4]
 8004db0:	7992      	ldrb	r2, [r2, #6]
 8004db2:	8099      	strh	r1, [r3, #4]
 8004db4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004db6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2220      	movs	r2, #32
 8004dbe:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004dc0:	f3bf 8f5f 	dmb	sy
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	20013080 	.word	0x20013080
 8004dd4:	0800e130 	.word	0x0800e130
 8004dd8:	20013128 	.word	0x20013128
 8004ddc:	20013528 	.word	0x20013528
 8004de0:	0800e13c 	.word	0x0800e13c
 8004de4:	0800e140 	.word	0x0800e140

08004de8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b08a      	sub	sp, #40	@ 0x28
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004df4:	2300      	movs	r3, #0
 8004df6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d905      	bls.n	8004e18 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	3b01      	subs	r3, #1
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e16:	e007      	b.n	8004e28 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	69b9      	ldr	r1, [r7, #24]
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	1acb      	subs	r3, r1, r3
 8004e22:	4413      	add	r3, r2
 8004e24:	3b01      	subs	r3, #1
 8004e26:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e32:	4293      	cmp	r3, r2
 8004e34:	bf28      	it	cs
 8004e36:	4613      	movcs	r3, r2
 8004e38:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	bf28      	it	cs
 8004e42:	4613      	movcs	r3, r2
 8004e44:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	685a      	ldr	r2, [r3, #4]
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e52:	68b9      	ldr	r1, [r7, #8]
 8004e54:	6978      	ldr	r0, [r7, #20]
 8004e56:	f005 fd00 	bl	800a85a <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004e5a:	6a3a      	ldr	r2, [r7, #32]
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5e:	4413      	add	r3, r2
 8004e60:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	4413      	add	r3, r2
 8004e68:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004e72:	69fa      	ldr	r2, [r7, #28]
 8004e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e76:	4413      	add	r3, r2
 8004e78:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	69fa      	ldr	r2, [r7, #28]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d101      	bne.n	8004e88 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004e84:	2300      	movs	r3, #0
 8004e86:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004e88:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	69fa      	ldr	r2, [r7, #28]
 8004e90:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1b2      	bne.n	8004dfe <_WriteBlocking+0x16>
  return NumBytesWritten;
 8004e98:	6a3b      	ldr	r3, [r7, #32]
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3728      	adds	r7, #40	@ 0x28
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	b088      	sub	sp, #32
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	60f8      	str	r0, [r7, #12]
 8004eaa:	60b9      	str	r1, [r7, #8]
 8004eac:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d911      	bls.n	8004eea <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	685a      	ldr	r2, [r3, #4]
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	4413      	add	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	68b9      	ldr	r1, [r7, #8]
 8004ed4:	6938      	ldr	r0, [r7, #16]
 8004ed6:	f005 fcc0 	bl	800a85a <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004eda:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004ede:	69fa      	ldr	r2, [r7, #28]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	441a      	add	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8004ee8:	e01f      	b.n	8004f2a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	685a      	ldr	r2, [r3, #4]
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	68b9      	ldr	r1, [r7, #8]
 8004efc:	6938      	ldr	r0, [r7, #16]
 8004efe:	f005 fcac 	bl	800a85a <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	4413      	add	r3, r2
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	4619      	mov	r1, r3
 8004f1a:	6938      	ldr	r0, [r7, #16]
 8004f1c:	f005 fc9d 	bl	800a85a <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004f20:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	60da      	str	r2, [r3, #12]
}
 8004f2a:	bf00      	nop
 8004f2c:	3720      	adds	r7, #32
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004f32:	b480      	push	{r7}
 8004f34:	b087      	sub	sp, #28
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d808      	bhi.n	8004f60 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	689a      	ldr	r2, [r3, #8]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	1ad2      	subs	r2, r2, r3
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	4413      	add	r3, r2
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	617b      	str	r3, [r7, #20]
 8004f5e:	e004      	b.n	8004f6a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	3b01      	subs	r3, #1
 8004f68:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004f6a:	697b      	ldr	r3, [r7, #20]
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	371c      	adds	r7, #28
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b088      	sub	sp, #32
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	005b      	lsls	r3, r3, #1
 8004f90:	4413      	add	r3, r2
 8004f92:	00db      	lsls	r3, r3, #3
 8004f94:	4a1f      	ldr	r2, [pc, #124]	@ (8005014 <SEGGER_RTT_WriteNoLock+0x9c>)
 8004f96:	4413      	add	r3, r2
 8004f98:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d029      	beq.n	8004ff6 <SEGGER_RTT_WriteNoLock+0x7e>
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d82e      	bhi.n	8005004 <SEGGER_RTT_WriteNoLock+0x8c>
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d002      	beq.n	8004fb0 <SEGGER_RTT_WriteNoLock+0x38>
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d013      	beq.n	8004fd6 <SEGGER_RTT_WriteNoLock+0x5e>
 8004fae:	e029      	b.n	8005004 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004fb0:	6978      	ldr	r0, [r7, #20]
 8004fb2:	f7ff ffbe 	bl	8004f32 <_GetAvailWriteSpace>
 8004fb6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d202      	bcs.n	8004fc6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8004fc4:	e021      	b.n	800500a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	69b9      	ldr	r1, [r7, #24]
 8004fce:	6978      	ldr	r0, [r7, #20]
 8004fd0:	f7ff ff67 	bl	8004ea2 <_WriteNoCheck>
    break;
 8004fd4:	e019      	b.n	800500a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004fd6:	6978      	ldr	r0, [r7, #20]
 8004fd8:	f7ff ffab 	bl	8004f32 <_GetAvailWriteSpace>
 8004fdc:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	bf28      	it	cs
 8004fe6:	4613      	movcs	r3, r2
 8004fe8:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8004fea:	69fa      	ldr	r2, [r7, #28]
 8004fec:	69b9      	ldr	r1, [r7, #24]
 8004fee:	6978      	ldr	r0, [r7, #20]
 8004ff0:	f7ff ff57 	bl	8004ea2 <_WriteNoCheck>
    break;
 8004ff4:	e009      	b.n	800500a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	69b9      	ldr	r1, [r7, #24]
 8004ffa:	6978      	ldr	r0, [r7, #20]
 8004ffc:	f7ff fef4 	bl	8004de8 <_WriteBlocking>
 8005000:	61f8      	str	r0, [r7, #28]
    break;
 8005002:	e002      	b.n	800500a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8005004:	2300      	movs	r3, #0
 8005006:	61fb      	str	r3, [r7, #28]
    break;
 8005008:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800500a:	69fb      	ldr	r3, [r7, #28]
}
 800500c:	4618      	mov	r0, r3
 800500e:	3720      	adds	r7, #32
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	20013080 	.word	0x20013080

08005018 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005018:	b580      	push	{r7, lr}
 800501a:	b088      	sub	sp, #32
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005024:	4b0e      	ldr	r3, [pc, #56]	@ (8005060 <SEGGER_RTT_Write+0x48>)
 8005026:	61fb      	str	r3, [r7, #28]
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <SEGGER_RTT_Write+0x1e>
 8005032:	f7ff fe81 	bl	8004d38 <_DoInit>
  SEGGER_RTT_LOCK();
 8005036:	f3ef 8311 	mrs	r3, BASEPRI
 800503a:	f04f 0120 	mov.w	r1, #32
 800503e:	f381 8811 	msr	BASEPRI, r1
 8005042:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	68b9      	ldr	r1, [r7, #8]
 8005048:	68f8      	ldr	r0, [r7, #12]
 800504a:	f7ff ff95 	bl	8004f78 <SEGGER_RTT_WriteNoLock>
 800504e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005056:	697b      	ldr	r3, [r7, #20]
}
 8005058:	4618      	mov	r0, r3
 800505a:	3720      	adds	r7, #32
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	20013080 	.word	0x20013080

08005064 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
 8005070:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8005072:	683a      	ldr	r2, [r7, #0]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	2000      	movs	r0, #0
 8005078:	f7ff ffce 	bl	8005018 <SEGGER_RTT_Write>
  return len;
 800507c:	683b      	ldr	r3, [r7, #0]
}
 800507e:	4618      	mov	r0, r3
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
	...

08005088 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800508e:	463b      	mov	r3, r7
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	605a      	str	r2, [r3, #4]
 8005096:	609a      	str	r2, [r3, #8]
 8005098:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800509a:	4b44      	ldr	r3, [pc, #272]	@ (80051ac <MX_ADC1_Init+0x124>)
 800509c:	4a44      	ldr	r2, [pc, #272]	@ (80051b0 <MX_ADC1_Init+0x128>)
 800509e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80050a0:	4b42      	ldr	r3, [pc, #264]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050a2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80050a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80050a8:	4b40      	ldr	r3, [pc, #256]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80050ae:	4b3f      	ldr	r3, [pc, #252]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050b0:	2201      	movs	r2, #1
 80050b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80050b4:	4b3d      	ldr	r3, [pc, #244]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050b6:	2201      	movs	r2, #1
 80050b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80050ba:	4b3c      	ldr	r3, [pc, #240]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80050c2:	4b3a      	ldr	r3, [pc, #232]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80050c8:	4b38      	ldr	r3, [pc, #224]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050ca:	4a3a      	ldr	r2, [pc, #232]	@ (80051b4 <MX_ADC1_Init+0x12c>)
 80050cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80050ce:	4b37      	ldr	r3, [pc, #220]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 80050d4:	4b35      	ldr	r3, [pc, #212]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050d6:	2206      	movs	r2, #6
 80050d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80050da:	4b34      	ldr	r3, [pc, #208]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80050e2:	4b32      	ldr	r3, [pc, #200]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80050e8:	4830      	ldr	r0, [pc, #192]	@ (80051ac <MX_ADC1_Init+0x124>)
 80050ea:	f000 fe31 	bl	8005d50 <HAL_ADC_Init>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80050f4:	f000 fb28 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80050f8:	2300      	movs	r3, #0
 80050fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80050fc:	2301      	movs	r3, #1
 80050fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8005100:	2307      	movs	r3, #7
 8005102:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005104:	463b      	mov	r3, r7
 8005106:	4619      	mov	r1, r3
 8005108:	4828      	ldr	r0, [pc, #160]	@ (80051ac <MX_ADC1_Init+0x124>)
 800510a:	f001 f8a7 	bl	800625c <HAL_ADC_ConfigChannel>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8005114:	f000 fb18 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005118:	2301      	movs	r3, #1
 800511a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800511c:	2302      	movs	r3, #2
 800511e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005120:	463b      	mov	r3, r7
 8005122:	4619      	mov	r1, r3
 8005124:	4821      	ldr	r0, [pc, #132]	@ (80051ac <MX_ADC1_Init+0x124>)
 8005126:	f001 f899 	bl	800625c <HAL_ADC_ConfigChannel>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8005130:	f000 fb0a 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005134:	2304      	movs	r3, #4
 8005136:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005138:	2303      	movs	r3, #3
 800513a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800513c:	463b      	mov	r3, r7
 800513e:	4619      	mov	r1, r3
 8005140:	481a      	ldr	r0, [pc, #104]	@ (80051ac <MX_ADC1_Init+0x124>)
 8005142:	f001 f88b 	bl	800625c <HAL_ADC_ConfigChannel>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800514c:	f000 fafc 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8005150:	2306      	movs	r3, #6
 8005152:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8005154:	2304      	movs	r3, #4
 8005156:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005158:	463b      	mov	r3, r7
 800515a:	4619      	mov	r1, r3
 800515c:	4813      	ldr	r0, [pc, #76]	@ (80051ac <MX_ADC1_Init+0x124>)
 800515e:	f001 f87d 	bl	800625c <HAL_ADC_ConfigChannel>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8005168:	f000 faee 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800516c:	2307      	movs	r3, #7
 800516e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8005170:	2305      	movs	r3, #5
 8005172:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005174:	463b      	mov	r3, r7
 8005176:	4619      	mov	r1, r3
 8005178:	480c      	ldr	r0, [pc, #48]	@ (80051ac <MX_ADC1_Init+0x124>)
 800517a:	f001 f86f 	bl	800625c <HAL_ADC_ConfigChannel>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8005184:	f000 fae0 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005188:	2308      	movs	r3, #8
 800518a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800518c:	2306      	movs	r3, #6
 800518e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005190:	463b      	mov	r3, r7
 8005192:	4619      	mov	r1, r3
 8005194:	4805      	ldr	r0, [pc, #20]	@ (80051ac <MX_ADC1_Init+0x124>)
 8005196:	f001 f861 	bl	800625c <HAL_ADC_ConfigChannel>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80051a0:	f000 fad2 	bl	8005748 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80051a4:	bf00      	nop
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	20013538 	.word	0x20013538
 80051b0:	40012000 	.word	0x40012000
 80051b4:	0f000001 	.word	0x0f000001

080051b8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80051be:	463b      	mov	r3, r7
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	605a      	str	r2, [r3, #4]
 80051c6:	609a      	str	r2, [r3, #8]
 80051c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80051ca:	4b2f      	ldr	r3, [pc, #188]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051cc:	4a2f      	ldr	r2, [pc, #188]	@ (800528c <MX_ADC2_Init+0xd4>)
 80051ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80051d0:	4b2d      	ldr	r3, [pc, #180]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051d2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80051d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80051d8:	4b2b      	ldr	r3, [pc, #172]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051da:	2200      	movs	r2, #0
 80051dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80051de:	4b2a      	ldr	r3, [pc, #168]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051e0:	2201      	movs	r2, #1
 80051e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80051e4:	4b28      	ldr	r3, [pc, #160]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80051ea:	4b27      	ldr	r3, [pc, #156]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80051f2:	4b25      	ldr	r3, [pc, #148]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80051f8:	4b23      	ldr	r3, [pc, #140]	@ (8005288 <MX_ADC2_Init+0xd0>)
 80051fa:	4a25      	ldr	r2, [pc, #148]	@ (8005290 <MX_ADC2_Init+0xd8>)
 80051fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80051fe:	4b22      	ldr	r3, [pc, #136]	@ (8005288 <MX_ADC2_Init+0xd0>)
 8005200:	2200      	movs	r2, #0
 8005202:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8005204:	4b20      	ldr	r3, [pc, #128]	@ (8005288 <MX_ADC2_Init+0xd0>)
 8005206:	2203      	movs	r2, #3
 8005208:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800520a:	4b1f      	ldr	r3, [pc, #124]	@ (8005288 <MX_ADC2_Init+0xd0>)
 800520c:	2201      	movs	r2, #1
 800520e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8005212:	4b1d      	ldr	r3, [pc, #116]	@ (8005288 <MX_ADC2_Init+0xd0>)
 8005214:	2200      	movs	r2, #0
 8005216:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005218:	481b      	ldr	r0, [pc, #108]	@ (8005288 <MX_ADC2_Init+0xd0>)
 800521a:	f000 fd99 	bl	8005d50 <HAL_ADC_Init>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8005224:	f000 fa90 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005228:	2304      	movs	r3, #4
 800522a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800522c:	2301      	movs	r3, #1
 800522e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8005230:	2307      	movs	r3, #7
 8005232:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005234:	463b      	mov	r3, r7
 8005236:	4619      	mov	r1, r3
 8005238:	4813      	ldr	r0, [pc, #76]	@ (8005288 <MX_ADC2_Init+0xd0>)
 800523a:	f001 f80f 	bl	800625c <HAL_ADC_ConfigChannel>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005244:	f000 fa80 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8005248:	2306      	movs	r3, #6
 800524a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800524c:	2302      	movs	r3, #2
 800524e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005250:	463b      	mov	r3, r7
 8005252:	4619      	mov	r1, r3
 8005254:	480c      	ldr	r0, [pc, #48]	@ (8005288 <MX_ADC2_Init+0xd0>)
 8005256:	f001 f801 	bl	800625c <HAL_ADC_ConfigChannel>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d001      	beq.n	8005264 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8005260:	f000 fa72 	bl	8005748 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8005264:	2307      	movs	r3, #7
 8005266:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005268:	2303      	movs	r3, #3
 800526a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800526c:	463b      	mov	r3, r7
 800526e:	4619      	mov	r1, r3
 8005270:	4805      	ldr	r0, [pc, #20]	@ (8005288 <MX_ADC2_Init+0xd0>)
 8005272:	f000 fff3 	bl	800625c <HAL_ADC_ConfigChannel>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 800527c:	f000 fa64 	bl	8005748 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005280:	bf00      	nop
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	20013580 	.word	0x20013580
 800528c:	40012100 	.word	0x40012100
 8005290:	0f000001 	.word	0x0f000001

08005294 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b08c      	sub	sp, #48	@ 0x30
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800529c:	f107 031c 	add.w	r3, r7, #28
 80052a0:	2200      	movs	r2, #0
 80052a2:	601a      	str	r2, [r3, #0]
 80052a4:	605a      	str	r2, [r3, #4]
 80052a6:	609a      	str	r2, [r3, #8]
 80052a8:	60da      	str	r2, [r3, #12]
 80052aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a73      	ldr	r2, [pc, #460]	@ (8005480 <HAL_ADC_MspInit+0x1ec>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d17a      	bne.n	80053ac <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80052b6:	2300      	movs	r3, #0
 80052b8:	61bb      	str	r3, [r7, #24]
 80052ba:	4b72      	ldr	r3, [pc, #456]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052be:	4a71      	ldr	r2, [pc, #452]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80052c6:	4b6f      	ldr	r3, [pc, #444]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ce:	61bb      	str	r3, [r7, #24]
 80052d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052d2:	2300      	movs	r3, #0
 80052d4:	617b      	str	r3, [r7, #20]
 80052d6:	4b6b      	ldr	r3, [pc, #428]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052da:	4a6a      	ldr	r2, [pc, #424]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052dc:	f043 0301 	orr.w	r3, r3, #1
 80052e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80052e2:	4b68      	ldr	r3, [pc, #416]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	617b      	str	r3, [r7, #20]
 80052ec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052ee:	2300      	movs	r3, #0
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	4b64      	ldr	r3, [pc, #400]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f6:	4a63      	ldr	r2, [pc, #396]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80052f8:	f043 0302 	orr.w	r3, r3, #2
 80052fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80052fe:	4b61      	ldr	r3, [pc, #388]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 8005300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	613b      	str	r3, [r7, #16]
 8005308:	693b      	ldr	r3, [r7, #16]
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800530a:	23d3      	movs	r3, #211	@ 0xd3
 800530c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800530e:	2303      	movs	r3, #3
 8005310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005312:	2300      	movs	r3, #0
 8005314:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005316:	f107 031c 	add.w	r3, r7, #28
 800531a:	4619      	mov	r1, r3
 800531c:	485a      	ldr	r0, [pc, #360]	@ (8005488 <HAL_ADC_MspInit+0x1f4>)
 800531e:	f001 ff3b 	bl	8007198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005322:	2301      	movs	r3, #1
 8005324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005326:	2303      	movs	r3, #3
 8005328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800532a:	2300      	movs	r3, #0
 800532c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800532e:	f107 031c 	add.w	r3, r7, #28
 8005332:	4619      	mov	r1, r3
 8005334:	4855      	ldr	r0, [pc, #340]	@ (800548c <HAL_ADC_MspInit+0x1f8>)
 8005336:	f001 ff2f 	bl	8007198 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800533a:	4b55      	ldr	r3, [pc, #340]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 800533c:	4a55      	ldr	r2, [pc, #340]	@ (8005494 <HAL_ADC_MspInit+0x200>)
 800533e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005340:	4b53      	ldr	r3, [pc, #332]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005342:	2200      	movs	r2, #0
 8005344:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005346:	4b52      	ldr	r3, [pc, #328]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005348:	2200      	movs	r2, #0
 800534a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800534c:	4b50      	ldr	r3, [pc, #320]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 800534e:	2200      	movs	r2, #0
 8005350:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005352:	4b4f      	ldr	r3, [pc, #316]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005354:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005358:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800535a:	4b4d      	ldr	r3, [pc, #308]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 800535c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005360:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005362:	4b4b      	ldr	r3, [pc, #300]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005364:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005368:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800536a:	4b49      	ldr	r3, [pc, #292]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 800536c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005370:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005372:	4b47      	ldr	r3, [pc, #284]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005374:	2200      	movs	r2, #0
 8005376:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005378:	4b45      	ldr	r3, [pc, #276]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 800537a:	2200      	movs	r2, #0
 800537c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800537e:	4844      	ldr	r0, [pc, #272]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005380:	f001 fb08 	bl	8006994 <HAL_DMA_Init>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800538a:	f000 f9dd 	bl	8005748 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a3f      	ldr	r2, [pc, #252]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005392:	639a      	str	r2, [r3, #56]	@ 0x38
 8005394:	4a3e      	ldr	r2, [pc, #248]	@ (8005490 <HAL_ADC_MspInit+0x1fc>)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 800539a:	2200      	movs	r2, #0
 800539c:	2106      	movs	r1, #6
 800539e:	2012      	movs	r0, #18
 80053a0:	f001 face 	bl	8006940 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80053a4:	2012      	movs	r0, #18
 80053a6:	f001 fae7 	bl	8006978 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80053aa:	e065      	b.n	8005478 <HAL_ADC_MspInit+0x1e4>
  else if(adcHandle->Instance==ADC2)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a39      	ldr	r2, [pc, #228]	@ (8005498 <HAL_ADC_MspInit+0x204>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d160      	bne.n	8005478 <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80053b6:	2300      	movs	r3, #0
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	4b32      	ldr	r3, [pc, #200]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80053bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053be:	4a31      	ldr	r2, [pc, #196]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80053c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80053c6:	4b2f      	ldr	r3, [pc, #188]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80053c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053ce:	60fb      	str	r3, [r7, #12]
 80053d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053d2:	2300      	movs	r3, #0
 80053d4:	60bb      	str	r3, [r7, #8]
 80053d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80053d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053da:	4a2a      	ldr	r2, [pc, #168]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80053dc:	f043 0301 	orr.w	r3, r3, #1
 80053e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80053e2:	4b28      	ldr	r3, [pc, #160]	@ (8005484 <HAL_ADC_MspInit+0x1f0>)
 80053e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	60bb      	str	r3, [r7, #8]
 80053ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 80053ee:	23d0      	movs	r3, #208	@ 0xd0
 80053f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80053f2:	2303      	movs	r3, #3
 80053f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053f6:	2300      	movs	r3, #0
 80053f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053fa:	f107 031c 	add.w	r3, r7, #28
 80053fe:	4619      	mov	r1, r3
 8005400:	4821      	ldr	r0, [pc, #132]	@ (8005488 <HAL_ADC_MspInit+0x1f4>)
 8005402:	f001 fec9 	bl	8007198 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8005406:	4b25      	ldr	r3, [pc, #148]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005408:	4a25      	ldr	r2, [pc, #148]	@ (80054a0 <HAL_ADC_MspInit+0x20c>)
 800540a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800540c:	4b23      	ldr	r3, [pc, #140]	@ (800549c <HAL_ADC_MspInit+0x208>)
 800540e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005412:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005414:	4b21      	ldr	r3, [pc, #132]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005416:	2200      	movs	r2, #0
 8005418:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800541a:	4b20      	ldr	r3, [pc, #128]	@ (800549c <HAL_ADC_MspInit+0x208>)
 800541c:	2200      	movs	r2, #0
 800541e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005420:	4b1e      	ldr	r3, [pc, #120]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005422:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005426:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005428:	4b1c      	ldr	r3, [pc, #112]	@ (800549c <HAL_ADC_MspInit+0x208>)
 800542a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800542e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005430:	4b1a      	ldr	r3, [pc, #104]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005432:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005436:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005438:	4b18      	ldr	r3, [pc, #96]	@ (800549c <HAL_ADC_MspInit+0x208>)
 800543a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800543e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005440:	4b16      	ldr	r3, [pc, #88]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005442:	2200      	movs	r2, #0
 8005444:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005446:	4b15      	ldr	r3, [pc, #84]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005448:	2200      	movs	r2, #0
 800544a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800544c:	4813      	ldr	r0, [pc, #76]	@ (800549c <HAL_ADC_MspInit+0x208>)
 800544e:	f001 faa1 	bl	8006994 <HAL_DMA_Init>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 8005458:	f000 f976 	bl	8005748 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a0f      	ldr	r2, [pc, #60]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005460:	639a      	str	r2, [r3, #56]	@ 0x38
 8005462:	4a0e      	ldr	r2, [pc, #56]	@ (800549c <HAL_ADC_MspInit+0x208>)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8005468:	2200      	movs	r2, #0
 800546a:	2106      	movs	r1, #6
 800546c:	2012      	movs	r0, #18
 800546e:	f001 fa67 	bl	8006940 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8005472:	2012      	movs	r0, #18
 8005474:	f001 fa80 	bl	8006978 <HAL_NVIC_EnableIRQ>
}
 8005478:	bf00      	nop
 800547a:	3730      	adds	r7, #48	@ 0x30
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40012000 	.word	0x40012000
 8005484:	40023800 	.word	0x40023800
 8005488:	40020000 	.word	0x40020000
 800548c:	40020400 	.word	0x40020400
 8005490:	200135c8 	.word	0x200135c8
 8005494:	40026410 	.word	0x40026410
 8005498:	40012100 	.word	0x40012100
 800549c:	20013628 	.word	0x20013628
 80054a0:	40026440 	.word	0x40026440

080054a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80054aa:	2300      	movs	r3, #0
 80054ac:	607b      	str	r3, [r7, #4]
 80054ae:	4b10      	ldr	r3, [pc, #64]	@ (80054f0 <MX_DMA_Init+0x4c>)
 80054b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b2:	4a0f      	ldr	r2, [pc, #60]	@ (80054f0 <MX_DMA_Init+0x4c>)
 80054b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80054b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80054ba:	4b0d      	ldr	r3, [pc, #52]	@ (80054f0 <MX_DMA_Init+0x4c>)
 80054bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054c2:	607b      	str	r3, [r7, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 80054c6:	2200      	movs	r2, #0
 80054c8:	2106      	movs	r1, #6
 80054ca:	2038      	movs	r0, #56	@ 0x38
 80054cc:	f001 fa38 	bl	8006940 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80054d0:	2038      	movs	r0, #56	@ 0x38
 80054d2:	f001 fa51 	bl	8006978 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 6, 0);
 80054d6:	2200      	movs	r2, #0
 80054d8:	2106      	movs	r1, #6
 80054da:	203a      	movs	r0, #58	@ 0x3a
 80054dc:	f001 fa30 	bl	8006940 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80054e0:	203a      	movs	r0, #58	@ 0x3a
 80054e2:	f001 fa49 	bl	8006978 <HAL_NVIC_EnableIRQ>

}
 80054e6:	bf00      	nop
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40023800 	.word	0x40023800

080054f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08a      	sub	sp, #40	@ 0x28
 80054f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054fa:	f107 0314 	add.w	r3, r7, #20
 80054fe:	2200      	movs	r2, #0
 8005500:	601a      	str	r2, [r3, #0]
 8005502:	605a      	str	r2, [r3, #4]
 8005504:	609a      	str	r2, [r3, #8]
 8005506:	60da      	str	r2, [r3, #12]
 8005508:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800550a:	2300      	movs	r3, #0
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	4b3c      	ldr	r3, [pc, #240]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005512:	4a3b      	ldr	r2, [pc, #236]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005514:	f043 0304 	orr.w	r3, r3, #4
 8005518:	6313      	str	r3, [r2, #48]	@ 0x30
 800551a:	4b39      	ldr	r3, [pc, #228]	@ (8005600 <MX_GPIO_Init+0x10c>)
 800551c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800551e:	f003 0304 	and.w	r3, r3, #4
 8005522:	613b      	str	r3, [r7, #16]
 8005524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005526:	2300      	movs	r3, #0
 8005528:	60fb      	str	r3, [r7, #12]
 800552a:	4b35      	ldr	r3, [pc, #212]	@ (8005600 <MX_GPIO_Init+0x10c>)
 800552c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800552e:	4a34      	ldr	r2, [pc, #208]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005530:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005534:	6313      	str	r3, [r2, #48]	@ 0x30
 8005536:	4b32      	ldr	r3, [pc, #200]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005542:	2300      	movs	r3, #0
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	4b2e      	ldr	r3, [pc, #184]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554a:	4a2d      	ldr	r2, [pc, #180]	@ (8005600 <MX_GPIO_Init+0x10c>)
 800554c:	f043 0301 	orr.w	r3, r3, #1
 8005550:	6313      	str	r3, [r2, #48]	@ 0x30
 8005552:	4b2b      	ldr	r3, [pc, #172]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005556:	f003 0301 	and.w	r3, r3, #1
 800555a:	60bb      	str	r3, [r7, #8]
 800555c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800555e:	2300      	movs	r3, #0
 8005560:	607b      	str	r3, [r7, #4]
 8005562:	4b27      	ldr	r3, [pc, #156]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005566:	4a26      	ldr	r2, [pc, #152]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005568:	f043 0302 	orr.w	r3, r3, #2
 800556c:	6313      	str	r3, [r2, #48]	@ 0x30
 800556e:	4b24      	ldr	r3, [pc, #144]	@ (8005600 <MX_GPIO_Init+0x10c>)
 8005570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	607b      	str	r3, [r7, #4]
 8005578:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800557a:	2200      	movs	r2, #0
 800557c:	2120      	movs	r1, #32
 800557e:	4821      	ldr	r0, [pc, #132]	@ (8005604 <MX_GPIO_Init+0x110>)
 8005580:	f001 ff9e 	bl	80074c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LEDBlue_Pin|LEDYellow_Pin|LEDRed_Pin|LEDGreen_Pin, GPIO_PIN_RESET);
 8005584:	2200      	movs	r2, #0
 8005586:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 800558a:	481f      	ldr	r0, [pc, #124]	@ (8005608 <MX_GPIO_Init+0x114>)
 800558c:	f001 ff98 	bl	80074c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005590:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005596:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800559a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800559c:	2300      	movs	r3, #0
 800559e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80055a0:	f107 0314 	add.w	r3, r7, #20
 80055a4:	4619      	mov	r1, r3
 80055a6:	4818      	ldr	r0, [pc, #96]	@ (8005608 <MX_GPIO_Init+0x114>)
 80055a8:	f001 fdf6 	bl	8007198 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80055ac:	2320      	movs	r3, #32
 80055ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055b0:	2301      	movs	r3, #1
 80055b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055b4:	2300      	movs	r3, #0
 80055b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055b8:	2300      	movs	r3, #0
 80055ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80055bc:	f107 0314 	add.w	r3, r7, #20
 80055c0:	4619      	mov	r1, r3
 80055c2:	4810      	ldr	r0, [pc, #64]	@ (8005604 <MX_GPIO_Init+0x110>)
 80055c4:	f001 fde8 	bl	8007198 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDBlue_Pin LEDYellow_Pin LEDRed_Pin LEDGreen_Pin */
  GPIO_InitStruct.Pin = LEDBlue_Pin|LEDYellow_Pin|LEDRed_Pin|LEDGreen_Pin;
 80055c8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80055cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80055ce:	2311      	movs	r3, #17
 80055d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80055d6:	2302      	movs	r3, #2
 80055d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055da:	f107 0314 	add.w	r3, r7, #20
 80055de:	4619      	mov	r1, r3
 80055e0:	4809      	ldr	r0, [pc, #36]	@ (8005608 <MX_GPIO_Init+0x114>)
 80055e2:	f001 fdd9 	bl	8007198 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 80055e6:	2200      	movs	r2, #0
 80055e8:	2106      	movs	r1, #6
 80055ea:	2028      	movs	r0, #40	@ 0x28
 80055ec:	f001 f9a8 	bl	8006940 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80055f0:	2028      	movs	r0, #40	@ 0x28
 80055f2:	f001 f9c1 	bl	8006978 <HAL_NVIC_EnableIRQ>

}
 80055f6:	bf00      	nop
 80055f8:	3728      	adds	r7, #40	@ 0x28
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40023800 	.word	0x40023800
 8005604:	40020000 	.word	0x40020000
 8005608:	40020800 	.word	0x40020800

0800560c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005610:	f000 fb5c 	bl	8005ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005614:	f000 f814 	bl	8005640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005618:	f7ff ff6c 	bl	80054f4 <MX_GPIO_Init>
  MX_DMA_Init();
 800561c:	f7ff ff42 	bl	80054a4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005620:	f000 fa7c 	bl	8005b1c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8005624:	f7ff fd30 	bl	8005088 <MX_ADC1_Init>
  MX_ADC2_Init();
 8005628:	f7ff fdc6 	bl	80051b8 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 800562c:	f000 fa4c 	bl	8005ac8 <MX_USART1_UART_Init>
#endif

	//***********************************************************************
	//							RTOS Init
	//***********************************************************************
	RTOSOneTimeInit();
 8005630:	f7fb fde8 	bl	8001204 <RTOSOneTimeInit>
    SEGGER_SYSVIEW_Conf();
#endif
	//***********************************************************************
	//							 Process One Time Init
	//***********************************************************************
	ProcessOneTimeInit();
 8005634:	f7fb ffba 	bl	80015ac <ProcessOneTimeInit>
	//***********************************************************************
	//							RTOS : Task Scheduler Starts
	//***********************************************************************
	{
		//<-----------------------Task Scheduler Starts---------------------->
		vTaskStartScheduler();
 8005638:	f7fd fe5a 	bl	80032f0 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800563c:	bf00      	nop
 800563e:	e7fd      	b.n	800563c <main+0x30>

08005640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b094      	sub	sp, #80	@ 0x50
 8005644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005646:	f107 031c 	add.w	r3, r7, #28
 800564a:	2234      	movs	r2, #52	@ 0x34
 800564c:	2100      	movs	r1, #0
 800564e:	4618      	mov	r0, r3
 8005650:	f005 f889 	bl	800a766 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005654:	f107 0308 	add.w	r3, r7, #8
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	605a      	str	r2, [r3, #4]
 800565e:	609a      	str	r2, [r3, #8]
 8005660:	60da      	str	r2, [r3, #12]
 8005662:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005664:	2300      	movs	r3, #0
 8005666:	607b      	str	r3, [r7, #4]
 8005668:	4b2c      	ldr	r3, [pc, #176]	@ (800571c <SystemClock_Config+0xdc>)
 800566a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566c:	4a2b      	ldr	r2, [pc, #172]	@ (800571c <SystemClock_Config+0xdc>)
 800566e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005672:	6413      	str	r3, [r2, #64]	@ 0x40
 8005674:	4b29      	ldr	r3, [pc, #164]	@ (800571c <SystemClock_Config+0xdc>)
 8005676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005678:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800567c:	607b      	str	r3, [r7, #4]
 800567e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005680:	2300      	movs	r3, #0
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	4b26      	ldr	r3, [pc, #152]	@ (8005720 <SystemClock_Config+0xe0>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a25      	ldr	r2, [pc, #148]	@ (8005720 <SystemClock_Config+0xe0>)
 800568a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800568e:	6013      	str	r3, [r2, #0]
 8005690:	4b23      	ldr	r3, [pc, #140]	@ (8005720 <SystemClock_Config+0xe0>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005698:	603b      	str	r3, [r7, #0]
 800569a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800569c:	2302      	movs	r3, #2
 800569e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80056a0:	2301      	movs	r3, #1
 80056a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80056a4:	2310      	movs	r3, #16
 80056a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056a8:	2302      	movs	r3, #2
 80056aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80056ac:	2300      	movs	r3, #0
 80056ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80056b0:	2308      	movs	r3, #8
 80056b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80056b4:	23b4      	movs	r3, #180	@ 0xb4
 80056b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80056b8:	2302      	movs	r3, #2
 80056ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80056bc:	2302      	movs	r3, #2
 80056be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80056c0:	2302      	movs	r3, #2
 80056c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80056c4:	f107 031c 	add.w	r3, r7, #28
 80056c8:	4618      	mov	r0, r3
 80056ca:	f002 fb03 	bl	8007cd4 <HAL_RCC_OscConfig>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80056d4:	f000 f838 	bl	8005748 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80056d8:	f001 ff30 	bl	800753c <HAL_PWREx_EnableOverDrive>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80056e2:	f000 f831 	bl	8005748 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80056e6:	230f      	movs	r3, #15
 80056e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80056ea:	2302      	movs	r3, #2
 80056ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80056ee:	2300      	movs	r3, #0
 80056f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80056f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80056f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80056f8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80056fc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80056fe:	f107 0308 	add.w	r3, r7, #8
 8005702:	2105      	movs	r1, #5
 8005704:	4618      	mov	r0, r3
 8005706:	f001 ff69 	bl	80075dc <HAL_RCC_ClockConfig>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8005710:	f000 f81a 	bl	8005748 <Error_Handler>
  }
}
 8005714:	bf00      	nop
 8005716:	3750      	adds	r7, #80	@ 0x50
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40023800 	.word	0x40023800
 8005720:	40007000 	.word	0x40007000

08005724 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a04      	ldr	r2, [pc, #16]	@ (8005744 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d101      	bne.n	800573a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8005736:	f000 faeb 	bl	8005d10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800573a:	bf00      	nop
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	40001000 	.word	0x40001000

08005748 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005748:	b480      	push	{r7}
 800574a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800574c:	b672      	cpsid	i
}
 800574e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005750:	bf00      	nop
 8005752:	e7fd      	b.n	8005750 <Error_Handler+0x8>

08005754 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800575a:	2300      	movs	r3, #0
 800575c:	607b      	str	r3, [r7, #4]
 800575e:	4b10      	ldr	r3, [pc, #64]	@ (80057a0 <HAL_MspInit+0x4c>)
 8005760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005762:	4a0f      	ldr	r2, [pc, #60]	@ (80057a0 <HAL_MspInit+0x4c>)
 8005764:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005768:	6453      	str	r3, [r2, #68]	@ 0x44
 800576a:	4b0d      	ldr	r3, [pc, #52]	@ (80057a0 <HAL_MspInit+0x4c>)
 800576c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800576e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005772:	607b      	str	r3, [r7, #4]
 8005774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005776:	2300      	movs	r3, #0
 8005778:	603b      	str	r3, [r7, #0]
 800577a:	4b09      	ldr	r3, [pc, #36]	@ (80057a0 <HAL_MspInit+0x4c>)
 800577c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577e:	4a08      	ldr	r2, [pc, #32]	@ (80057a0 <HAL_MspInit+0x4c>)
 8005780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005784:	6413      	str	r3, [r2, #64]	@ 0x40
 8005786:	4b06      	ldr	r3, [pc, #24]	@ (80057a0 <HAL_MspInit+0x4c>)
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800578e:	603b      	str	r3, [r7, #0]
 8005790:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
    vInitPrioGroupValue();
 8005792:	f7fe fedb 	bl	800454c <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8005796:	bf00      	nop
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	40023800 	.word	0x40023800

080057a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b08e      	sub	sp, #56	@ 0x38
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80057b0:	2300      	movs	r3, #0
 80057b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80057b4:	2300      	movs	r3, #0
 80057b6:	60fb      	str	r3, [r7, #12]
 80057b8:	4b33      	ldr	r3, [pc, #204]	@ (8005888 <HAL_InitTick+0xe4>)
 80057ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057bc:	4a32      	ldr	r2, [pc, #200]	@ (8005888 <HAL_InitTick+0xe4>)
 80057be:	f043 0310 	orr.w	r3, r3, #16
 80057c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80057c4:	4b30      	ldr	r3, [pc, #192]	@ (8005888 <HAL_InitTick+0xe4>)
 80057c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80057d0:	f107 0210 	add.w	r2, r7, #16
 80057d4:	f107 0314 	add.w	r3, r7, #20
 80057d8:	4611      	mov	r1, r2
 80057da:	4618      	mov	r0, r3
 80057dc:	f002 f818 	bl	8007810 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80057e0:	6a3b      	ldr	r3, [r7, #32]
 80057e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80057e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d103      	bne.n	80057f2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80057ea:	f001 ffe9 	bl	80077c0 <HAL_RCC_GetPCLK1Freq>
 80057ee:	6378      	str	r0, [r7, #52]	@ 0x34
 80057f0:	e004      	b.n	80057fc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80057f2:	f001 ffe5 	bl	80077c0 <HAL_RCC_GetPCLK1Freq>
 80057f6:	4603      	mov	r3, r0
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80057fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057fe:	4a23      	ldr	r2, [pc, #140]	@ (800588c <HAL_InitTick+0xe8>)
 8005800:	fba2 2303 	umull	r2, r3, r2, r3
 8005804:	0c9b      	lsrs	r3, r3, #18
 8005806:	3b01      	subs	r3, #1
 8005808:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800580a:	4b21      	ldr	r3, [pc, #132]	@ (8005890 <HAL_InitTick+0xec>)
 800580c:	4a21      	ldr	r2, [pc, #132]	@ (8005894 <HAL_InitTick+0xf0>)
 800580e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005810:	4b1f      	ldr	r3, [pc, #124]	@ (8005890 <HAL_InitTick+0xec>)
 8005812:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005816:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005818:	4a1d      	ldr	r2, [pc, #116]	@ (8005890 <HAL_InitTick+0xec>)
 800581a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800581c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800581e:	4b1c      	ldr	r3, [pc, #112]	@ (8005890 <HAL_InitTick+0xec>)
 8005820:	2200      	movs	r2, #0
 8005822:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005824:	4b1a      	ldr	r3, [pc, #104]	@ (8005890 <HAL_InitTick+0xec>)
 8005826:	2200      	movs	r2, #0
 8005828:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800582a:	4b19      	ldr	r3, [pc, #100]	@ (8005890 <HAL_InitTick+0xec>)
 800582c:	2200      	movs	r2, #0
 800582e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8005830:	4817      	ldr	r0, [pc, #92]	@ (8005890 <HAL_InitTick+0xec>)
 8005832:	f002 fced 	bl	8008210 <HAL_TIM_Base_Init>
 8005836:	4603      	mov	r3, r0
 8005838:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800583c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005840:	2b00      	cmp	r3, #0
 8005842:	d11b      	bne.n	800587c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8005844:	4812      	ldr	r0, [pc, #72]	@ (8005890 <HAL_InitTick+0xec>)
 8005846:	f002 fd3d 	bl	80082c4 <HAL_TIM_Base_Start_IT>
 800584a:	4603      	mov	r3, r0
 800584c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8005850:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005854:	2b00      	cmp	r3, #0
 8005856:	d111      	bne.n	800587c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005858:	2036      	movs	r0, #54	@ 0x36
 800585a:	f001 f88d 	bl	8006978 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b0f      	cmp	r3, #15
 8005862:	d808      	bhi.n	8005876 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8005864:	2200      	movs	r2, #0
 8005866:	6879      	ldr	r1, [r7, #4]
 8005868:	2036      	movs	r0, #54	@ 0x36
 800586a:	f001 f869 	bl	8006940 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800586e:	4a0a      	ldr	r2, [pc, #40]	@ (8005898 <HAL_InitTick+0xf4>)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6013      	str	r3, [r2, #0]
 8005874:	e002      	b.n	800587c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800587c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8005880:	4618      	mov	r0, r3
 8005882:	3738      	adds	r7, #56	@ 0x38
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	40023800 	.word	0x40023800
 800588c:	431bde83 	.word	0x431bde83
 8005890:	20013688 	.word	0x20013688
 8005894:	40001000 	.word	0x40001000
 8005898:	20000008 	.word	0x20000008

0800589c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80058a0:	bf00      	nop
 80058a2:	e7fd      	b.n	80058a0 <NMI_Handler+0x4>

080058a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80058a4:	b480      	push	{r7}
 80058a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80058a8:	bf00      	nop
 80058aa:	e7fd      	b.n	80058a8 <HardFault_Handler+0x4>

080058ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80058b0:	bf00      	nop
 80058b2:	e7fd      	b.n	80058b0 <MemManage_Handler+0x4>

080058b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80058b4:	b480      	push	{r7}
 80058b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80058b8:	bf00      	nop
 80058ba:	e7fd      	b.n	80058b8 <BusFault_Handler+0x4>

080058bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80058bc:	b480      	push	{r7}
 80058be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80058c0:	bf00      	nop
 80058c2:	e7fd      	b.n	80058c0 <UsageFault_Handler+0x4>

080058c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80058c8:	bf00      	nop
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
	...

080058d4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80058d8:	4803      	ldr	r0, [pc, #12]	@ (80058e8 <ADC_IRQHandler+0x14>)
 80058da:	f000 fa7c 	bl	8005dd6 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80058de:	4803      	ldr	r0, [pc, #12]	@ (80058ec <ADC_IRQHandler+0x18>)
 80058e0:	f000 fa79 	bl	8005dd6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80058e4:	bf00      	nop
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	20013538 	.word	0x20013538
 80058ec:	20013580 	.word	0x20013580

080058f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80058f4:	4802      	ldr	r0, [pc, #8]	@ (8005900 <USART1_IRQHandler+0x10>)
 80058f6:	f003 f839 	bl	800896c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80058fa:	bf00      	nop
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	200136d4 	.word	0x200136d4

08005904 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
//	Button_ISR();
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005908:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800590c:	f001 fdf2 	bl	80074f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005910:	bf00      	nop
 8005912:	bd80      	pop	{r7, pc}

08005914 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005918:	4802      	ldr	r0, [pc, #8]	@ (8005924 <TIM6_DAC_IRQHandler+0x10>)
 800591a:	f002 fd43 	bl	80083a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	20013688 	.word	0x20013688

08005928 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800592c:	4802      	ldr	r0, [pc, #8]	@ (8005938 <DMA2_Stream0_IRQHandler+0x10>)
 800592e:	f001 f9c9 	bl	8006cc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005932:	bf00      	nop
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	200135c8 	.word	0x200135c8

0800593c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005940:	4802      	ldr	r0, [pc, #8]	@ (800594c <DMA2_Stream2_IRQHandler+0x10>)
 8005942:	f001 f9bf 	bl	8006cc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005946:	bf00      	nop
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	20013628 	.word	0x20013628

08005950 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
  return 1;
 8005954:	2301      	movs	r3, #1
}
 8005956:	4618      	mov	r0, r3
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <_kill>:

int _kill(int pid, int sig)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800596a:	f004 ff49 	bl	800a800 <__errno>
 800596e:	4603      	mov	r3, r0
 8005970:	2216      	movs	r2, #22
 8005972:	601a      	str	r2, [r3, #0]
  return -1;
 8005974:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005978:	4618      	mov	r0, r3
 800597a:	3708      	adds	r7, #8
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <_exit>:

void _exit (int status)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005988:	f04f 31ff 	mov.w	r1, #4294967295
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7ff ffe7 	bl	8005960 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005992:	bf00      	nop
 8005994:	e7fd      	b.n	8005992 <_exit+0x12>

08005996 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005996:	b580      	push	{r7, lr}
 8005998:	b086      	sub	sp, #24
 800599a:	af00      	add	r7, sp, #0
 800599c:	60f8      	str	r0, [r7, #12]
 800599e:	60b9      	str	r1, [r7, #8]
 80059a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059a2:	2300      	movs	r3, #0
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	e00a      	b.n	80059be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80059a8:	f3af 8000 	nop.w
 80059ac:	4601      	mov	r1, r0
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	60ba      	str	r2, [r7, #8]
 80059b4:	b2ca      	uxtb	r2, r1
 80059b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	3301      	adds	r3, #1
 80059bc:	617b      	str	r3, [r7, #20]
 80059be:	697a      	ldr	r2, [r7, #20]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	dbf0      	blt.n	80059a8 <_read+0x12>
  }

  return len;
 80059c6:	687b      	ldr	r3, [r7, #4]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80059d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80059dc:	4618      	mov	r0, r3
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80059f8:	605a      	str	r2, [r3, #4]
  return 0;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <_isatty>:

int _isatty(int file)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005a10:	2301      	movs	r3, #1
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b085      	sub	sp, #20
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	60f8      	str	r0, [r7, #12]
 8005a26:	60b9      	str	r1, [r7, #8]
 8005a28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005a40:	4a14      	ldr	r2, [pc, #80]	@ (8005a94 <_sbrk+0x5c>)
 8005a42:	4b15      	ldr	r3, [pc, #84]	@ (8005a98 <_sbrk+0x60>)
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005a4c:	4b13      	ldr	r3, [pc, #76]	@ (8005a9c <_sbrk+0x64>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d102      	bne.n	8005a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005a54:	4b11      	ldr	r3, [pc, #68]	@ (8005a9c <_sbrk+0x64>)
 8005a56:	4a12      	ldr	r2, [pc, #72]	@ (8005aa0 <_sbrk+0x68>)
 8005a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005a5a:	4b10      	ldr	r3, [pc, #64]	@ (8005a9c <_sbrk+0x64>)
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4413      	add	r3, r2
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d207      	bcs.n	8005a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005a68:	f004 feca 	bl	800a800 <__errno>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	220c      	movs	r2, #12
 8005a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005a72:	f04f 33ff 	mov.w	r3, #4294967295
 8005a76:	e009      	b.n	8005a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a78:	4b08      	ldr	r3, [pc, #32]	@ (8005a9c <_sbrk+0x64>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a7e:	4b07      	ldr	r3, [pc, #28]	@ (8005a9c <_sbrk+0x64>)
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4413      	add	r3, r2
 8005a86:	4a05      	ldr	r2, [pc, #20]	@ (8005a9c <_sbrk+0x64>)
 8005a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3718      	adds	r7, #24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	20020000 	.word	0x20020000
 8005a98:	00000400 	.word	0x00000400
 8005a9c:	200136d0 	.word	0x200136d0
 8005aa0:	200138b8 	.word	0x200138b8

08005aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005aa8:	4b06      	ldr	r3, [pc, #24]	@ (8005ac4 <SystemInit+0x20>)
 8005aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aae:	4a05      	ldr	r2, [pc, #20]	@ (8005ac4 <SystemInit+0x20>)
 8005ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ab8:	bf00      	nop
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	e000ed00 	.word	0xe000ed00

08005ac8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005acc:	4b11      	ldr	r3, [pc, #68]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005ace:	4a12      	ldr	r2, [pc, #72]	@ (8005b18 <MX_USART1_UART_Init+0x50>)
 8005ad0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005ad2:	4b10      	ldr	r3, [pc, #64]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005ad8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005ada:	4b0e      	ldr	r3, [pc, #56]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005aec:	4b09      	ldr	r3, [pc, #36]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005aee:	220c      	movs	r2, #12
 8005af0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005af2:	4b08      	ldr	r3, [pc, #32]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005af8:	4b06      	ldr	r3, [pc, #24]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005afe:	4805      	ldr	r0, [pc, #20]	@ (8005b14 <MX_USART1_UART_Init+0x4c>)
 8005b00:	f002 fe22 	bl	8008748 <HAL_UART_Init>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005b0a:	f7ff fe1d 	bl	8005748 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005b0e:	bf00      	nop
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	200136d4 	.word	0x200136d4
 8005b18:	40011000 	.word	0x40011000

08005b1c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005b20:	4b11      	ldr	r3, [pc, #68]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b22:	4a12      	ldr	r2, [pc, #72]	@ (8005b6c <MX_USART2_UART_Init+0x50>)
 8005b24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005b26:	4b10      	ldr	r3, [pc, #64]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005b2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b30:	2200      	movs	r2, #0
 8005b32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005b34:	4b0c      	ldr	r3, [pc, #48]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b36:	2200      	movs	r2, #0
 8005b38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b40:	4b09      	ldr	r3, [pc, #36]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b42:	220c      	movs	r2, #12
 8005b44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b46:	4b08      	ldr	r3, [pc, #32]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b4c:	4b06      	ldr	r3, [pc, #24]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b52:	4805      	ldr	r0, [pc, #20]	@ (8005b68 <MX_USART2_UART_Init+0x4c>)
 8005b54:	f002 fdf8 	bl	8008748 <HAL_UART_Init>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d001      	beq.n	8005b62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005b5e:	f7ff fdf3 	bl	8005748 <Error_Handler>
  }
#endif

  /* USER CODE END USART2_Init 2 */

}
 8005b62:	bf00      	nop
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	2001371c 	.word	0x2001371c
 8005b6c:	40004400 	.word	0x40004400

08005b70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b08c      	sub	sp, #48	@ 0x30
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b78:	f107 031c 	add.w	r3, r7, #28
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	605a      	str	r2, [r3, #4]
 8005b82:	609a      	str	r2, [r3, #8]
 8005b84:	60da      	str	r2, [r3, #12]
 8005b86:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a36      	ldr	r2, [pc, #216]	@ (8005c68 <HAL_UART_MspInit+0xf8>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d135      	bne.n	8005bfe <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005b92:	2300      	movs	r3, #0
 8005b94:	61bb      	str	r3, [r7, #24]
 8005b96:	4b35      	ldr	r3, [pc, #212]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9a:	4a34      	ldr	r2, [pc, #208]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005b9c:	f043 0310 	orr.w	r3, r3, #16
 8005ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8005ba2:	4b32      	ldr	r3, [pc, #200]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba6:	f003 0310 	and.w	r3, r3, #16
 8005baa:	61bb      	str	r3, [r7, #24]
 8005bac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bae:	2300      	movs	r3, #0
 8005bb0:	617b      	str	r3, [r7, #20]
 8005bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb6:	4a2d      	ldr	r2, [pc, #180]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005bb8:	f043 0301 	orr.w	r3, r3, #1
 8005bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8005bbe:	4b2b      	ldr	r3, [pc, #172]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005bca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005bdc:	2307      	movs	r3, #7
 8005bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005be0:	f107 031c 	add.w	r3, r7, #28
 8005be4:	4619      	mov	r1, r3
 8005be6:	4822      	ldr	r0, [pc, #136]	@ (8005c70 <HAL_UART_MspInit+0x100>)
 8005be8:	f001 fad6 	bl	8007198 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005bec:	2200      	movs	r2, #0
 8005bee:	2100      	movs	r1, #0
 8005bf0:	2025      	movs	r0, #37	@ 0x25
 8005bf2:	f000 fea5 	bl	8006940 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005bf6:	2025      	movs	r0, #37	@ 0x25
 8005bf8:	f000 febe 	bl	8006978 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005bfc:	e030      	b.n	8005c60 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a1c      	ldr	r2, [pc, #112]	@ (8005c74 <HAL_UART_MspInit+0x104>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d12b      	bne.n	8005c60 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c08:	2300      	movs	r3, #0
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	4b17      	ldr	r3, [pc, #92]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c10:	4a16      	ldr	r2, [pc, #88]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005c12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c16:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c18:	4b14      	ldr	r3, [pc, #80]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c20:	613b      	str	r3, [r7, #16]
 8005c22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c24:	2300      	movs	r3, #0
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	4b10      	ldr	r3, [pc, #64]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c2c:	4a0f      	ldr	r2, [pc, #60]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005c2e:	f043 0301 	orr.w	r3, r3, #1
 8005c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c34:	4b0d      	ldr	r3, [pc, #52]	@ (8005c6c <HAL_UART_MspInit+0xfc>)
 8005c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c38:	f003 0301 	and.w	r3, r3, #1
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005c40:	230c      	movs	r3, #12
 8005c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c44:	2302      	movs	r3, #2
 8005c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c50:	2307      	movs	r3, #7
 8005c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c54:	f107 031c 	add.w	r3, r7, #28
 8005c58:	4619      	mov	r1, r3
 8005c5a:	4805      	ldr	r0, [pc, #20]	@ (8005c70 <HAL_UART_MspInit+0x100>)
 8005c5c:	f001 fa9c 	bl	8007198 <HAL_GPIO_Init>
}
 8005c60:	bf00      	nop
 8005c62:	3730      	adds	r7, #48	@ 0x30
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	40011000 	.word	0x40011000
 8005c6c:	40023800 	.word	0x40023800
 8005c70:	40020000 	.word	0x40020000
 8005c74:	40004400 	.word	0x40004400

08005c78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005c78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005cb0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005c7c:	f7ff ff12 	bl	8005aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005c80:	480c      	ldr	r0, [pc, #48]	@ (8005cb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005c82:	490d      	ldr	r1, [pc, #52]	@ (8005cb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005c84:	4a0d      	ldr	r2, [pc, #52]	@ (8005cbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c88:	e002      	b.n	8005c90 <LoopCopyDataInit>

08005c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c8e:	3304      	adds	r3, #4

08005c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c94:	d3f9      	bcc.n	8005c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c96:	4a0a      	ldr	r2, [pc, #40]	@ (8005cc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005c98:	4c0a      	ldr	r4, [pc, #40]	@ (8005cc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c9c:	e001      	b.n	8005ca2 <LoopFillZerobss>

08005c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ca0:	3204      	adds	r2, #4

08005ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ca4:	d3fb      	bcc.n	8005c9e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8005ca6:	f004 fdb1 	bl	800a80c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005caa:	f7ff fcaf 	bl	800560c <main>
  bx  lr    
 8005cae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005cb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005cb8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8005cbc:	0800e5a4 	.word	0x0800e5a4
  ldr r2, =_sbss
 8005cc0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8005cc4:	200138b4 	.word	0x200138b4

08005cc8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005cc8:	e7fe      	b.n	8005cc8 <CAN1_RX0_IRQHandler>
	...

08005ccc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8005d0c <HAL_Init+0x40>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8005d0c <HAL_Init+0x40>)
 8005cd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005cda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8005d0c <HAL_Init+0x40>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8005d0c <HAL_Init+0x40>)
 8005ce2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ce6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005ce8:	4b08      	ldr	r3, [pc, #32]	@ (8005d0c <HAL_Init+0x40>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a07      	ldr	r2, [pc, #28]	@ (8005d0c <HAL_Init+0x40>)
 8005cee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005cf4:	2003      	movs	r0, #3
 8005cf6:	f000 fe18 	bl	800692a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005cfa:	200f      	movs	r0, #15
 8005cfc:	f7ff fd52 	bl	80057a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d00:	f7ff fd28 	bl	8005754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	40023c00 	.word	0x40023c00

08005d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d10:	b480      	push	{r7}
 8005d12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d14:	4b06      	ldr	r3, [pc, #24]	@ (8005d30 <HAL_IncTick+0x20>)
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	461a      	mov	r2, r3
 8005d1a:	4b06      	ldr	r3, [pc, #24]	@ (8005d34 <HAL_IncTick+0x24>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4413      	add	r3, r2
 8005d20:	4a04      	ldr	r2, [pc, #16]	@ (8005d34 <HAL_IncTick+0x24>)
 8005d22:	6013      	str	r3, [r2, #0]
}
 8005d24:	bf00      	nop
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	2000000c 	.word	0x2000000c
 8005d34:	20013764 	.word	0x20013764

08005d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8005d3c:	4b03      	ldr	r3, [pc, #12]	@ (8005d4c <HAL_GetTick+0x14>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	20013764 	.word	0x20013764

08005d50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e033      	b.n	8005dce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d109      	bne.n	8005d82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7ff fa90 	bl	8005294 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d86:	f003 0310 	and.w	r3, r3, #16
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d118      	bne.n	8005dc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005d96:	f023 0302 	bic.w	r3, r3, #2
 8005d9a:	f043 0202 	orr.w	r2, r3, #2
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 fb8c 	bl	80064c0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	f023 0303 	bic.w	r3, r3, #3
 8005db6:	f043 0201 	orr.w	r2, r3, #1
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8005dbe:	e001      	b.n	8005dc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b086      	sub	sp, #24
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	617b      	str	r3, [r7, #20]
 8005de2:	2300      	movs	r3, #0
 8005de4:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	f003 0320 	and.w	r3, r3, #32
 8005e04:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d049      	beq.n	8005ea0 <HAL_ADC_IRQHandler+0xca>
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d046      	beq.n	8005ea0 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e16:	f003 0310 	and.w	r3, r3, #16
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d105      	bne.n	8005e2a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e22:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d12b      	bne.n	8005e90 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d127      	bne.n	8005e90 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e46:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d006      	beq.n	8005e5c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d119      	bne.n	8005e90 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 0220 	bic.w	r2, r2, #32
 8005e6a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d105      	bne.n	8005e90 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e88:	f043 0201 	orr.w	r2, r3, #1
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7fc f9d7 	bl	8002244 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f06f 0212 	mvn.w	r2, #18
 8005e9e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f003 0304 	and.w	r3, r3, #4
 8005ea6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eae:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d057      	beq.n	8005f66 <HAL_ADC_IRQHandler+0x190>
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d054      	beq.n	8005f66 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ec0:	f003 0310 	and.w	r3, r3, #16
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d105      	bne.n	8005ed4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d139      	bne.n	8005f56 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d006      	beq.n	8005efe <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d12b      	bne.n	8005f56 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d124      	bne.n	8005f56 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d11d      	bne.n	8005f56 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d119      	bne.n	8005f56 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f30:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f36:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d105      	bne.n	8005f56 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f4e:	f043 0201 	orr.w	r2, r3, #1
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 fc30 	bl	80067bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 020c 	mvn.w	r2, #12
 8005f64:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f74:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d017      	beq.n	8005fac <HAL_ADC_IRQHandler+0x1d6>
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d014      	beq.n	8005fac <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d10d      	bne.n	8005fac <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f949 	bl	8006234 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f06f 0201 	mvn.w	r2, #1
 8005faa:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f003 0320 	and.w	r3, r3, #32
 8005fb2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005fba:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d015      	beq.n	8005fee <HAL_ADC_IRQHandler+0x218>
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d012      	beq.n	8005fee <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fcc:	f043 0202 	orr.w	r2, r3, #2
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f06f 0220 	mvn.w	r2, #32
 8005fdc:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f932 	bl	8006248 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f06f 0220 	mvn.w	r2, #32
 8005fec:	601a      	str	r2, [r3, #0]
  }
}
 8005fee:	bf00      	nop
 8005ff0:	3718      	adds	r7, #24
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
	...

08005ff8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b088      	sub	sp, #32
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006008:	2300      	movs	r3, #0
 800600a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006012:	2b01      	cmp	r3, #1
 8006014:	d101      	bne.n	800601a <HAL_ADC_Start_DMA+0x22>
 8006016:	2302      	movs	r3, #2
 8006018:	e0eb      	b.n	80061f2 <HAL_ADC_Start_DMA+0x1fa>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b01      	cmp	r3, #1
 800602e:	d018      	beq.n	8006062 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	689a      	ldr	r2, [r3, #8]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f042 0201 	orr.w	r2, r2, #1
 800603e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006040:	4b6e      	ldr	r3, [pc, #440]	@ (80061fc <HAL_ADC_Start_DMA+0x204>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a6e      	ldr	r2, [pc, #440]	@ (8006200 <HAL_ADC_Start_DMA+0x208>)
 8006046:	fba2 2303 	umull	r2, r3, r2, r3
 800604a:	0c9a      	lsrs	r2, r3, #18
 800604c:	4613      	mov	r3, r2
 800604e:	005b      	lsls	r3, r3, #1
 8006050:	4413      	add	r3, r2
 8006052:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8006054:	e002      	b.n	800605c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	3b01      	subs	r3, #1
 800605a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1f9      	bne.n	8006056 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800606c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006070:	d107      	bne.n	8006082 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006080:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b01      	cmp	r3, #1
 800608e:	f040 80a3 	bne.w	80061d8 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006096:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800609a:	f023 0301 	bic.w	r3, r3, #1
 800609e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d007      	beq.n	80060c4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80060bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060d0:	d106      	bne.n	80060e0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d6:	f023 0206 	bic.w	r2, r3, #6
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	645a      	str	r2, [r3, #68]	@ 0x44
 80060de:	e002      	b.n	80060e6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80060ee:	4b45      	ldr	r3, [pc, #276]	@ (8006204 <HAL_ADC_Start_DMA+0x20c>)
 80060f0:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f6:	4a44      	ldr	r2, [pc, #272]	@ (8006208 <HAL_ADC_Start_DMA+0x210>)
 80060f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060fe:	4a43      	ldr	r2, [pc, #268]	@ (800620c <HAL_ADC_Start_DMA+0x214>)
 8006100:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006106:	4a42      	ldr	r2, [pc, #264]	@ (8006210 <HAL_ADC_Start_DMA+0x218>)
 8006108:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006112:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685a      	ldr	r2, [r3, #4]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8006122:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689a      	ldr	r2, [r3, #8]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006132:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	334c      	adds	r3, #76	@ 0x4c
 800613e:	4619      	mov	r1, r3
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f000 fcd4 	bl	8006af0 <HAL_DMA_Start_IT>
 8006148:	4603      	mov	r3, r0
 800614a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f003 031f 	and.w	r3, r3, #31
 8006154:	2b00      	cmp	r3, #0
 8006156:	d12a      	bne.n	80061ae <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a2d      	ldr	r2, [pc, #180]	@ (8006214 <HAL_ADC_Start_DMA+0x21c>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d015      	beq.n	800618e <HAL_ADC_Start_DMA+0x196>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a2c      	ldr	r2, [pc, #176]	@ (8006218 <HAL_ADC_Start_DMA+0x220>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d105      	bne.n	8006178 <HAL_ADC_Start_DMA+0x180>
 800616c:	4b25      	ldr	r3, [pc, #148]	@ (8006204 <HAL_ADC_Start_DMA+0x20c>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f003 031f 	and.w	r3, r3, #31
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00a      	beq.n	800618e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a27      	ldr	r2, [pc, #156]	@ (800621c <HAL_ADC_Start_DMA+0x224>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d136      	bne.n	80061f0 <HAL_ADC_Start_DMA+0x1f8>
 8006182:	4b20      	ldr	r3, [pc, #128]	@ (8006204 <HAL_ADC_Start_DMA+0x20c>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f003 0310 	and.w	r3, r3, #16
 800618a:	2b00      	cmp	r3, #0
 800618c:	d130      	bne.n	80061f0 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d129      	bne.n	80061f0 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	689a      	ldr	r2, [r3, #8]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80061aa:	609a      	str	r2, [r3, #8]
 80061ac:	e020      	b.n	80061f0 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a18      	ldr	r2, [pc, #96]	@ (8006214 <HAL_ADC_Start_DMA+0x21c>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d11b      	bne.n	80061f0 <HAL_ADC_Start_DMA+0x1f8>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d114      	bne.n	80061f0 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	689a      	ldr	r2, [r3, #8]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80061d4:	609a      	str	r2, [r3, #8]
 80061d6:	e00b      	b.n	80061f0 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061dc:	f043 0210 	orr.w	r2, r3, #16
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e8:	f043 0201 	orr.w	r2, r3, #1
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80061f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3720      	adds	r7, #32
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	20000004 	.word	0x20000004
 8006200:	431bde83 	.word	0x431bde83
 8006204:	40012300 	.word	0x40012300
 8006208:	080066b9 	.word	0x080066b9
 800620c:	08006773 	.word	0x08006773
 8006210:	0800678f 	.word	0x0800678f
 8006214:	40012000 	.word	0x40012000
 8006218:	40012100 	.word	0x40012100
 800621c:	40012200 	.word	0x40012200

08006220 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006266:	2300      	movs	r3, #0
 8006268:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006270:	2b01      	cmp	r3, #1
 8006272:	d101      	bne.n	8006278 <HAL_ADC_ConfigChannel+0x1c>
 8006274:	2302      	movs	r3, #2
 8006276:	e113      	b.n	80064a0 <HAL_ADC_ConfigChannel+0x244>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2b09      	cmp	r3, #9
 8006286:	d925      	bls.n	80062d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68d9      	ldr	r1, [r3, #12]
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	b29b      	uxth	r3, r3
 8006294:	461a      	mov	r2, r3
 8006296:	4613      	mov	r3, r2
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	4413      	add	r3, r2
 800629c:	3b1e      	subs	r3, #30
 800629e:	2207      	movs	r2, #7
 80062a0:	fa02 f303 	lsl.w	r3, r2, r3
 80062a4:	43da      	mvns	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	400a      	ands	r2, r1
 80062ac:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68d9      	ldr	r1, [r3, #12]
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	689a      	ldr	r2, [r3, #8]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	b29b      	uxth	r3, r3
 80062be:	4618      	mov	r0, r3
 80062c0:	4603      	mov	r3, r0
 80062c2:	005b      	lsls	r3, r3, #1
 80062c4:	4403      	add	r3, r0
 80062c6:	3b1e      	subs	r3, #30
 80062c8:	409a      	lsls	r2, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	60da      	str	r2, [r3, #12]
 80062d2:	e022      	b.n	800631a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6919      	ldr	r1, [r3, #16]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	b29b      	uxth	r3, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	4613      	mov	r3, r2
 80062e4:	005b      	lsls	r3, r3, #1
 80062e6:	4413      	add	r3, r2
 80062e8:	2207      	movs	r2, #7
 80062ea:	fa02 f303 	lsl.w	r3, r2, r3
 80062ee:	43da      	mvns	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	400a      	ands	r2, r1
 80062f6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6919      	ldr	r1, [r3, #16]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	689a      	ldr	r2, [r3, #8]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	b29b      	uxth	r3, r3
 8006308:	4618      	mov	r0, r3
 800630a:	4603      	mov	r3, r0
 800630c:	005b      	lsls	r3, r3, #1
 800630e:	4403      	add	r3, r0
 8006310:	409a      	lsls	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	2b06      	cmp	r3, #6
 8006320:	d824      	bhi.n	800636c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685a      	ldr	r2, [r3, #4]
 800632c:	4613      	mov	r3, r2
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	4413      	add	r3, r2
 8006332:	3b05      	subs	r3, #5
 8006334:	221f      	movs	r2, #31
 8006336:	fa02 f303 	lsl.w	r3, r2, r3
 800633a:	43da      	mvns	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	400a      	ands	r2, r1
 8006342:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	b29b      	uxth	r3, r3
 8006350:	4618      	mov	r0, r3
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	4613      	mov	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	3b05      	subs	r3, #5
 800635e:	fa00 f203 	lsl.w	r2, r0, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	430a      	orrs	r2, r1
 8006368:	635a      	str	r2, [r3, #52]	@ 0x34
 800636a:	e04c      	b.n	8006406 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	2b0c      	cmp	r3, #12
 8006372:	d824      	bhi.n	80063be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685a      	ldr	r2, [r3, #4]
 800637e:	4613      	mov	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	3b23      	subs	r3, #35	@ 0x23
 8006386:	221f      	movs	r2, #31
 8006388:	fa02 f303 	lsl.w	r3, r2, r3
 800638c:	43da      	mvns	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	400a      	ands	r2, r1
 8006394:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	4618      	mov	r0, r3
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	4613      	mov	r3, r2
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4413      	add	r3, r2
 80063ae:	3b23      	subs	r3, #35	@ 0x23
 80063b0:	fa00 f203 	lsl.w	r2, r0, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	430a      	orrs	r2, r1
 80063ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80063bc:	e023      	b.n	8006406 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	4613      	mov	r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	4413      	add	r3, r2
 80063ce:	3b41      	subs	r3, #65	@ 0x41
 80063d0:	221f      	movs	r2, #31
 80063d2:	fa02 f303 	lsl.w	r3, r2, r3
 80063d6:	43da      	mvns	r2, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	400a      	ands	r2, r1
 80063de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	4618      	mov	r0, r3
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	4613      	mov	r3, r2
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	4413      	add	r3, r2
 80063f8:	3b41      	subs	r3, #65	@ 0x41
 80063fa:	fa00 f203 	lsl.w	r2, r0, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006406:	4b29      	ldr	r3, [pc, #164]	@ (80064ac <HAL_ADC_ConfigChannel+0x250>)
 8006408:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a28      	ldr	r2, [pc, #160]	@ (80064b0 <HAL_ADC_ConfigChannel+0x254>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d10f      	bne.n	8006434 <HAL_ADC_ConfigChannel+0x1d8>
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b12      	cmp	r3, #18
 800641a:	d10b      	bne.n	8006434 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a1d      	ldr	r2, [pc, #116]	@ (80064b0 <HAL_ADC_ConfigChannel+0x254>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d12b      	bne.n	8006496 <HAL_ADC_ConfigChannel+0x23a>
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a1c      	ldr	r2, [pc, #112]	@ (80064b4 <HAL_ADC_ConfigChannel+0x258>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d003      	beq.n	8006450 <HAL_ADC_ConfigChannel+0x1f4>
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b11      	cmp	r3, #17
 800644e:	d122      	bne.n	8006496 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a11      	ldr	r2, [pc, #68]	@ (80064b4 <HAL_ADC_ConfigChannel+0x258>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d111      	bne.n	8006496 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006472:	4b11      	ldr	r3, [pc, #68]	@ (80064b8 <HAL_ADC_ConfigChannel+0x25c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a11      	ldr	r2, [pc, #68]	@ (80064bc <HAL_ADC_ConfigChannel+0x260>)
 8006478:	fba2 2303 	umull	r2, r3, r2, r3
 800647c:	0c9a      	lsrs	r2, r3, #18
 800647e:	4613      	mov	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4413      	add	r3, r2
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006488:	e002      	b.n	8006490 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	3b01      	subs	r3, #1
 800648e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f9      	bne.n	800648a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3714      	adds	r7, #20
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	40012300 	.word	0x40012300
 80064b0:	40012000 	.word	0x40012000
 80064b4:	10000012 	.word	0x10000012
 80064b8:	20000004 	.word	0x20000004
 80064bc:	431bde83 	.word	0x431bde83

080064c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80064c8:	4b79      	ldr	r3, [pc, #484]	@ (80066b0 <ADC_Init+0x1f0>)
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	431a      	orrs	r2, r3
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	6859      	ldr	r1, [r3, #4]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	021a      	lsls	r2, r3, #8
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	430a      	orrs	r2, r1
 8006508:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	685a      	ldr	r2, [r3, #4]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006518:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	6859      	ldr	r1, [r3, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689a      	ldr	r2, [r3, #8]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	430a      	orrs	r2, r1
 800652a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800653a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	6899      	ldr	r1, [r3, #8]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	68da      	ldr	r2, [r3, #12]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	430a      	orrs	r2, r1
 800654c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006552:	4a58      	ldr	r2, [pc, #352]	@ (80066b4 <ADC_Init+0x1f4>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d022      	beq.n	800659e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689a      	ldr	r2, [r3, #8]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006566:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6899      	ldr	r1, [r3, #8]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	430a      	orrs	r2, r1
 8006578:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689a      	ldr	r2, [r3, #8]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006588:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6899      	ldr	r1, [r3, #8]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	430a      	orrs	r2, r1
 800659a:	609a      	str	r2, [r3, #8]
 800659c:	e00f      	b.n	80065be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	689a      	ldr	r2, [r3, #8]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80065ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	689a      	ldr	r2, [r3, #8]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80065bc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	689a      	ldr	r2, [r3, #8]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0202 	bic.w	r2, r2, #2
 80065cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	6899      	ldr	r1, [r3, #8]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	7e1b      	ldrb	r3, [r3, #24]
 80065d8:	005a      	lsls	r2, r3, #1
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d01b      	beq.n	8006624 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065fa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800660a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6859      	ldr	r1, [r3, #4]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006616:	3b01      	subs	r3, #1
 8006618:	035a      	lsls	r2, r3, #13
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	430a      	orrs	r2, r1
 8006620:	605a      	str	r2, [r3, #4]
 8006622:	e007      	b.n	8006634 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006632:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006642:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	69db      	ldr	r3, [r3, #28]
 800664e:	3b01      	subs	r3, #1
 8006650:	051a      	lsls	r2, r3, #20
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006668:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6899      	ldr	r1, [r3, #8]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006676:	025a      	lsls	r2, r3, #9
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689a      	ldr	r2, [r3, #8]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800668e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6899      	ldr	r1, [r3, #8]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	029a      	lsls	r2, r3, #10
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	430a      	orrs	r2, r1
 80066a2:	609a      	str	r2, [r3, #8]
}
 80066a4:	bf00      	nop
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr
 80066b0:	40012300 	.word	0x40012300
 80066b4:	0f000001 	.word	0x0f000001

080066b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ca:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d13c      	bne.n	800674c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d12b      	bne.n	8006744 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d127      	bne.n	8006744 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d006      	beq.n	8006710 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800670c:	2b00      	cmp	r3, #0
 800670e:	d119      	bne.n	8006744 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685a      	ldr	r2, [r3, #4]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f022 0220 	bic.w	r2, r2, #32
 800671e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006724:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006730:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d105      	bne.n	8006744 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673c:	f043 0201 	orr.w	r2, r3, #1
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006744:	68f8      	ldr	r0, [r7, #12]
 8006746:	f7fb fd7d 	bl	8002244 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800674a:	e00e      	b.n	800676a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006750:	f003 0310 	and.w	r3, r3, #16
 8006754:	2b00      	cmp	r3, #0
 8006756:	d003      	beq.n	8006760 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	f7ff fd75 	bl	8006248 <HAL_ADC_ErrorCallback>
}
 800675e:	e004      	b.n	800676a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	4798      	blx	r3
}
 800676a:	bf00      	nop
 800676c:	3710      	adds	r7, #16
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006772:	b580      	push	{r7, lr}
 8006774:	b084      	sub	sp, #16
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800677e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f7ff fd4d 	bl	8006220 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006786:	bf00      	nop
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b084      	sub	sp, #16
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800679a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2240      	movs	r2, #64	@ 0x40
 80067a0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067a6:	f043 0204 	orr.w	r2, r3, #4
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f7ff fd4a 	bl	8006248 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80067b4:	bf00      	nop
 80067b6:	3710      	adds	r7, #16
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b085      	sub	sp, #20
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f003 0307 	and.w	r3, r3, #7
 80067de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80067e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006814 <__NVIC_SetPriorityGrouping+0x44>)
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80067ec:	4013      	ands	r3, r2
 80067ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80067f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80067fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006802:	4a04      	ldr	r2, [pc, #16]	@ (8006814 <__NVIC_SetPriorityGrouping+0x44>)
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	60d3      	str	r3, [r2, #12]
}
 8006808:	bf00      	nop
 800680a:	3714      	adds	r7, #20
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr
 8006814:	e000ed00 	.word	0xe000ed00

08006818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006818:	b480      	push	{r7}
 800681a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800681c:	4b04      	ldr	r3, [pc, #16]	@ (8006830 <__NVIC_GetPriorityGrouping+0x18>)
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	0a1b      	lsrs	r3, r3, #8
 8006822:	f003 0307 	and.w	r3, r3, #7
}
 8006826:	4618      	mov	r0, r3
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr
 8006830:	e000ed00 	.word	0xe000ed00

08006834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	4603      	mov	r3, r0
 800683c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800683e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006842:	2b00      	cmp	r3, #0
 8006844:	db0b      	blt.n	800685e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006846:	79fb      	ldrb	r3, [r7, #7]
 8006848:	f003 021f 	and.w	r2, r3, #31
 800684c:	4907      	ldr	r1, [pc, #28]	@ (800686c <__NVIC_EnableIRQ+0x38>)
 800684e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006852:	095b      	lsrs	r3, r3, #5
 8006854:	2001      	movs	r0, #1
 8006856:	fa00 f202 	lsl.w	r2, r0, r2
 800685a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800685e:	bf00      	nop
 8006860:	370c      	adds	r7, #12
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	e000e100 	.word	0xe000e100

08006870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	4603      	mov	r3, r0
 8006878:	6039      	str	r1, [r7, #0]
 800687a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800687c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006880:	2b00      	cmp	r3, #0
 8006882:	db0a      	blt.n	800689a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	b2da      	uxtb	r2, r3
 8006888:	490c      	ldr	r1, [pc, #48]	@ (80068bc <__NVIC_SetPriority+0x4c>)
 800688a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688e:	0112      	lsls	r2, r2, #4
 8006890:	b2d2      	uxtb	r2, r2
 8006892:	440b      	add	r3, r1
 8006894:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006898:	e00a      	b.n	80068b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	b2da      	uxtb	r2, r3
 800689e:	4908      	ldr	r1, [pc, #32]	@ (80068c0 <__NVIC_SetPriority+0x50>)
 80068a0:	79fb      	ldrb	r3, [r7, #7]
 80068a2:	f003 030f 	and.w	r3, r3, #15
 80068a6:	3b04      	subs	r3, #4
 80068a8:	0112      	lsls	r2, r2, #4
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	440b      	add	r3, r1
 80068ae:	761a      	strb	r2, [r3, #24]
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	e000e100 	.word	0xe000e100
 80068c0:	e000ed00 	.word	0xe000ed00

080068c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b089      	sub	sp, #36	@ 0x24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f003 0307 	and.w	r3, r3, #7
 80068d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	f1c3 0307 	rsb	r3, r3, #7
 80068de:	2b04      	cmp	r3, #4
 80068e0:	bf28      	it	cs
 80068e2:	2304      	movcs	r3, #4
 80068e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	3304      	adds	r3, #4
 80068ea:	2b06      	cmp	r3, #6
 80068ec:	d902      	bls.n	80068f4 <NVIC_EncodePriority+0x30>
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	3b03      	subs	r3, #3
 80068f2:	e000      	b.n	80068f6 <NVIC_EncodePriority+0x32>
 80068f4:	2300      	movs	r3, #0
 80068f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068f8:	f04f 32ff 	mov.w	r2, #4294967295
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006902:	43da      	mvns	r2, r3
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	401a      	ands	r2, r3
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800690c:	f04f 31ff 	mov.w	r1, #4294967295
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	fa01 f303 	lsl.w	r3, r1, r3
 8006916:	43d9      	mvns	r1, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800691c:	4313      	orrs	r3, r2
         );
}
 800691e:	4618      	mov	r0, r3
 8006920:	3724      	adds	r7, #36	@ 0x24
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800692a:	b580      	push	{r7, lr}
 800692c:	b082      	sub	sp, #8
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff ff4c 	bl	80067d0 <__NVIC_SetPriorityGrouping>
}
 8006938:	bf00      	nop
 800693a:	3708      	adds	r7, #8
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006940:	b580      	push	{r7, lr}
 8006942:	b086      	sub	sp, #24
 8006944:	af00      	add	r7, sp, #0
 8006946:	4603      	mov	r3, r0
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]
 800694c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800694e:	2300      	movs	r3, #0
 8006950:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006952:	f7ff ff61 	bl	8006818 <__NVIC_GetPriorityGrouping>
 8006956:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	68b9      	ldr	r1, [r7, #8]
 800695c:	6978      	ldr	r0, [r7, #20]
 800695e:	f7ff ffb1 	bl	80068c4 <NVIC_EncodePriority>
 8006962:	4602      	mov	r2, r0
 8006964:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006968:	4611      	mov	r1, r2
 800696a:	4618      	mov	r0, r3
 800696c:	f7ff ff80 	bl	8006870 <__NVIC_SetPriority>
}
 8006970:	bf00      	nop
 8006972:	3718      	adds	r7, #24
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	4603      	mov	r3, r0
 8006980:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006986:	4618      	mov	r0, r3
 8006988:	f7ff ff54 	bl	8006834 <__NVIC_EnableIRQ>
}
 800698c:	bf00      	nop
 800698e:	3708      	adds	r7, #8
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b086      	sub	sp, #24
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800699c:	2300      	movs	r3, #0
 800699e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80069a0:	f7ff f9ca 	bl	8005d38 <HAL_GetTick>
 80069a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d101      	bne.n	80069b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e099      	b.n	8006ae4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 0201 	bic.w	r2, r2, #1
 80069ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069d0:	e00f      	b.n	80069f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80069d2:	f7ff f9b1 	bl	8005d38 <HAL_GetTick>
 80069d6:	4602      	mov	r2, r0
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	2b05      	cmp	r3, #5
 80069de:	d908      	bls.n	80069f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2220      	movs	r2, #32
 80069e4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2203      	movs	r2, #3
 80069ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e078      	b.n	8006ae4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1e8      	bne.n	80069d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	4b38      	ldr	r3, [pc, #224]	@ (8006aec <HAL_DMA_Init+0x158>)
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	685a      	ldr	r2, [r3, #4]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006a1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	691b      	ldr	r3, [r3, #16]
 8006a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a1b      	ldr	r3, [r3, #32]
 8006a3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d107      	bne.n	8006a5c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a54:	4313      	orrs	r3, r2
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	f023 0307 	bic.w	r3, r3, #7
 8006a72:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a82:	2b04      	cmp	r3, #4
 8006a84:	d117      	bne.n	8006ab6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00e      	beq.n	8006ab6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fb01 	bl	80070a0 <DMA_CheckFifoParam>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d008      	beq.n	8006ab6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2240      	movs	r2, #64	@ 0x40
 8006aa8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e016      	b.n	8006ae4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	697a      	ldr	r2, [r7, #20]
 8006abc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fab8 	bl	8007034 <DMA_CalcBaseAndBitshift>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006acc:	223f      	movs	r2, #63	@ 0x3f
 8006ace:	409a      	lsls	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3718      	adds	r7, #24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	f010803f 	.word	0xf010803f

08006af0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006afe:	2300      	movs	r3, #0
 8006b00:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b06:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d101      	bne.n	8006b16 <HAL_DMA_Start_IT+0x26>
 8006b12:	2302      	movs	r3, #2
 8006b14:	e040      	b.n	8006b98 <HAL_DMA_Start_IT+0xa8>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d12f      	bne.n	8006b8a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	68b9      	ldr	r1, [r7, #8]
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 fa4a 	bl	8006fd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b48:	223f      	movs	r2, #63	@ 0x3f
 8006b4a:	409a      	lsls	r2, r3
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f042 0216 	orr.w	r2, r2, #22
 8006b5e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d007      	beq.n	8006b78 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f042 0208 	orr.w	r2, r2, #8
 8006b76:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f042 0201 	orr.w	r2, r2, #1
 8006b86:	601a      	str	r2, [r3, #0]
 8006b88:	e005      	b.n	8006b96 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006b92:	2302      	movs	r3, #2
 8006b94:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006b96:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3718      	adds	r7, #24
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006bae:	f7ff f8c3 	bl	8005d38 <HAL_GetTick>
 8006bb2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d008      	beq.n	8006bd2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2280      	movs	r2, #128	@ 0x80
 8006bc4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e052      	b.n	8006c78 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f022 0216 	bic.w	r2, r2, #22
 8006be0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	695a      	ldr	r2, [r3, #20]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006bf0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d103      	bne.n	8006c02 <HAL_DMA_Abort+0x62>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d007      	beq.n	8006c12 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f022 0208 	bic.w	r2, r2, #8
 8006c10:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f022 0201 	bic.w	r2, r2, #1
 8006c20:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c22:	e013      	b.n	8006c4c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c24:	f7ff f888 	bl	8005d38 <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b05      	cmp	r3, #5
 8006c30:	d90c      	bls.n	8006c4c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2220      	movs	r2, #32
 8006c36:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2203      	movs	r2, #3
 8006c3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006c48:	2303      	movs	r3, #3
 8006c4a:	e015      	b.n	8006c78 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0301 	and.w	r3, r3, #1
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d1e4      	bne.n	8006c24 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c5e:	223f      	movs	r2, #63	@ 0x3f
 8006c60:	409a      	lsls	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	2b02      	cmp	r3, #2
 8006c92:	d004      	beq.n	8006c9e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2280      	movs	r2, #128	@ 0x80
 8006c98:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e00c      	b.n	8006cb8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2205      	movs	r2, #5
 8006ca2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f022 0201 	bic.w	r2, r2, #1
 8006cb4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b086      	sub	sp, #24
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006cd0:	4b8e      	ldr	r3, [pc, #568]	@ (8006f0c <HAL_DMA_IRQHandler+0x248>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a8e      	ldr	r2, [pc, #568]	@ (8006f10 <HAL_DMA_IRQHandler+0x24c>)
 8006cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cda:	0a9b      	lsrs	r3, r3, #10
 8006cdc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ce2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cee:	2208      	movs	r2, #8
 8006cf0:	409a      	lsls	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d01a      	beq.n	8006d30 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 0304 	and.w	r3, r3, #4
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d013      	beq.n	8006d30 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f022 0204 	bic.w	r2, r2, #4
 8006d16:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d1c:	2208      	movs	r2, #8
 8006d1e:	409a      	lsls	r2, r3
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d28:	f043 0201 	orr.w	r2, r3, #1
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d34:	2201      	movs	r2, #1
 8006d36:	409a      	lsls	r2, r3
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d012      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00b      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d52:	2201      	movs	r2, #1
 8006d54:	409a      	lsls	r2, r3
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d5e:	f043 0202 	orr.w	r2, r3, #2
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d6a:	2204      	movs	r2, #4
 8006d6c:	409a      	lsls	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	4013      	ands	r3, r2
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d012      	beq.n	8006d9c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0302 	and.w	r3, r3, #2
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00b      	beq.n	8006d9c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d88:	2204      	movs	r2, #4
 8006d8a:	409a      	lsls	r2, r3
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d94:	f043 0204 	orr.w	r2, r3, #4
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da0:	2210      	movs	r2, #16
 8006da2:	409a      	lsls	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	4013      	ands	r3, r2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d043      	beq.n	8006e34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0308 	and.w	r3, r3, #8
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d03c      	beq.n	8006e34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dbe:	2210      	movs	r2, #16
 8006dc0:	409a      	lsls	r2, r3
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d018      	beq.n	8006e06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d108      	bne.n	8006df4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d024      	beq.n	8006e34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	4798      	blx	r3
 8006df2:	e01f      	b.n	8006e34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d01b      	beq.n	8006e34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	4798      	blx	r3
 8006e04:	e016      	b.n	8006e34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d107      	bne.n	8006e24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f022 0208 	bic.w	r2, r2, #8
 8006e22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d003      	beq.n	8006e34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e38:	2220      	movs	r2, #32
 8006e3a:	409a      	lsls	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	4013      	ands	r3, r2
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	f000 808f 	beq.w	8006f64 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0310 	and.w	r3, r3, #16
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f000 8087 	beq.w	8006f64 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	409a      	lsls	r2, r3
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b05      	cmp	r3, #5
 8006e6c:	d136      	bne.n	8006edc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f022 0216 	bic.w	r2, r2, #22
 8006e7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	695a      	ldr	r2, [r3, #20]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d103      	bne.n	8006e9e <HAL_DMA_IRQHandler+0x1da>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d007      	beq.n	8006eae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0208 	bic.w	r2, r2, #8
 8006eac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eb2:	223f      	movs	r2, #63	@ 0x3f
 8006eb4:	409a      	lsls	r2, r3
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d07e      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	4798      	blx	r3
        }
        return;
 8006eda:	e079      	b.n	8006fd0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d01d      	beq.n	8006f26 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d10d      	bne.n	8006f14 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d031      	beq.n	8006f64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	4798      	blx	r3
 8006f08:	e02c      	b.n	8006f64 <HAL_DMA_IRQHandler+0x2a0>
 8006f0a:	bf00      	nop
 8006f0c:	20000004 	.word	0x20000004
 8006f10:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d023      	beq.n	8006f64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	4798      	blx	r3
 8006f24:	e01e      	b.n	8006f64 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10f      	bne.n	8006f54 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f022 0210 	bic.w	r2, r2, #16
 8006f42:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d003      	beq.n	8006f64 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d032      	beq.n	8006fd2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f70:	f003 0301 	and.w	r3, r3, #1
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d022      	beq.n	8006fbe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2205      	movs	r2, #5
 8006f7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f022 0201 	bic.w	r2, r2, #1
 8006f8e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	3301      	adds	r3, #1
 8006f94:	60bb      	str	r3, [r7, #8]
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d307      	bcc.n	8006fac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1f2      	bne.n	8006f90 <HAL_DMA_IRQHandler+0x2cc>
 8006faa:	e000      	b.n	8006fae <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006fac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d005      	beq.n	8006fd2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	4798      	blx	r3
 8006fce:	e000      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006fd0:	bf00      	nop
    }
  }
}
 8006fd2:	3718      	adds	r7, #24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006ff4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	2b40      	cmp	r3, #64	@ 0x40
 8007004:	d108      	bne.n	8007018 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007016:	e007      	b.n	8007028 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	60da      	str	r2, [r3, #12]
}
 8007028:	bf00      	nop
 800702a:	3714      	adds	r7, #20
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	b2db      	uxtb	r3, r3
 8007042:	3b10      	subs	r3, #16
 8007044:	4a14      	ldr	r2, [pc, #80]	@ (8007098 <DMA_CalcBaseAndBitshift+0x64>)
 8007046:	fba2 2303 	umull	r2, r3, r2, r3
 800704a:	091b      	lsrs	r3, r3, #4
 800704c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800704e:	4a13      	ldr	r2, [pc, #76]	@ (800709c <DMA_CalcBaseAndBitshift+0x68>)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4413      	add	r3, r2
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2b03      	cmp	r3, #3
 8007060:	d909      	bls.n	8007076 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800706a:	f023 0303 	bic.w	r3, r3, #3
 800706e:	1d1a      	adds	r2, r3, #4
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	659a      	str	r2, [r3, #88]	@ 0x58
 8007074:	e007      	b.n	8007086 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800707e:	f023 0303 	bic.w	r3, r3, #3
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	aaaaaaab 	.word	0xaaaaaaab
 800709c:	0800e164 	.word	0x0800e164

080070a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d11f      	bne.n	80070fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	2b03      	cmp	r3, #3
 80070be:	d856      	bhi.n	800716e <DMA_CheckFifoParam+0xce>
 80070c0:	a201      	add	r2, pc, #4	@ (adr r2, 80070c8 <DMA_CheckFifoParam+0x28>)
 80070c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c6:	bf00      	nop
 80070c8:	080070d9 	.word	0x080070d9
 80070cc:	080070eb 	.word	0x080070eb
 80070d0:	080070d9 	.word	0x080070d9
 80070d4:	0800716f 	.word	0x0800716f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d046      	beq.n	8007172 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070e8:	e043      	b.n	8007172 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80070f2:	d140      	bne.n	8007176 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070f8:	e03d      	b.n	8007176 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007102:	d121      	bne.n	8007148 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	2b03      	cmp	r3, #3
 8007108:	d837      	bhi.n	800717a <DMA_CheckFifoParam+0xda>
 800710a:	a201      	add	r2, pc, #4	@ (adr r2, 8007110 <DMA_CheckFifoParam+0x70>)
 800710c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007110:	08007121 	.word	0x08007121
 8007114:	08007127 	.word	0x08007127
 8007118:	08007121 	.word	0x08007121
 800711c:	08007139 	.word	0x08007139
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	73fb      	strb	r3, [r7, #15]
      break;
 8007124:	e030      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800712e:	2b00      	cmp	r3, #0
 8007130:	d025      	beq.n	800717e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007136:	e022      	b.n	800717e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800713c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007140:	d11f      	bne.n	8007182 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007146:	e01c      	b.n	8007182 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	2b02      	cmp	r3, #2
 800714c:	d903      	bls.n	8007156 <DMA_CheckFifoParam+0xb6>
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	2b03      	cmp	r3, #3
 8007152:	d003      	beq.n	800715c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007154:	e018      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	73fb      	strb	r3, [r7, #15]
      break;
 800715a:	e015      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007160:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00e      	beq.n	8007186 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	73fb      	strb	r3, [r7, #15]
      break;
 800716c:	e00b      	b.n	8007186 <DMA_CheckFifoParam+0xe6>
      break;
 800716e:	bf00      	nop
 8007170:	e00a      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      break;
 8007172:	bf00      	nop
 8007174:	e008      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      break;
 8007176:	bf00      	nop
 8007178:	e006      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      break;
 800717a:	bf00      	nop
 800717c:	e004      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      break;
 800717e:	bf00      	nop
 8007180:	e002      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      break;   
 8007182:	bf00      	nop
 8007184:	e000      	b.n	8007188 <DMA_CheckFifoParam+0xe8>
      break;
 8007186:	bf00      	nop
    }
  } 
  
  return status; 
 8007188:	7bfb      	ldrb	r3, [r7, #15]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop

08007198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007198:	b480      	push	{r7}
 800719a:	b089      	sub	sp, #36	@ 0x24
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80071a2:	2300      	movs	r3, #0
 80071a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80071a6:	2300      	movs	r3, #0
 80071a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80071aa:	2300      	movs	r3, #0
 80071ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071ae:	2300      	movs	r3, #0
 80071b0:	61fb      	str	r3, [r7, #28]
 80071b2:	e165      	b.n	8007480 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80071b4:	2201      	movs	r2, #1
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	fa02 f303 	lsl.w	r3, r2, r3
 80071bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	4013      	ands	r3, r2
 80071c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	f040 8154 	bne.w	800747a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f003 0303 	and.w	r3, r3, #3
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d005      	beq.n	80071ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d130      	bne.n	800724c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	005b      	lsls	r3, r3, #1
 80071f4:	2203      	movs	r2, #3
 80071f6:	fa02 f303 	lsl.w	r3, r2, r3
 80071fa:	43db      	mvns	r3, r3
 80071fc:	69ba      	ldr	r2, [r7, #24]
 80071fe:	4013      	ands	r3, r2
 8007200:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	005b      	lsls	r3, r3, #1
 800720a:	fa02 f303 	lsl.w	r3, r2, r3
 800720e:	69ba      	ldr	r2, [r7, #24]
 8007210:	4313      	orrs	r3, r2
 8007212:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007220:	2201      	movs	r2, #1
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	fa02 f303 	lsl.w	r3, r2, r3
 8007228:	43db      	mvns	r3, r3
 800722a:	69ba      	ldr	r2, [r7, #24]
 800722c:	4013      	ands	r3, r2
 800722e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	091b      	lsrs	r3, r3, #4
 8007236:	f003 0201 	and.w	r2, r3, #1
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	fa02 f303 	lsl.w	r3, r2, r3
 8007240:	69ba      	ldr	r2, [r7, #24]
 8007242:	4313      	orrs	r3, r2
 8007244:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	69ba      	ldr	r2, [r7, #24]
 800724a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	f003 0303 	and.w	r3, r3, #3
 8007254:	2b03      	cmp	r3, #3
 8007256:	d017      	beq.n	8007288 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	005b      	lsls	r3, r3, #1
 8007262:	2203      	movs	r2, #3
 8007264:	fa02 f303 	lsl.w	r3, r2, r3
 8007268:	43db      	mvns	r3, r3
 800726a:	69ba      	ldr	r2, [r7, #24]
 800726c:	4013      	ands	r3, r2
 800726e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	689a      	ldr	r2, [r3, #8]
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	005b      	lsls	r3, r3, #1
 8007278:	fa02 f303 	lsl.w	r3, r2, r3
 800727c:	69ba      	ldr	r2, [r7, #24]
 800727e:	4313      	orrs	r3, r2
 8007280:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	69ba      	ldr	r2, [r7, #24]
 8007286:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	f003 0303 	and.w	r3, r3, #3
 8007290:	2b02      	cmp	r3, #2
 8007292:	d123      	bne.n	80072dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	08da      	lsrs	r2, r3, #3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	3208      	adds	r2, #8
 800729c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	f003 0307 	and.w	r3, r3, #7
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	220f      	movs	r2, #15
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	43db      	mvns	r3, r3
 80072b2:	69ba      	ldr	r2, [r7, #24]
 80072b4:	4013      	ands	r3, r2
 80072b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	691a      	ldr	r2, [r3, #16]
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	fa02 f303 	lsl.w	r3, r2, r3
 80072c8:	69ba      	ldr	r2, [r7, #24]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	08da      	lsrs	r2, r3, #3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	3208      	adds	r2, #8
 80072d6:	69b9      	ldr	r1, [r7, #24]
 80072d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	005b      	lsls	r3, r3, #1
 80072e6:	2203      	movs	r2, #3
 80072e8:	fa02 f303 	lsl.w	r3, r2, r3
 80072ec:	43db      	mvns	r3, r3
 80072ee:	69ba      	ldr	r2, [r7, #24]
 80072f0:	4013      	ands	r3, r2
 80072f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f003 0203 	and.w	r2, r3, #3
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	fa02 f303 	lsl.w	r3, r2, r3
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	4313      	orrs	r3, r2
 8007308:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	69ba      	ldr	r2, [r7, #24]
 800730e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007318:	2b00      	cmp	r3, #0
 800731a:	f000 80ae 	beq.w	800747a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800731e:	2300      	movs	r3, #0
 8007320:	60fb      	str	r3, [r7, #12]
 8007322:	4b5d      	ldr	r3, [pc, #372]	@ (8007498 <HAL_GPIO_Init+0x300>)
 8007324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007326:	4a5c      	ldr	r2, [pc, #368]	@ (8007498 <HAL_GPIO_Init+0x300>)
 8007328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800732c:	6453      	str	r3, [r2, #68]	@ 0x44
 800732e:	4b5a      	ldr	r3, [pc, #360]	@ (8007498 <HAL_GPIO_Init+0x300>)
 8007330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007336:	60fb      	str	r3, [r7, #12]
 8007338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800733a:	4a58      	ldr	r2, [pc, #352]	@ (800749c <HAL_GPIO_Init+0x304>)
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	089b      	lsrs	r3, r3, #2
 8007340:	3302      	adds	r3, #2
 8007342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007346:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	f003 0303 	and.w	r3, r3, #3
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	220f      	movs	r2, #15
 8007352:	fa02 f303 	lsl.w	r3, r2, r3
 8007356:	43db      	mvns	r3, r3
 8007358:	69ba      	ldr	r2, [r7, #24]
 800735a:	4013      	ands	r3, r2
 800735c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a4f      	ldr	r2, [pc, #316]	@ (80074a0 <HAL_GPIO_Init+0x308>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d025      	beq.n	80073b2 <HAL_GPIO_Init+0x21a>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a4e      	ldr	r2, [pc, #312]	@ (80074a4 <HAL_GPIO_Init+0x30c>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d01f      	beq.n	80073ae <HAL_GPIO_Init+0x216>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a4d      	ldr	r2, [pc, #308]	@ (80074a8 <HAL_GPIO_Init+0x310>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d019      	beq.n	80073aa <HAL_GPIO_Init+0x212>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a4c      	ldr	r2, [pc, #304]	@ (80074ac <HAL_GPIO_Init+0x314>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d013      	beq.n	80073a6 <HAL_GPIO_Init+0x20e>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a4b      	ldr	r2, [pc, #300]	@ (80074b0 <HAL_GPIO_Init+0x318>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d00d      	beq.n	80073a2 <HAL_GPIO_Init+0x20a>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a4a      	ldr	r2, [pc, #296]	@ (80074b4 <HAL_GPIO_Init+0x31c>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d007      	beq.n	800739e <HAL_GPIO_Init+0x206>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a49      	ldr	r2, [pc, #292]	@ (80074b8 <HAL_GPIO_Init+0x320>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d101      	bne.n	800739a <HAL_GPIO_Init+0x202>
 8007396:	2306      	movs	r3, #6
 8007398:	e00c      	b.n	80073b4 <HAL_GPIO_Init+0x21c>
 800739a:	2307      	movs	r3, #7
 800739c:	e00a      	b.n	80073b4 <HAL_GPIO_Init+0x21c>
 800739e:	2305      	movs	r3, #5
 80073a0:	e008      	b.n	80073b4 <HAL_GPIO_Init+0x21c>
 80073a2:	2304      	movs	r3, #4
 80073a4:	e006      	b.n	80073b4 <HAL_GPIO_Init+0x21c>
 80073a6:	2303      	movs	r3, #3
 80073a8:	e004      	b.n	80073b4 <HAL_GPIO_Init+0x21c>
 80073aa:	2302      	movs	r3, #2
 80073ac:	e002      	b.n	80073b4 <HAL_GPIO_Init+0x21c>
 80073ae:	2301      	movs	r3, #1
 80073b0:	e000      	b.n	80073b4 <HAL_GPIO_Init+0x21c>
 80073b2:	2300      	movs	r3, #0
 80073b4:	69fa      	ldr	r2, [r7, #28]
 80073b6:	f002 0203 	and.w	r2, r2, #3
 80073ba:	0092      	lsls	r2, r2, #2
 80073bc:	4093      	lsls	r3, r2
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80073c4:	4935      	ldr	r1, [pc, #212]	@ (800749c <HAL_GPIO_Init+0x304>)
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	089b      	lsrs	r3, r3, #2
 80073ca:	3302      	adds	r3, #2
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80073d2:	4b3a      	ldr	r3, [pc, #232]	@ (80074bc <HAL_GPIO_Init+0x324>)
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	43db      	mvns	r3, r3
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	4013      	ands	r3, r2
 80073e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d003      	beq.n	80073f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80073ee:	69ba      	ldr	r2, [r7, #24]
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80073f6:	4a31      	ldr	r2, [pc, #196]	@ (80074bc <HAL_GPIO_Init+0x324>)
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80073fc:	4b2f      	ldr	r3, [pc, #188]	@ (80074bc <HAL_GPIO_Init+0x324>)
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	43db      	mvns	r3, r3
 8007406:	69ba      	ldr	r2, [r7, #24]
 8007408:	4013      	ands	r3, r2
 800740a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007414:	2b00      	cmp	r3, #0
 8007416:	d003      	beq.n	8007420 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	4313      	orrs	r3, r2
 800741e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007420:	4a26      	ldr	r2, [pc, #152]	@ (80074bc <HAL_GPIO_Init+0x324>)
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007426:	4b25      	ldr	r3, [pc, #148]	@ (80074bc <HAL_GPIO_Init+0x324>)
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	43db      	mvns	r3, r3
 8007430:	69ba      	ldr	r2, [r7, #24]
 8007432:	4013      	ands	r3, r2
 8007434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8007442:	69ba      	ldr	r2, [r7, #24]
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	4313      	orrs	r3, r2
 8007448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800744a:	4a1c      	ldr	r2, [pc, #112]	@ (80074bc <HAL_GPIO_Init+0x324>)
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007450:	4b1a      	ldr	r3, [pc, #104]	@ (80074bc <HAL_GPIO_Init+0x324>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	43db      	mvns	r3, r3
 800745a:	69ba      	ldr	r2, [r7, #24]
 800745c:	4013      	ands	r3, r2
 800745e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	4313      	orrs	r3, r2
 8007472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007474:	4a11      	ldr	r2, [pc, #68]	@ (80074bc <HAL_GPIO_Init+0x324>)
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	3301      	adds	r3, #1
 800747e:	61fb      	str	r3, [r7, #28]
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	2b0f      	cmp	r3, #15
 8007484:	f67f ae96 	bls.w	80071b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007488:	bf00      	nop
 800748a:	bf00      	nop
 800748c:	3724      	adds	r7, #36	@ 0x24
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	40023800 	.word	0x40023800
 800749c:	40013800 	.word	0x40013800
 80074a0:	40020000 	.word	0x40020000
 80074a4:	40020400 	.word	0x40020400
 80074a8:	40020800 	.word	0x40020800
 80074ac:	40020c00 	.word	0x40020c00
 80074b0:	40021000 	.word	0x40021000
 80074b4:	40021400 	.word	0x40021400
 80074b8:	40021800 	.word	0x40021800
 80074bc:	40013c00 	.word	0x40013c00

080074c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	460b      	mov	r3, r1
 80074ca:	807b      	strh	r3, [r7, #2]
 80074cc:	4613      	mov	r3, r2
 80074ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80074d0:	787b      	ldrb	r3, [r7, #1]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d003      	beq.n	80074de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80074d6:	887a      	ldrh	r2, [r7, #2]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80074dc:	e003      	b.n	80074e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80074de:	887b      	ldrh	r3, [r7, #2]
 80074e0:	041a      	lsls	r2, r3, #16
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	619a      	str	r2, [r3, #24]
}
 80074e6:	bf00      	nop
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr
	...

080074f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	4603      	mov	r3, r0
 80074fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80074fe:	4b08      	ldr	r3, [pc, #32]	@ (8007520 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007500:	695a      	ldr	r2, [r3, #20]
 8007502:	88fb      	ldrh	r3, [r7, #6]
 8007504:	4013      	ands	r3, r2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d006      	beq.n	8007518 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800750a:	4a05      	ldr	r2, [pc, #20]	@ (8007520 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800750c:	88fb      	ldrh	r3, [r7, #6]
 800750e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007510:	88fb      	ldrh	r3, [r7, #6]
 8007512:	4618      	mov	r0, r3
 8007514:	f000 f806 	bl	8007524 <HAL_GPIO_EXTI_Callback>
  }
}
 8007518:	bf00      	nop
 800751a:	3708      	adds	r7, #8
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}
 8007520:	40013c00 	.word	0x40013c00

08007524 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	4603      	mov	r3, r0
 800752c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800752e:	bf00      	nop
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
	...

0800753c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007542:	2300      	movs	r3, #0
 8007544:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007546:	2300      	movs	r3, #0
 8007548:	603b      	str	r3, [r7, #0]
 800754a:	4b20      	ldr	r3, [pc, #128]	@ (80075cc <HAL_PWREx_EnableOverDrive+0x90>)
 800754c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754e:	4a1f      	ldr	r2, [pc, #124]	@ (80075cc <HAL_PWREx_EnableOverDrive+0x90>)
 8007550:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007554:	6413      	str	r3, [r2, #64]	@ 0x40
 8007556:	4b1d      	ldr	r3, [pc, #116]	@ (80075cc <HAL_PWREx_EnableOverDrive+0x90>)
 8007558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800755e:	603b      	str	r3, [r7, #0]
 8007560:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007562:	4b1b      	ldr	r3, [pc, #108]	@ (80075d0 <HAL_PWREx_EnableOverDrive+0x94>)
 8007564:	2201      	movs	r2, #1
 8007566:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007568:	f7fe fbe6 	bl	8005d38 <HAL_GetTick>
 800756c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800756e:	e009      	b.n	8007584 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007570:	f7fe fbe2 	bl	8005d38 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800757e:	d901      	bls.n	8007584 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e01f      	b.n	80075c4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007584:	4b13      	ldr	r3, [pc, #76]	@ (80075d4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800758c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007590:	d1ee      	bne.n	8007570 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007592:	4b11      	ldr	r3, [pc, #68]	@ (80075d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007594:	2201      	movs	r2, #1
 8007596:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007598:	f7fe fbce 	bl	8005d38 <HAL_GetTick>
 800759c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800759e:	e009      	b.n	80075b4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80075a0:	f7fe fbca 	bl	8005d38 <HAL_GetTick>
 80075a4:	4602      	mov	r2, r0
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80075ae:	d901      	bls.n	80075b4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e007      	b.n	80075c4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80075b4:	4b07      	ldr	r3, [pc, #28]	@ (80075d4 <HAL_PWREx_EnableOverDrive+0x98>)
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075c0:	d1ee      	bne.n	80075a0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3708      	adds	r7, #8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	40023800 	.word	0x40023800
 80075d0:	420e0040 	.word	0x420e0040
 80075d4:	40007000 	.word	0x40007000
 80075d8:	420e0044 	.word	0x420e0044

080075dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d101      	bne.n	80075f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e0cc      	b.n	800778a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075f0:	4b68      	ldr	r3, [pc, #416]	@ (8007794 <HAL_RCC_ClockConfig+0x1b8>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 030f 	and.w	r3, r3, #15
 80075f8:	683a      	ldr	r2, [r7, #0]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d90c      	bls.n	8007618 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075fe:	4b65      	ldr	r3, [pc, #404]	@ (8007794 <HAL_RCC_ClockConfig+0x1b8>)
 8007600:	683a      	ldr	r2, [r7, #0]
 8007602:	b2d2      	uxtb	r2, r2
 8007604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007606:	4b63      	ldr	r3, [pc, #396]	@ (8007794 <HAL_RCC_ClockConfig+0x1b8>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 030f 	and.w	r3, r3, #15
 800760e:	683a      	ldr	r2, [r7, #0]
 8007610:	429a      	cmp	r2, r3
 8007612:	d001      	beq.n	8007618 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e0b8      	b.n	800778a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0302 	and.w	r3, r3, #2
 8007620:	2b00      	cmp	r3, #0
 8007622:	d020      	beq.n	8007666 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0304 	and.w	r3, r3, #4
 800762c:	2b00      	cmp	r3, #0
 800762e:	d005      	beq.n	800763c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007630:	4b59      	ldr	r3, [pc, #356]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	4a58      	ldr	r2, [pc, #352]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 8007636:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800763a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0308 	and.w	r3, r3, #8
 8007644:	2b00      	cmp	r3, #0
 8007646:	d005      	beq.n	8007654 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007648:	4b53      	ldr	r3, [pc, #332]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	4a52      	ldr	r2, [pc, #328]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 800764e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007652:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007654:	4b50      	ldr	r3, [pc, #320]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	494d      	ldr	r1, [pc, #308]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 8007662:	4313      	orrs	r3, r2
 8007664:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 0301 	and.w	r3, r3, #1
 800766e:	2b00      	cmp	r3, #0
 8007670:	d044      	beq.n	80076fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	2b01      	cmp	r3, #1
 8007678:	d107      	bne.n	800768a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800767a:	4b47      	ldr	r3, [pc, #284]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d119      	bne.n	80076ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	e07f      	b.n	800778a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	2b02      	cmp	r3, #2
 8007690:	d003      	beq.n	800769a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007696:	2b03      	cmp	r3, #3
 8007698:	d107      	bne.n	80076aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800769a:	4b3f      	ldr	r3, [pc, #252]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d109      	bne.n	80076ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e06f      	b.n	800778a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076aa:	4b3b      	ldr	r3, [pc, #236]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 0302 	and.w	r3, r3, #2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d101      	bne.n	80076ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e067      	b.n	800778a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80076ba:	4b37      	ldr	r3, [pc, #220]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f023 0203 	bic.w	r2, r3, #3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	4934      	ldr	r1, [pc, #208]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 80076c8:	4313      	orrs	r3, r2
 80076ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076cc:	f7fe fb34 	bl	8005d38 <HAL_GetTick>
 80076d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076d2:	e00a      	b.n	80076ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076d4:	f7fe fb30 	bl	8005d38 <HAL_GetTick>
 80076d8:	4602      	mov	r2, r0
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	1ad3      	subs	r3, r2, r3
 80076de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d901      	bls.n	80076ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e04f      	b.n	800778a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076ea:	4b2b      	ldr	r3, [pc, #172]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f003 020c 	and.w	r2, r3, #12
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d1eb      	bne.n	80076d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076fc:	4b25      	ldr	r3, [pc, #148]	@ (8007794 <HAL_RCC_ClockConfig+0x1b8>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 030f 	and.w	r3, r3, #15
 8007704:	683a      	ldr	r2, [r7, #0]
 8007706:	429a      	cmp	r2, r3
 8007708:	d20c      	bcs.n	8007724 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800770a:	4b22      	ldr	r3, [pc, #136]	@ (8007794 <HAL_RCC_ClockConfig+0x1b8>)
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	b2d2      	uxtb	r2, r2
 8007710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007712:	4b20      	ldr	r3, [pc, #128]	@ (8007794 <HAL_RCC_ClockConfig+0x1b8>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 030f 	and.w	r3, r3, #15
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	429a      	cmp	r2, r3
 800771e:	d001      	beq.n	8007724 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	e032      	b.n	800778a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0304 	and.w	r3, r3, #4
 800772c:	2b00      	cmp	r3, #0
 800772e:	d008      	beq.n	8007742 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007730:	4b19      	ldr	r3, [pc, #100]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	4916      	ldr	r1, [pc, #88]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 800773e:	4313      	orrs	r3, r2
 8007740:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 0308 	and.w	r3, r3, #8
 800774a:	2b00      	cmp	r3, #0
 800774c:	d009      	beq.n	8007762 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800774e:	4b12      	ldr	r3, [pc, #72]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	00db      	lsls	r3, r3, #3
 800775c:	490e      	ldr	r1, [pc, #56]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 800775e:	4313      	orrs	r3, r2
 8007760:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007762:	f000 f887 	bl	8007874 <HAL_RCC_GetSysClockFreq>
 8007766:	4602      	mov	r2, r0
 8007768:	4b0b      	ldr	r3, [pc, #44]	@ (8007798 <HAL_RCC_ClockConfig+0x1bc>)
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	091b      	lsrs	r3, r3, #4
 800776e:	f003 030f 	and.w	r3, r3, #15
 8007772:	490a      	ldr	r1, [pc, #40]	@ (800779c <HAL_RCC_ClockConfig+0x1c0>)
 8007774:	5ccb      	ldrb	r3, [r1, r3]
 8007776:	fa22 f303 	lsr.w	r3, r2, r3
 800777a:	4a09      	ldr	r2, [pc, #36]	@ (80077a0 <HAL_RCC_ClockConfig+0x1c4>)
 800777c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800777e:	4b09      	ldr	r3, [pc, #36]	@ (80077a4 <HAL_RCC_ClockConfig+0x1c8>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4618      	mov	r0, r3
 8007784:	f7fe f80e 	bl	80057a4 <HAL_InitTick>

  return HAL_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	40023c00 	.word	0x40023c00
 8007798:	40023800 	.word	0x40023800
 800779c:	0800e14c 	.word	0x0800e14c
 80077a0:	20000004 	.word	0x20000004
 80077a4:	20000008 	.word	0x20000008

080077a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077a8:	b480      	push	{r7}
 80077aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077ac:	4b03      	ldr	r3, [pc, #12]	@ (80077bc <HAL_RCC_GetHCLKFreq+0x14>)
 80077ae:	681b      	ldr	r3, [r3, #0]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	20000004 	.word	0x20000004

080077c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80077c4:	f7ff fff0 	bl	80077a8 <HAL_RCC_GetHCLKFreq>
 80077c8:	4602      	mov	r2, r0
 80077ca:	4b05      	ldr	r3, [pc, #20]	@ (80077e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	0a9b      	lsrs	r3, r3, #10
 80077d0:	f003 0307 	and.w	r3, r3, #7
 80077d4:	4903      	ldr	r1, [pc, #12]	@ (80077e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80077d6:	5ccb      	ldrb	r3, [r1, r3]
 80077d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077dc:	4618      	mov	r0, r3
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	40023800 	.word	0x40023800
 80077e4:	0800e15c 	.word	0x0800e15c

080077e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80077ec:	f7ff ffdc 	bl	80077a8 <HAL_RCC_GetHCLKFreq>
 80077f0:	4602      	mov	r2, r0
 80077f2:	4b05      	ldr	r3, [pc, #20]	@ (8007808 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	0b5b      	lsrs	r3, r3, #13
 80077f8:	f003 0307 	and.w	r3, r3, #7
 80077fc:	4903      	ldr	r1, [pc, #12]	@ (800780c <HAL_RCC_GetPCLK2Freq+0x24>)
 80077fe:	5ccb      	ldrb	r3, [r1, r3]
 8007800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007804:	4618      	mov	r0, r3
 8007806:	bd80      	pop	{r7, pc}
 8007808:	40023800 	.word	0x40023800
 800780c:	0800e15c 	.word	0x0800e15c

08007810 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	220f      	movs	r2, #15
 800781e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007820:	4b12      	ldr	r3, [pc, #72]	@ (800786c <HAL_RCC_GetClockConfig+0x5c>)
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	f003 0203 	and.w	r2, r3, #3
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800782c:	4b0f      	ldr	r3, [pc, #60]	@ (800786c <HAL_RCC_GetClockConfig+0x5c>)
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007838:	4b0c      	ldr	r3, [pc, #48]	@ (800786c <HAL_RCC_GetClockConfig+0x5c>)
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007844:	4b09      	ldr	r3, [pc, #36]	@ (800786c <HAL_RCC_GetClockConfig+0x5c>)
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	08db      	lsrs	r3, r3, #3
 800784a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007852:	4b07      	ldr	r3, [pc, #28]	@ (8007870 <HAL_RCC_GetClockConfig+0x60>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f003 020f 	and.w	r2, r3, #15
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	601a      	str	r2, [r3, #0]
}
 800785e:	bf00      	nop
 8007860:	370c      	adds	r7, #12
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	40023800 	.word	0x40023800
 8007870:	40023c00 	.word	0x40023c00

08007874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007874:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007878:	b0ae      	sub	sp, #184	@ 0xb8
 800787a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800787c:	2300      	movs	r3, #0
 800787e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007888:	2300      	movs	r3, #0
 800788a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800788e:	2300      	movs	r3, #0
 8007890:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007894:	2300      	movs	r3, #0
 8007896:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800789a:	4bcb      	ldr	r3, [pc, #812]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f003 030c 	and.w	r3, r3, #12
 80078a2:	2b0c      	cmp	r3, #12
 80078a4:	f200 8206 	bhi.w	8007cb4 <HAL_RCC_GetSysClockFreq+0x440>
 80078a8:	a201      	add	r2, pc, #4	@ (adr r2, 80078b0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80078aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ae:	bf00      	nop
 80078b0:	080078e5 	.word	0x080078e5
 80078b4:	08007cb5 	.word	0x08007cb5
 80078b8:	08007cb5 	.word	0x08007cb5
 80078bc:	08007cb5 	.word	0x08007cb5
 80078c0:	080078ed 	.word	0x080078ed
 80078c4:	08007cb5 	.word	0x08007cb5
 80078c8:	08007cb5 	.word	0x08007cb5
 80078cc:	08007cb5 	.word	0x08007cb5
 80078d0:	080078f5 	.word	0x080078f5
 80078d4:	08007cb5 	.word	0x08007cb5
 80078d8:	08007cb5 	.word	0x08007cb5
 80078dc:	08007cb5 	.word	0x08007cb5
 80078e0:	08007ae5 	.word	0x08007ae5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078e4:	4bb9      	ldr	r3, [pc, #740]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0x358>)
 80078e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80078ea:	e1e7      	b.n	8007cbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078ec:	4bb8      	ldr	r3, [pc, #736]	@ (8007bd0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80078ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80078f2:	e1e3      	b.n	8007cbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80078f4:	4bb4      	ldr	r3, [pc, #720]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007900:	4bb1      	ldr	r3, [pc, #708]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007908:	2b00      	cmp	r3, #0
 800790a:	d071      	beq.n	80079f0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800790c:	4bae      	ldr	r3, [pc, #696]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	099b      	lsrs	r3, r3, #6
 8007912:	2200      	movs	r2, #0
 8007914:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007918:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800791c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007924:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007928:	2300      	movs	r3, #0
 800792a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800792e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007932:	4622      	mov	r2, r4
 8007934:	462b      	mov	r3, r5
 8007936:	f04f 0000 	mov.w	r0, #0
 800793a:	f04f 0100 	mov.w	r1, #0
 800793e:	0159      	lsls	r1, r3, #5
 8007940:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007944:	0150      	lsls	r0, r2, #5
 8007946:	4602      	mov	r2, r0
 8007948:	460b      	mov	r3, r1
 800794a:	4621      	mov	r1, r4
 800794c:	1a51      	subs	r1, r2, r1
 800794e:	6439      	str	r1, [r7, #64]	@ 0x40
 8007950:	4629      	mov	r1, r5
 8007952:	eb63 0301 	sbc.w	r3, r3, r1
 8007956:	647b      	str	r3, [r7, #68]	@ 0x44
 8007958:	f04f 0200 	mov.w	r2, #0
 800795c:	f04f 0300 	mov.w	r3, #0
 8007960:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007964:	4649      	mov	r1, r9
 8007966:	018b      	lsls	r3, r1, #6
 8007968:	4641      	mov	r1, r8
 800796a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800796e:	4641      	mov	r1, r8
 8007970:	018a      	lsls	r2, r1, #6
 8007972:	4641      	mov	r1, r8
 8007974:	1a51      	subs	r1, r2, r1
 8007976:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007978:	4649      	mov	r1, r9
 800797a:	eb63 0301 	sbc.w	r3, r3, r1
 800797e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	f04f 0300 	mov.w	r3, #0
 8007988:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800798c:	4649      	mov	r1, r9
 800798e:	00cb      	lsls	r3, r1, #3
 8007990:	4641      	mov	r1, r8
 8007992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007996:	4641      	mov	r1, r8
 8007998:	00ca      	lsls	r2, r1, #3
 800799a:	4610      	mov	r0, r2
 800799c:	4619      	mov	r1, r3
 800799e:	4603      	mov	r3, r0
 80079a0:	4622      	mov	r2, r4
 80079a2:	189b      	adds	r3, r3, r2
 80079a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80079a6:	462b      	mov	r3, r5
 80079a8:	460a      	mov	r2, r1
 80079aa:	eb42 0303 	adc.w	r3, r2, r3
 80079ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	f04f 0300 	mov.w	r3, #0
 80079b8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80079bc:	4629      	mov	r1, r5
 80079be:	024b      	lsls	r3, r1, #9
 80079c0:	4621      	mov	r1, r4
 80079c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80079c6:	4621      	mov	r1, r4
 80079c8:	024a      	lsls	r2, r1, #9
 80079ca:	4610      	mov	r0, r2
 80079cc:	4619      	mov	r1, r3
 80079ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079d2:	2200      	movs	r2, #0
 80079d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80079d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80079dc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80079e0:	f7f9 f972 	bl	8000cc8 <__aeabi_uldivmod>
 80079e4:	4602      	mov	r2, r0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4613      	mov	r3, r2
 80079ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079ee:	e067      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079f0:	4b75      	ldr	r3, [pc, #468]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	099b      	lsrs	r3, r3, #6
 80079f6:	2200      	movs	r2, #0
 80079f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80079fc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007a00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a08:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a0e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007a12:	4622      	mov	r2, r4
 8007a14:	462b      	mov	r3, r5
 8007a16:	f04f 0000 	mov.w	r0, #0
 8007a1a:	f04f 0100 	mov.w	r1, #0
 8007a1e:	0159      	lsls	r1, r3, #5
 8007a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a24:	0150      	lsls	r0, r2, #5
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	1a51      	subs	r1, r2, r1
 8007a2e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007a30:	4629      	mov	r1, r5
 8007a32:	eb63 0301 	sbc.w	r3, r3, r1
 8007a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a38:	f04f 0200 	mov.w	r2, #0
 8007a3c:	f04f 0300 	mov.w	r3, #0
 8007a40:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007a44:	4649      	mov	r1, r9
 8007a46:	018b      	lsls	r3, r1, #6
 8007a48:	4641      	mov	r1, r8
 8007a4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a4e:	4641      	mov	r1, r8
 8007a50:	018a      	lsls	r2, r1, #6
 8007a52:	4641      	mov	r1, r8
 8007a54:	ebb2 0a01 	subs.w	sl, r2, r1
 8007a58:	4649      	mov	r1, r9
 8007a5a:	eb63 0b01 	sbc.w	fp, r3, r1
 8007a5e:	f04f 0200 	mov.w	r2, #0
 8007a62:	f04f 0300 	mov.w	r3, #0
 8007a66:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007a6a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007a6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a72:	4692      	mov	sl, r2
 8007a74:	469b      	mov	fp, r3
 8007a76:	4623      	mov	r3, r4
 8007a78:	eb1a 0303 	adds.w	r3, sl, r3
 8007a7c:	623b      	str	r3, [r7, #32]
 8007a7e:	462b      	mov	r3, r5
 8007a80:	eb4b 0303 	adc.w	r3, fp, r3
 8007a84:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a86:	f04f 0200 	mov.w	r2, #0
 8007a8a:	f04f 0300 	mov.w	r3, #0
 8007a8e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007a92:	4629      	mov	r1, r5
 8007a94:	028b      	lsls	r3, r1, #10
 8007a96:	4621      	mov	r1, r4
 8007a98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	028a      	lsls	r2, r1, #10
 8007aa0:	4610      	mov	r0, r2
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	673b      	str	r3, [r7, #112]	@ 0x70
 8007aac:	677a      	str	r2, [r7, #116]	@ 0x74
 8007aae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007ab2:	f7f9 f909 	bl	8000cc8 <__aeabi_uldivmod>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	460b      	mov	r3, r1
 8007aba:	4613      	mov	r3, r2
 8007abc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007ac0:	4b41      	ldr	r3, [pc, #260]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	0c1b      	lsrs	r3, r3, #16
 8007ac6:	f003 0303 	and.w	r3, r3, #3
 8007aca:	3301      	adds	r3, #1
 8007acc:	005b      	lsls	r3, r3, #1
 8007ace:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007ad2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ad6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ade:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007ae2:	e0eb      	b.n	8007cbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ae4:	4b38      	ldr	r3, [pc, #224]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007aec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007af0:	4b35      	ldr	r3, [pc, #212]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d06b      	beq.n	8007bd4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007afc:	4b32      	ldr	r3, [pc, #200]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	099b      	lsrs	r3, r3, #6
 8007b02:	2200      	movs	r2, #0
 8007b04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007b08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b10:	2300      	movs	r3, #0
 8007b12:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b14:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007b18:	4622      	mov	r2, r4
 8007b1a:	462b      	mov	r3, r5
 8007b1c:	f04f 0000 	mov.w	r0, #0
 8007b20:	f04f 0100 	mov.w	r1, #0
 8007b24:	0159      	lsls	r1, r3, #5
 8007b26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b2a:	0150      	lsls	r0, r2, #5
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	4621      	mov	r1, r4
 8007b32:	1a51      	subs	r1, r2, r1
 8007b34:	61b9      	str	r1, [r7, #24]
 8007b36:	4629      	mov	r1, r5
 8007b38:	eb63 0301 	sbc.w	r3, r3, r1
 8007b3c:	61fb      	str	r3, [r7, #28]
 8007b3e:	f04f 0200 	mov.w	r2, #0
 8007b42:	f04f 0300 	mov.w	r3, #0
 8007b46:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007b4a:	4659      	mov	r1, fp
 8007b4c:	018b      	lsls	r3, r1, #6
 8007b4e:	4651      	mov	r1, sl
 8007b50:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007b54:	4651      	mov	r1, sl
 8007b56:	018a      	lsls	r2, r1, #6
 8007b58:	4651      	mov	r1, sl
 8007b5a:	ebb2 0801 	subs.w	r8, r2, r1
 8007b5e:	4659      	mov	r1, fp
 8007b60:	eb63 0901 	sbc.w	r9, r3, r1
 8007b64:	f04f 0200 	mov.w	r2, #0
 8007b68:	f04f 0300 	mov.w	r3, #0
 8007b6c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b70:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b74:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b78:	4690      	mov	r8, r2
 8007b7a:	4699      	mov	r9, r3
 8007b7c:	4623      	mov	r3, r4
 8007b7e:	eb18 0303 	adds.w	r3, r8, r3
 8007b82:	613b      	str	r3, [r7, #16]
 8007b84:	462b      	mov	r3, r5
 8007b86:	eb49 0303 	adc.w	r3, r9, r3
 8007b8a:	617b      	str	r3, [r7, #20]
 8007b8c:	f04f 0200 	mov.w	r2, #0
 8007b90:	f04f 0300 	mov.w	r3, #0
 8007b94:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007b98:	4629      	mov	r1, r5
 8007b9a:	024b      	lsls	r3, r1, #9
 8007b9c:	4621      	mov	r1, r4
 8007b9e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007ba2:	4621      	mov	r1, r4
 8007ba4:	024a      	lsls	r2, r1, #9
 8007ba6:	4610      	mov	r0, r2
 8007ba8:	4619      	mov	r1, r3
 8007baa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bae:	2200      	movs	r2, #0
 8007bb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bb2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007bb4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007bb8:	f7f9 f886 	bl	8000cc8 <__aeabi_uldivmod>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007bc6:	e065      	b.n	8007c94 <HAL_RCC_GetSysClockFreq+0x420>
 8007bc8:	40023800 	.word	0x40023800
 8007bcc:	00f42400 	.word	0x00f42400
 8007bd0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bd4:	4b3d      	ldr	r3, [pc, #244]	@ (8007ccc <HAL_RCC_GetSysClockFreq+0x458>)
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	099b      	lsrs	r3, r3, #6
 8007bda:	2200      	movs	r2, #0
 8007bdc:	4618      	mov	r0, r3
 8007bde:	4611      	mov	r1, r2
 8007be0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007be4:	653b      	str	r3, [r7, #80]	@ 0x50
 8007be6:	2300      	movs	r3, #0
 8007be8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007bee:	4642      	mov	r2, r8
 8007bf0:	464b      	mov	r3, r9
 8007bf2:	f04f 0000 	mov.w	r0, #0
 8007bf6:	f04f 0100 	mov.w	r1, #0
 8007bfa:	0159      	lsls	r1, r3, #5
 8007bfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c00:	0150      	lsls	r0, r2, #5
 8007c02:	4602      	mov	r2, r0
 8007c04:	460b      	mov	r3, r1
 8007c06:	4641      	mov	r1, r8
 8007c08:	1a51      	subs	r1, r2, r1
 8007c0a:	60b9      	str	r1, [r7, #8]
 8007c0c:	4649      	mov	r1, r9
 8007c0e:	eb63 0301 	sbc.w	r3, r3, r1
 8007c12:	60fb      	str	r3, [r7, #12]
 8007c14:	f04f 0200 	mov.w	r2, #0
 8007c18:	f04f 0300 	mov.w	r3, #0
 8007c1c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007c20:	4659      	mov	r1, fp
 8007c22:	018b      	lsls	r3, r1, #6
 8007c24:	4651      	mov	r1, sl
 8007c26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007c2a:	4651      	mov	r1, sl
 8007c2c:	018a      	lsls	r2, r1, #6
 8007c2e:	4651      	mov	r1, sl
 8007c30:	1a54      	subs	r4, r2, r1
 8007c32:	4659      	mov	r1, fp
 8007c34:	eb63 0501 	sbc.w	r5, r3, r1
 8007c38:	f04f 0200 	mov.w	r2, #0
 8007c3c:	f04f 0300 	mov.w	r3, #0
 8007c40:	00eb      	lsls	r3, r5, #3
 8007c42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c46:	00e2      	lsls	r2, r4, #3
 8007c48:	4614      	mov	r4, r2
 8007c4a:	461d      	mov	r5, r3
 8007c4c:	4643      	mov	r3, r8
 8007c4e:	18e3      	adds	r3, r4, r3
 8007c50:	603b      	str	r3, [r7, #0]
 8007c52:	464b      	mov	r3, r9
 8007c54:	eb45 0303 	adc.w	r3, r5, r3
 8007c58:	607b      	str	r3, [r7, #4]
 8007c5a:	f04f 0200 	mov.w	r2, #0
 8007c5e:	f04f 0300 	mov.w	r3, #0
 8007c62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007c66:	4629      	mov	r1, r5
 8007c68:	028b      	lsls	r3, r1, #10
 8007c6a:	4621      	mov	r1, r4
 8007c6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007c70:	4621      	mov	r1, r4
 8007c72:	028a      	lsls	r2, r1, #10
 8007c74:	4610      	mov	r0, r2
 8007c76:	4619      	mov	r1, r3
 8007c78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c80:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007c82:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007c86:	f7f9 f81f 	bl	8000cc8 <__aeabi_uldivmod>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	4613      	mov	r3, r2
 8007c90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007c94:	4b0d      	ldr	r3, [pc, #52]	@ (8007ccc <HAL_RCC_GetSysClockFreq+0x458>)
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	0f1b      	lsrs	r3, r3, #28
 8007c9a:	f003 0307 	and.w	r3, r3, #7
 8007c9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007ca2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ca6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007cb2:	e003      	b.n	8007cbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007cb4:	4b06      	ldr	r3, [pc, #24]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007cb6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007cba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	37b8      	adds	r7, #184	@ 0xb8
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cca:	bf00      	nop
 8007ccc:	40023800 	.word	0x40023800
 8007cd0:	00f42400 	.word	0x00f42400

08007cd4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b086      	sub	sp, #24
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e28d      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0301 	and.w	r3, r3, #1
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f000 8083 	beq.w	8007dfa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007cf4:	4b94      	ldr	r3, [pc, #592]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f003 030c 	and.w	r3, r3, #12
 8007cfc:	2b04      	cmp	r3, #4
 8007cfe:	d019      	beq.n	8007d34 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007d00:	4b91      	ldr	r3, [pc, #580]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f003 030c 	and.w	r3, r3, #12
        || \
 8007d08:	2b08      	cmp	r3, #8
 8007d0a:	d106      	bne.n	8007d1a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007d0c:	4b8e      	ldr	r3, [pc, #568]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d18:	d00c      	beq.n	8007d34 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d1a:	4b8b      	ldr	r3, [pc, #556]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d1c:	689b      	ldr	r3, [r3, #8]
 8007d1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007d22:	2b0c      	cmp	r3, #12
 8007d24:	d112      	bne.n	8007d4c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d26:	4b88      	ldr	r3, [pc, #544]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d32:	d10b      	bne.n	8007d4c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d34:	4b84      	ldr	r3, [pc, #528]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d05b      	beq.n	8007df8 <HAL_RCC_OscConfig+0x124>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d157      	bne.n	8007df8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e25a      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d54:	d106      	bne.n	8007d64 <HAL_RCC_OscConfig+0x90>
 8007d56:	4b7c      	ldr	r3, [pc, #496]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a7b      	ldr	r2, [pc, #492]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d60:	6013      	str	r3, [r2, #0]
 8007d62:	e01d      	b.n	8007da0 <HAL_RCC_OscConfig+0xcc>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d6c:	d10c      	bne.n	8007d88 <HAL_RCC_OscConfig+0xb4>
 8007d6e:	4b76      	ldr	r3, [pc, #472]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a75      	ldr	r2, [pc, #468]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d78:	6013      	str	r3, [r2, #0]
 8007d7a:	4b73      	ldr	r3, [pc, #460]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a72      	ldr	r2, [pc, #456]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d84:	6013      	str	r3, [r2, #0]
 8007d86:	e00b      	b.n	8007da0 <HAL_RCC_OscConfig+0xcc>
 8007d88:	4b6f      	ldr	r3, [pc, #444]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a6e      	ldr	r2, [pc, #440]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d92:	6013      	str	r3, [r2, #0]
 8007d94:	4b6c      	ldr	r3, [pc, #432]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a6b      	ldr	r2, [pc, #428]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007d9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d013      	beq.n	8007dd0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007da8:	f7fd ffc6 	bl	8005d38 <HAL_GetTick>
 8007dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dae:	e008      	b.n	8007dc2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007db0:	f7fd ffc2 	bl	8005d38 <HAL_GetTick>
 8007db4:	4602      	mov	r2, r0
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	2b64      	cmp	r3, #100	@ 0x64
 8007dbc:	d901      	bls.n	8007dc2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	e21f      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dc2:	4b61      	ldr	r3, [pc, #388]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d0f0      	beq.n	8007db0 <HAL_RCC_OscConfig+0xdc>
 8007dce:	e014      	b.n	8007dfa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd0:	f7fd ffb2 	bl	8005d38 <HAL_GetTick>
 8007dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dd6:	e008      	b.n	8007dea <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007dd8:	f7fd ffae 	bl	8005d38 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	2b64      	cmp	r3, #100	@ 0x64
 8007de4:	d901      	bls.n	8007dea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e20b      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dea:	4b57      	ldr	r3, [pc, #348]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1f0      	bne.n	8007dd8 <HAL_RCC_OscConfig+0x104>
 8007df6:	e000      	b.n	8007dfa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007df8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0302 	and.w	r3, r3, #2
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d06f      	beq.n	8007ee6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007e06:	4b50      	ldr	r3, [pc, #320]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f003 030c 	and.w	r3, r3, #12
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d017      	beq.n	8007e42 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007e12:	4b4d      	ldr	r3, [pc, #308]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f003 030c 	and.w	r3, r3, #12
        || \
 8007e1a:	2b08      	cmp	r3, #8
 8007e1c:	d105      	bne.n	8007e2a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007e1e:	4b4a      	ldr	r3, [pc, #296]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00b      	beq.n	8007e42 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e2a:	4b47      	ldr	r3, [pc, #284]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007e32:	2b0c      	cmp	r3, #12
 8007e34:	d11c      	bne.n	8007e70 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e36:	4b44      	ldr	r3, [pc, #272]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d116      	bne.n	8007e70 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e42:	4b41      	ldr	r3, [pc, #260]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d005      	beq.n	8007e5a <HAL_RCC_OscConfig+0x186>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	68db      	ldr	r3, [r3, #12]
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d001      	beq.n	8007e5a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e1d3      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	00db      	lsls	r3, r3, #3
 8007e68:	4937      	ldr	r1, [pc, #220]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e6e:	e03a      	b.n	8007ee6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d020      	beq.n	8007eba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e78:	4b34      	ldr	r3, [pc, #208]	@ (8007f4c <HAL_RCC_OscConfig+0x278>)
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e7e:	f7fd ff5b 	bl	8005d38 <HAL_GetTick>
 8007e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e84:	e008      	b.n	8007e98 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e86:	f7fd ff57 	bl	8005d38 <HAL_GetTick>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	1ad3      	subs	r3, r2, r3
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d901      	bls.n	8007e98 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e1b4      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e98:	4b2b      	ldr	r3, [pc, #172]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 0302 	and.w	r3, r3, #2
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d0f0      	beq.n	8007e86 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ea4:	4b28      	ldr	r3, [pc, #160]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	691b      	ldr	r3, [r3, #16]
 8007eb0:	00db      	lsls	r3, r3, #3
 8007eb2:	4925      	ldr	r1, [pc, #148]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	600b      	str	r3, [r1, #0]
 8007eb8:	e015      	b.n	8007ee6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007eba:	4b24      	ldr	r3, [pc, #144]	@ (8007f4c <HAL_RCC_OscConfig+0x278>)
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ec0:	f7fd ff3a 	bl	8005d38 <HAL_GetTick>
 8007ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ec6:	e008      	b.n	8007eda <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ec8:	f7fd ff36 	bl	8005d38 <HAL_GetTick>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	1ad3      	subs	r3, r2, r3
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d901      	bls.n	8007eda <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e193      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007eda:	4b1b      	ldr	r3, [pc, #108]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 0302 	and.w	r3, r3, #2
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1f0      	bne.n	8007ec8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 0308 	and.w	r3, r3, #8
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d036      	beq.n	8007f60 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d016      	beq.n	8007f28 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007efa:	4b15      	ldr	r3, [pc, #84]	@ (8007f50 <HAL_RCC_OscConfig+0x27c>)
 8007efc:	2201      	movs	r2, #1
 8007efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f00:	f7fd ff1a 	bl	8005d38 <HAL_GetTick>
 8007f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f06:	e008      	b.n	8007f1a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f08:	f7fd ff16 	bl	8005d38 <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d901      	bls.n	8007f1a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e173      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f48 <HAL_RCC_OscConfig+0x274>)
 8007f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f1e:	f003 0302 	and.w	r3, r3, #2
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d0f0      	beq.n	8007f08 <HAL_RCC_OscConfig+0x234>
 8007f26:	e01b      	b.n	8007f60 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f28:	4b09      	ldr	r3, [pc, #36]	@ (8007f50 <HAL_RCC_OscConfig+0x27c>)
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f2e:	f7fd ff03 	bl	8005d38 <HAL_GetTick>
 8007f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f34:	e00e      	b.n	8007f54 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f36:	f7fd feff 	bl	8005d38 <HAL_GetTick>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	1ad3      	subs	r3, r2, r3
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d907      	bls.n	8007f54 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e15c      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
 8007f48:	40023800 	.word	0x40023800
 8007f4c:	42470000 	.word	0x42470000
 8007f50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f54:	4b8a      	ldr	r3, [pc, #552]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f58:	f003 0302 	and.w	r3, r3, #2
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1ea      	bne.n	8007f36 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 0304 	and.w	r3, r3, #4
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	f000 8097 	beq.w	800809c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f72:	4b83      	ldr	r3, [pc, #524]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d10f      	bne.n	8007f9e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f7e:	2300      	movs	r3, #0
 8007f80:	60bb      	str	r3, [r7, #8]
 8007f82:	4b7f      	ldr	r3, [pc, #508]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f86:	4a7e      	ldr	r2, [pc, #504]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f8e:	4b7c      	ldr	r3, [pc, #496]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f96:	60bb      	str	r3, [r7, #8]
 8007f98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f9e:	4b79      	ldr	r3, [pc, #484]	@ (8008184 <HAL_RCC_OscConfig+0x4b0>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d118      	bne.n	8007fdc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007faa:	4b76      	ldr	r3, [pc, #472]	@ (8008184 <HAL_RCC_OscConfig+0x4b0>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a75      	ldr	r2, [pc, #468]	@ (8008184 <HAL_RCC_OscConfig+0x4b0>)
 8007fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fb6:	f7fd febf 	bl	8005d38 <HAL_GetTick>
 8007fba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fbc:	e008      	b.n	8007fd0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fbe:	f7fd febb 	bl	8005d38 <HAL_GetTick>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d901      	bls.n	8007fd0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e118      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fd0:	4b6c      	ldr	r3, [pc, #432]	@ (8008184 <HAL_RCC_OscConfig+0x4b0>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d0f0      	beq.n	8007fbe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d106      	bne.n	8007ff2 <HAL_RCC_OscConfig+0x31e>
 8007fe4:	4b66      	ldr	r3, [pc, #408]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fe8:	4a65      	ldr	r2, [pc, #404]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007fea:	f043 0301 	orr.w	r3, r3, #1
 8007fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ff0:	e01c      	b.n	800802c <HAL_RCC_OscConfig+0x358>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	2b05      	cmp	r3, #5
 8007ff8:	d10c      	bne.n	8008014 <HAL_RCC_OscConfig+0x340>
 8007ffa:	4b61      	ldr	r3, [pc, #388]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8007ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ffe:	4a60      	ldr	r2, [pc, #384]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008000:	f043 0304 	orr.w	r3, r3, #4
 8008004:	6713      	str	r3, [r2, #112]	@ 0x70
 8008006:	4b5e      	ldr	r3, [pc, #376]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800800a:	4a5d      	ldr	r2, [pc, #372]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 800800c:	f043 0301 	orr.w	r3, r3, #1
 8008010:	6713      	str	r3, [r2, #112]	@ 0x70
 8008012:	e00b      	b.n	800802c <HAL_RCC_OscConfig+0x358>
 8008014:	4b5a      	ldr	r3, [pc, #360]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008018:	4a59      	ldr	r2, [pc, #356]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 800801a:	f023 0301 	bic.w	r3, r3, #1
 800801e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008020:	4b57      	ldr	r3, [pc, #348]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008024:	4a56      	ldr	r2, [pc, #344]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008026:	f023 0304 	bic.w	r3, r3, #4
 800802a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d015      	beq.n	8008060 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008034:	f7fd fe80 	bl	8005d38 <HAL_GetTick>
 8008038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800803a:	e00a      	b.n	8008052 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800803c:	f7fd fe7c 	bl	8005d38 <HAL_GetTick>
 8008040:	4602      	mov	r2, r0
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	1ad3      	subs	r3, r2, r3
 8008046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800804a:	4293      	cmp	r3, r2
 800804c:	d901      	bls.n	8008052 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800804e:	2303      	movs	r3, #3
 8008050:	e0d7      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008052:	4b4b      	ldr	r3, [pc, #300]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008056:	f003 0302 	and.w	r3, r3, #2
 800805a:	2b00      	cmp	r3, #0
 800805c:	d0ee      	beq.n	800803c <HAL_RCC_OscConfig+0x368>
 800805e:	e014      	b.n	800808a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008060:	f7fd fe6a 	bl	8005d38 <HAL_GetTick>
 8008064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008066:	e00a      	b.n	800807e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008068:	f7fd fe66 	bl	8005d38 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008076:	4293      	cmp	r3, r2
 8008078:	d901      	bls.n	800807e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800807a:	2303      	movs	r3, #3
 800807c:	e0c1      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800807e:	4b40      	ldr	r3, [pc, #256]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008082:	f003 0302 	and.w	r3, r3, #2
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1ee      	bne.n	8008068 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800808a:	7dfb      	ldrb	r3, [r7, #23]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d105      	bne.n	800809c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008090:	4b3b      	ldr	r3, [pc, #236]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008094:	4a3a      	ldr	r2, [pc, #232]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008096:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800809a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	699b      	ldr	r3, [r3, #24]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	f000 80ad 	beq.w	8008200 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80080a6:	4b36      	ldr	r3, [pc, #216]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	f003 030c 	and.w	r3, r3, #12
 80080ae:	2b08      	cmp	r3, #8
 80080b0:	d060      	beq.n	8008174 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	699b      	ldr	r3, [r3, #24]
 80080b6:	2b02      	cmp	r3, #2
 80080b8:	d145      	bne.n	8008146 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080ba:	4b33      	ldr	r3, [pc, #204]	@ (8008188 <HAL_RCC_OscConfig+0x4b4>)
 80080bc:	2200      	movs	r2, #0
 80080be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c0:	f7fd fe3a 	bl	8005d38 <HAL_GetTick>
 80080c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080c6:	e008      	b.n	80080da <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080c8:	f7fd fe36 	bl	8005d38 <HAL_GetTick>
 80080cc:	4602      	mov	r2, r0
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	2b02      	cmp	r3, #2
 80080d4:	d901      	bls.n	80080da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e093      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080da:	4b29      	ldr	r3, [pc, #164]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1f0      	bne.n	80080c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	69da      	ldr	r2, [r3, #28]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6a1b      	ldr	r3, [r3, #32]
 80080ee:	431a      	orrs	r2, r3
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f4:	019b      	lsls	r3, r3, #6
 80080f6:	431a      	orrs	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fc:	085b      	lsrs	r3, r3, #1
 80080fe:	3b01      	subs	r3, #1
 8008100:	041b      	lsls	r3, r3, #16
 8008102:	431a      	orrs	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008108:	061b      	lsls	r3, r3, #24
 800810a:	431a      	orrs	r2, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008110:	071b      	lsls	r3, r3, #28
 8008112:	491b      	ldr	r1, [pc, #108]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008114:	4313      	orrs	r3, r2
 8008116:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008118:	4b1b      	ldr	r3, [pc, #108]	@ (8008188 <HAL_RCC_OscConfig+0x4b4>)
 800811a:	2201      	movs	r2, #1
 800811c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800811e:	f7fd fe0b 	bl	8005d38 <HAL_GetTick>
 8008122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008124:	e008      	b.n	8008138 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008126:	f7fd fe07 	bl	8005d38 <HAL_GetTick>
 800812a:	4602      	mov	r2, r0
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	1ad3      	subs	r3, r2, r3
 8008130:	2b02      	cmp	r3, #2
 8008132:	d901      	bls.n	8008138 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008134:	2303      	movs	r3, #3
 8008136:	e064      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008138:	4b11      	ldr	r3, [pc, #68]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008140:	2b00      	cmp	r3, #0
 8008142:	d0f0      	beq.n	8008126 <HAL_RCC_OscConfig+0x452>
 8008144:	e05c      	b.n	8008200 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008146:	4b10      	ldr	r3, [pc, #64]	@ (8008188 <HAL_RCC_OscConfig+0x4b4>)
 8008148:	2200      	movs	r2, #0
 800814a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800814c:	f7fd fdf4 	bl	8005d38 <HAL_GetTick>
 8008150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008152:	e008      	b.n	8008166 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008154:	f7fd fdf0 	bl	8005d38 <HAL_GetTick>
 8008158:	4602      	mov	r2, r0
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	1ad3      	subs	r3, r2, r3
 800815e:	2b02      	cmp	r3, #2
 8008160:	d901      	bls.n	8008166 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	e04d      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008166:	4b06      	ldr	r3, [pc, #24]	@ (8008180 <HAL_RCC_OscConfig+0x4ac>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1f0      	bne.n	8008154 <HAL_RCC_OscConfig+0x480>
 8008172:	e045      	b.n	8008200 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	2b01      	cmp	r3, #1
 800817a:	d107      	bne.n	800818c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800817c:	2301      	movs	r3, #1
 800817e:	e040      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
 8008180:	40023800 	.word	0x40023800
 8008184:	40007000 	.word	0x40007000
 8008188:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800818c:	4b1f      	ldr	r3, [pc, #124]	@ (800820c <HAL_RCC_OscConfig+0x538>)
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	2b01      	cmp	r3, #1
 8008198:	d030      	beq.n	80081fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d129      	bne.n	80081fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d122      	bne.n	80081fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80081bc:	4013      	ands	r3, r2
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80081c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d119      	bne.n	80081fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d2:	085b      	lsrs	r3, r3, #1
 80081d4:	3b01      	subs	r3, #1
 80081d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80081d8:	429a      	cmp	r2, r3
 80081da:	d10f      	bne.n	80081fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d107      	bne.n	80081fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d001      	beq.n	8008200 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e000      	b.n	8008202 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3718      	adds	r7, #24
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	40023800 	.word	0x40023800

08008210 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d101      	bne.n	8008222 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e041      	b.n	80082a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	d106      	bne.n	800823c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 f839 	bl	80082ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2202      	movs	r2, #2
 8008240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	3304      	adds	r3, #4
 800824c:	4619      	mov	r1, r3
 800824e:	4610      	mov	r0, r2
 8008250:	f000 f9c0 	bl	80085d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2201      	movs	r2, #1
 8008260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3708      	adds	r7, #8
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80082ae:	b480      	push	{r7}
 80082b0:	b083      	sub	sp, #12
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80082b6:	bf00      	nop
 80082b8:	370c      	adds	r7, #12
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr
	...

080082c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d001      	beq.n	80082dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e04e      	b.n	800837a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2202      	movs	r2, #2
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68da      	ldr	r2, [r3, #12]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f042 0201 	orr.w	r2, r2, #1
 80082f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a23      	ldr	r2, [pc, #140]	@ (8008388 <HAL_TIM_Base_Start_IT+0xc4>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d022      	beq.n	8008344 <HAL_TIM_Base_Start_IT+0x80>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008306:	d01d      	beq.n	8008344 <HAL_TIM_Base_Start_IT+0x80>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a1f      	ldr	r2, [pc, #124]	@ (800838c <HAL_TIM_Base_Start_IT+0xc8>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d018      	beq.n	8008344 <HAL_TIM_Base_Start_IT+0x80>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a1e      	ldr	r2, [pc, #120]	@ (8008390 <HAL_TIM_Base_Start_IT+0xcc>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d013      	beq.n	8008344 <HAL_TIM_Base_Start_IT+0x80>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a1c      	ldr	r2, [pc, #112]	@ (8008394 <HAL_TIM_Base_Start_IT+0xd0>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d00e      	beq.n	8008344 <HAL_TIM_Base_Start_IT+0x80>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a1b      	ldr	r2, [pc, #108]	@ (8008398 <HAL_TIM_Base_Start_IT+0xd4>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d009      	beq.n	8008344 <HAL_TIM_Base_Start_IT+0x80>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a19      	ldr	r2, [pc, #100]	@ (800839c <HAL_TIM_Base_Start_IT+0xd8>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d004      	beq.n	8008344 <HAL_TIM_Base_Start_IT+0x80>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a18      	ldr	r2, [pc, #96]	@ (80083a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d111      	bne.n	8008368 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f003 0307 	and.w	r3, r3, #7
 800834e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2b06      	cmp	r3, #6
 8008354:	d010      	beq.n	8008378 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f042 0201 	orr.w	r2, r2, #1
 8008364:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008366:	e007      	b.n	8008378 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f042 0201 	orr.w	r2, r2, #1
 8008376:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3714      	adds	r7, #20
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	40010000 	.word	0x40010000
 800838c:	40000400 	.word	0x40000400
 8008390:	40000800 	.word	0x40000800
 8008394:	40000c00 	.word	0x40000c00
 8008398:	40010400 	.word	0x40010400
 800839c:	40014000 	.word	0x40014000
 80083a0:	40001800 	.word	0x40001800

080083a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	691b      	ldr	r3, [r3, #16]
 80083ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f003 0302 	and.w	r3, r3, #2
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d020      	beq.n	8008408 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f003 0302 	and.w	r3, r3, #2
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d01b      	beq.n	8008408 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f06f 0202 	mvn.w	r2, #2
 80083d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2201      	movs	r2, #1
 80083de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	f003 0303 	and.w	r3, r3, #3
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d003      	beq.n	80083f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f8d2 	bl	8008598 <HAL_TIM_IC_CaptureCallback>
 80083f4:	e005      	b.n	8008402 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 f8c4 	bl	8008584 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f8d5 	bl	80085ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	f003 0304 	and.w	r3, r3, #4
 800840e:	2b00      	cmp	r3, #0
 8008410:	d020      	beq.n	8008454 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f003 0304 	and.w	r3, r3, #4
 8008418:	2b00      	cmp	r3, #0
 800841a:	d01b      	beq.n	8008454 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f06f 0204 	mvn.w	r2, #4
 8008424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2202      	movs	r2, #2
 800842a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008436:	2b00      	cmp	r3, #0
 8008438:	d003      	beq.n	8008442 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 f8ac 	bl	8008598 <HAL_TIM_IC_CaptureCallback>
 8008440:	e005      	b.n	800844e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 f89e 	bl	8008584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f8af 	bl	80085ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	f003 0308 	and.w	r3, r3, #8
 800845a:	2b00      	cmp	r3, #0
 800845c:	d020      	beq.n	80084a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f003 0308 	and.w	r3, r3, #8
 8008464:	2b00      	cmp	r3, #0
 8008466:	d01b      	beq.n	80084a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f06f 0208 	mvn.w	r2, #8
 8008470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2204      	movs	r2, #4
 8008476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	69db      	ldr	r3, [r3, #28]
 800847e:	f003 0303 	and.w	r3, r3, #3
 8008482:	2b00      	cmp	r3, #0
 8008484:	d003      	beq.n	800848e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f886 	bl	8008598 <HAL_TIM_IC_CaptureCallback>
 800848c:	e005      	b.n	800849a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f000 f878 	bl	8008584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f000 f889 	bl	80085ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	f003 0310 	and.w	r3, r3, #16
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d020      	beq.n	80084ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f003 0310 	and.w	r3, r3, #16
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d01b      	beq.n	80084ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f06f 0210 	mvn.w	r2, #16
 80084bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2208      	movs	r2, #8
 80084c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	69db      	ldr	r3, [r3, #28]
 80084ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d003      	beq.n	80084da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 f860 	bl	8008598 <HAL_TIM_IC_CaptureCallback>
 80084d8:	e005      	b.n	80084e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 f852 	bl	8008584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f863 	bl	80085ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	f003 0301 	and.w	r3, r3, #1
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00c      	beq.n	8008510 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d007      	beq.n	8008510 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f06f 0201 	mvn.w	r2, #1
 8008508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f7fd f90a 	bl	8005724 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00c      	beq.n	8008534 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008520:	2b00      	cmp	r3, #0
 8008522:	d007      	beq.n	8008534 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800852c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f900 	bl	8008734 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800853a:	2b00      	cmp	r3, #0
 800853c:	d00c      	beq.n	8008558 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008544:	2b00      	cmp	r3, #0
 8008546:	d007      	beq.n	8008558 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 f834 	bl	80085c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f003 0320 	and.w	r3, r3, #32
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00c      	beq.n	800857c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f003 0320 	and.w	r3, r3, #32
 8008568:	2b00      	cmp	r3, #0
 800856a:	d007      	beq.n	800857c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f06f 0220 	mvn.w	r2, #32
 8008574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f8d2 	bl	8008720 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800857c:	bf00      	nop
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80085a0:	bf00      	nop
 80085a2:	370c      	adds	r7, #12
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80085b4:	bf00      	nop
 80085b6:	370c      	adds	r7, #12
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr

080085c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085c8:	bf00      	nop
 80085ca:	370c      	adds	r7, #12
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	4a43      	ldr	r2, [pc, #268]	@ (80086f4 <TIM_Base_SetConfig+0x120>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d013      	beq.n	8008614 <TIM_Base_SetConfig+0x40>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f2:	d00f      	beq.n	8008614 <TIM_Base_SetConfig+0x40>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a40      	ldr	r2, [pc, #256]	@ (80086f8 <TIM_Base_SetConfig+0x124>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d00b      	beq.n	8008614 <TIM_Base_SetConfig+0x40>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	4a3f      	ldr	r2, [pc, #252]	@ (80086fc <TIM_Base_SetConfig+0x128>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d007      	beq.n	8008614 <TIM_Base_SetConfig+0x40>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a3e      	ldr	r2, [pc, #248]	@ (8008700 <TIM_Base_SetConfig+0x12c>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d003      	beq.n	8008614 <TIM_Base_SetConfig+0x40>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a3d      	ldr	r2, [pc, #244]	@ (8008704 <TIM_Base_SetConfig+0x130>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d108      	bne.n	8008626 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800861a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	4313      	orrs	r3, r2
 8008624:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	4a32      	ldr	r2, [pc, #200]	@ (80086f4 <TIM_Base_SetConfig+0x120>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d02b      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008634:	d027      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	4a2f      	ldr	r2, [pc, #188]	@ (80086f8 <TIM_Base_SetConfig+0x124>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d023      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	4a2e      	ldr	r2, [pc, #184]	@ (80086fc <TIM_Base_SetConfig+0x128>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d01f      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	4a2d      	ldr	r2, [pc, #180]	@ (8008700 <TIM_Base_SetConfig+0x12c>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d01b      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a2c      	ldr	r2, [pc, #176]	@ (8008704 <TIM_Base_SetConfig+0x130>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d017      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a2b      	ldr	r2, [pc, #172]	@ (8008708 <TIM_Base_SetConfig+0x134>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d013      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	4a2a      	ldr	r2, [pc, #168]	@ (800870c <TIM_Base_SetConfig+0x138>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d00f      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	4a29      	ldr	r2, [pc, #164]	@ (8008710 <TIM_Base_SetConfig+0x13c>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d00b      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	4a28      	ldr	r2, [pc, #160]	@ (8008714 <TIM_Base_SetConfig+0x140>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d007      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	4a27      	ldr	r2, [pc, #156]	@ (8008718 <TIM_Base_SetConfig+0x144>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d003      	beq.n	8008686 <TIM_Base_SetConfig+0xb2>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4a26      	ldr	r2, [pc, #152]	@ (800871c <TIM_Base_SetConfig+0x148>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d108      	bne.n	8008698 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800868c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	68fa      	ldr	r2, [r7, #12]
 8008694:	4313      	orrs	r3, r2
 8008696:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	695b      	ldr	r3, [r3, #20]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	689a      	ldr	r2, [r3, #8]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	4a0e      	ldr	r2, [pc, #56]	@ (80086f4 <TIM_Base_SetConfig+0x120>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d003      	beq.n	80086c6 <TIM_Base_SetConfig+0xf2>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a10      	ldr	r2, [pc, #64]	@ (8008704 <TIM_Base_SetConfig+0x130>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d103      	bne.n	80086ce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	691a      	ldr	r2, [r3, #16]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f043 0204 	orr.w	r2, r3, #4
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	68fa      	ldr	r2, [r7, #12]
 80086e4:	601a      	str	r2, [r3, #0]
}
 80086e6:	bf00      	nop
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	40010000 	.word	0x40010000
 80086f8:	40000400 	.word	0x40000400
 80086fc:	40000800 	.word	0x40000800
 8008700:	40000c00 	.word	0x40000c00
 8008704:	40010400 	.word	0x40010400
 8008708:	40014000 	.word	0x40014000
 800870c:	40014400 	.word	0x40014400
 8008710:	40014800 	.word	0x40014800
 8008714:	40001800 	.word	0x40001800
 8008718:	40001c00 	.word	0x40001c00
 800871c:	40002000 	.word	0x40002000

08008720 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008728:	bf00      	nop
 800872a:	370c      	adds	r7, #12
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008734:	b480      	push	{r7}
 8008736:	b083      	sub	sp, #12
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800873c:	bf00      	nop
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d101      	bne.n	800875a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e042      	b.n	80087e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b00      	cmp	r3, #0
 8008764:	d106      	bne.n	8008774 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f7fd f9fe 	bl	8005b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2224      	movs	r2, #36	@ 0x24
 8008778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800878a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 fdb5 	bl	80092fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	691a      	ldr	r2, [r3, #16]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	695a      	ldr	r2, [r3, #20]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80087b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68da      	ldr	r2, [r3, #12]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80087c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2220      	movs	r2, #32
 80087cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2220      	movs	r2, #32
 80087d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b08a      	sub	sp, #40	@ 0x28
 80087ec:	af02      	add	r7, sp, #8
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	603b      	str	r3, [r7, #0]
 80087f4:	4613      	mov	r3, r2
 80087f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80087f8:	2300      	movs	r3, #0
 80087fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008802:	b2db      	uxtb	r3, r3
 8008804:	2b20      	cmp	r3, #32
 8008806:	d175      	bne.n	80088f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d002      	beq.n	8008814 <HAL_UART_Transmit+0x2c>
 800880e:	88fb      	ldrh	r3, [r7, #6]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008814:	2301      	movs	r3, #1
 8008816:	e06e      	b.n	80088f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2221      	movs	r2, #33	@ 0x21
 8008822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008826:	f7fd fa87 	bl	8005d38 <HAL_GetTick>
 800882a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	88fa      	ldrh	r2, [r7, #6]
 8008830:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	88fa      	ldrh	r2, [r7, #6]
 8008836:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008840:	d108      	bne.n	8008854 <HAL_UART_Transmit+0x6c>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d104      	bne.n	8008854 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800884a:	2300      	movs	r3, #0
 800884c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	61bb      	str	r3, [r7, #24]
 8008852:	e003      	b.n	800885c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008858:	2300      	movs	r3, #0
 800885a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800885c:	e02e      	b.n	80088bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	2200      	movs	r2, #0
 8008866:	2180      	movs	r1, #128	@ 0x80
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f000 fb53 	bl	8008f14 <UART_WaitOnFlagUntilTimeout>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d005      	beq.n	8008880 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2220      	movs	r2, #32
 8008878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800887c:	2303      	movs	r3, #3
 800887e:	e03a      	b.n	80088f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d10b      	bne.n	800889e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008886:	69bb      	ldr	r3, [r7, #24]
 8008888:	881b      	ldrh	r3, [r3, #0]
 800888a:	461a      	mov	r2, r3
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008894:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	3302      	adds	r3, #2
 800889a:	61bb      	str	r3, [r7, #24]
 800889c:	e007      	b.n	80088ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	781a      	ldrb	r2, [r3, #0]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	3301      	adds	r3, #1
 80088ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	3b01      	subs	r3, #1
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088c0:	b29b      	uxth	r3, r3
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1cb      	bne.n	800885e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	2200      	movs	r2, #0
 80088ce:	2140      	movs	r1, #64	@ 0x40
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f000 fb1f 	bl	8008f14 <UART_WaitOnFlagUntilTimeout>
 80088d6:	4603      	mov	r3, r0
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d005      	beq.n	80088e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2220      	movs	r2, #32
 80088e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80088e4:	2303      	movs	r3, #3
 80088e6:	e006      	b.n	80088f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2220      	movs	r2, #32
 80088ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80088f0:	2300      	movs	r3, #0
 80088f2:	e000      	b.n	80088f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80088f4:	2302      	movs	r3, #2
  }
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3720      	adds	r7, #32
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}

080088fe <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80088fe:	b480      	push	{r7}
 8008900:	b085      	sub	sp, #20
 8008902:	af00      	add	r7, sp, #0
 8008904:	60f8      	str	r0, [r7, #12]
 8008906:	60b9      	str	r1, [r7, #8]
 8008908:	4613      	mov	r3, r2
 800890a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008912:	b2db      	uxtb	r3, r3
 8008914:	2b20      	cmp	r3, #32
 8008916:	d121      	bne.n	800895c <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d002      	beq.n	8008924 <HAL_UART_Transmit_IT+0x26>
 800891e:	88fb      	ldrh	r3, [r7, #6]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d101      	bne.n	8008928 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e01a      	b.n	800895e <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	68ba      	ldr	r2, [r7, #8]
 800892c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	88fa      	ldrh	r2, [r7, #6]
 8008932:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	88fa      	ldrh	r2, [r7, #6]
 8008938:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2221      	movs	r2, #33	@ 0x21
 8008944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	68da      	ldr	r2, [r3, #12]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008956:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008958:	2300      	movs	r3, #0
 800895a:	e000      	b.n	800895e <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800895c:	2302      	movs	r3, #2
  }
}
 800895e:	4618      	mov	r0, r3
 8008960:	3714      	adds	r7, #20
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
	...

0800896c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b0ba      	sub	sp, #232	@ 0xe8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	695b      	ldr	r3, [r3, #20]
 800898e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008992:	2300      	movs	r3, #0
 8008994:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008998:	2300      	movs	r3, #0
 800899a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800899e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a2:	f003 030f 	and.w	r3, r3, #15
 80089a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80089aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d10f      	bne.n	80089d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089b6:	f003 0320 	and.w	r3, r3, #32
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d009      	beq.n	80089d2 <HAL_UART_IRQHandler+0x66>
 80089be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089c2:	f003 0320 	and.w	r3, r3, #32
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d003      	beq.n	80089d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 fbd7 	bl	800917e <UART_Receive_IT>
      return;
 80089d0:	e273      	b.n	8008eba <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80089d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f000 80de 	beq.w	8008b98 <HAL_UART_IRQHandler+0x22c>
 80089dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089e0:	f003 0301 	and.w	r3, r3, #1
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d106      	bne.n	80089f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80089e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f000 80d1 	beq.w	8008b98 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80089f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089fa:	f003 0301 	and.w	r3, r3, #1
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d00b      	beq.n	8008a1a <HAL_UART_IRQHandler+0xae>
 8008a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d005      	beq.n	8008a1a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a12:	f043 0201 	orr.w	r2, r3, #1
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a1e:	f003 0304 	and.w	r3, r3, #4
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d00b      	beq.n	8008a3e <HAL_UART_IRQHandler+0xd2>
 8008a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a2a:	f003 0301 	and.w	r3, r3, #1
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d005      	beq.n	8008a3e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a36:	f043 0202 	orr.w	r2, r3, #2
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a42:	f003 0302 	and.w	r3, r3, #2
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d00b      	beq.n	8008a62 <HAL_UART_IRQHandler+0xf6>
 8008a4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a4e:	f003 0301 	and.w	r3, r3, #1
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d005      	beq.n	8008a62 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a5a:	f043 0204 	orr.w	r2, r3, #4
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a66:	f003 0308 	and.w	r3, r3, #8
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d011      	beq.n	8008a92 <HAL_UART_IRQHandler+0x126>
 8008a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a72:	f003 0320 	and.w	r3, r3, #32
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d105      	bne.n	8008a86 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008a7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a7e:	f003 0301 	and.w	r3, r3, #1
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d005      	beq.n	8008a92 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a8a:	f043 0208 	orr.w	r2, r3, #8
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f000 820a 	beq.w	8008eb0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aa0:	f003 0320 	and.w	r3, r3, #32
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d008      	beq.n	8008aba <HAL_UART_IRQHandler+0x14e>
 8008aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008aac:	f003 0320 	and.w	r3, r3, #32
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d002      	beq.n	8008aba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 fb62 	bl	800917e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	695b      	ldr	r3, [r3, #20]
 8008ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ac4:	2b40      	cmp	r3, #64	@ 0x40
 8008ac6:	bf0c      	ite	eq
 8008ac8:	2301      	moveq	r3, #1
 8008aca:	2300      	movne	r3, #0
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad6:	f003 0308 	and.w	r3, r3, #8
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d103      	bne.n	8008ae6 <HAL_UART_IRQHandler+0x17a>
 8008ade:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d04f      	beq.n	8008b86 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fa6d 	bl	8008fc6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	695b      	ldr	r3, [r3, #20]
 8008af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008af6:	2b40      	cmp	r3, #64	@ 0x40
 8008af8:	d141      	bne.n	8008b7e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	3314      	adds	r3, #20
 8008b00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b08:	e853 3f00 	ldrex	r3, [r3]
 8008b0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	3314      	adds	r3, #20
 8008b22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008b26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008b2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008b32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008b36:	e841 2300 	strex	r3, r2, [r1]
 8008b3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008b3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d1d9      	bne.n	8008afa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d013      	beq.n	8008b76 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b52:	4a8a      	ldr	r2, [pc, #552]	@ (8008d7c <HAL_UART_IRQHandler+0x410>)
 8008b54:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7fe f890 	bl	8006c80 <HAL_DMA_Abort_IT>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d016      	beq.n	8008b94 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008b70:	4610      	mov	r0, r2
 8008b72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b74:	e00e      	b.n	8008b94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 f9b6 	bl	8008ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b7c:	e00a      	b.n	8008b94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 f9b2 	bl	8008ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b84:	e006      	b.n	8008b94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f9ae 	bl	8008ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008b92:	e18d      	b.n	8008eb0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b94:	bf00      	nop
    return;
 8008b96:	e18b      	b.n	8008eb0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	f040 8167 	bne.w	8008e70 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ba6:	f003 0310 	and.w	r3, r3, #16
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	f000 8160 	beq.w	8008e70 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bb4:	f003 0310 	and.w	r3, r3, #16
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 8159 	beq.w	8008e70 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	60bb      	str	r3, [r7, #8]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	60bb      	str	r3, [r7, #8]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	60bb      	str	r3, [r7, #8]
 8008bd2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bde:	2b40      	cmp	r3, #64	@ 0x40
 8008be0:	f040 80ce 	bne.w	8008d80 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008bf0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	f000 80a9 	beq.w	8008d4c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008bfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c02:	429a      	cmp	r2, r3
 8008c04:	f080 80a2 	bcs.w	8008d4c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c0e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c14:	69db      	ldr	r3, [r3, #28]
 8008c16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c1a:	f000 8088 	beq.w	8008d2e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	330c      	adds	r3, #12
 8008c24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008c2c:	e853 3f00 	ldrex	r3, [r3]
 8008c30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008c34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	330c      	adds	r3, #12
 8008c46:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008c4a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008c4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c52:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008c56:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008c5a:	e841 2300 	strex	r3, r2, [r1]
 8008c5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d1d9      	bne.n	8008c1e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	3314      	adds	r3, #20
 8008c70:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c74:	e853 3f00 	ldrex	r3, [r3]
 8008c78:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008c7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c7c:	f023 0301 	bic.w	r3, r3, #1
 8008c80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	3314      	adds	r3, #20
 8008c8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008c8e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008c92:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c94:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008c96:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008c9a:	e841 2300 	strex	r3, r2, [r1]
 8008c9e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008ca0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d1e1      	bne.n	8008c6a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	3314      	adds	r3, #20
 8008cac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cb0:	e853 3f00 	ldrex	r3, [r3]
 8008cb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008cb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008cb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3314      	adds	r3, #20
 8008cc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008cca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ccc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008cd0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008cd2:	e841 2300 	strex	r3, r2, [r1]
 8008cd6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008cd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d1e3      	bne.n	8008ca6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2220      	movs	r2, #32
 8008ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	330c      	adds	r3, #12
 8008cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cf6:	e853 3f00 	ldrex	r3, [r3]
 8008cfa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008cfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cfe:	f023 0310 	bic.w	r3, r3, #16
 8008d02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	330c      	adds	r3, #12
 8008d0c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008d10:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008d12:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d14:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d16:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d18:	e841 2300 	strex	r3, r2, [r1]
 8008d1c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d1e3      	bne.n	8008cec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fd ff39 	bl	8006ba0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2202      	movs	r2, #2
 8008d32:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	1ad3      	subs	r3, r2, r3
 8008d40:	b29b      	uxth	r3, r3
 8008d42:	4619      	mov	r1, r3
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f8d9 	bl	8008efc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008d4a:	e0b3      	b.n	8008eb4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d54:	429a      	cmp	r2, r3
 8008d56:	f040 80ad 	bne.w	8008eb4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d5e:	69db      	ldr	r3, [r3, #28]
 8008d60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d64:	f040 80a6 	bne.w	8008eb4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2202      	movs	r2, #2
 8008d6c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d72:	4619      	mov	r1, r3
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f8c1 	bl	8008efc <HAL_UARTEx_RxEventCallback>
      return;
 8008d7a:	e09b      	b.n	8008eb4 <HAL_UART_IRQHandler+0x548>
 8008d7c:	0800908d 	.word	0x0800908d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	f000 808e 	beq.w	8008eb8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008d9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	f000 8089 	beq.w	8008eb8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	330c      	adds	r3, #12
 8008dac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db0:	e853 3f00 	ldrex	r3, [r3]
 8008db4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008dbc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	330c      	adds	r3, #12
 8008dc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008dca:	647a      	str	r2, [r7, #68]	@ 0x44
 8008dcc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008dd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008dd2:	e841 2300 	strex	r3, r2, [r1]
 8008dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1e3      	bne.n	8008da6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	3314      	adds	r3, #20
 8008de4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de8:	e853 3f00 	ldrex	r3, [r3]
 8008dec:	623b      	str	r3, [r7, #32]
   return(result);
 8008dee:	6a3b      	ldr	r3, [r7, #32]
 8008df0:	f023 0301 	bic.w	r3, r3, #1
 8008df4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	3314      	adds	r3, #20
 8008dfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e02:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e0a:	e841 2300 	strex	r3, r2, [r1]
 8008e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d1e3      	bne.n	8008dde <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2220      	movs	r2, #32
 8008e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	330c      	adds	r3, #12
 8008e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	e853 3f00 	ldrex	r3, [r3]
 8008e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f023 0310 	bic.w	r3, r3, #16
 8008e3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	330c      	adds	r3, #12
 8008e44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008e48:	61fa      	str	r2, [r7, #28]
 8008e4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4c:	69b9      	ldr	r1, [r7, #24]
 8008e4e:	69fa      	ldr	r2, [r7, #28]
 8008e50:	e841 2300 	strex	r3, r2, [r1]
 8008e54:	617b      	str	r3, [r7, #20]
   return(result);
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d1e3      	bne.n	8008e24 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2202      	movs	r2, #2
 8008e60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008e62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e66:	4619      	mov	r1, r3
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f000 f847 	bl	8008efc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e6e:	e023      	b.n	8008eb8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d009      	beq.n	8008e90 <HAL_UART_IRQHandler+0x524>
 8008e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d003      	beq.n	8008e90 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f910 	bl	80090ae <UART_Transmit_IT>
    return;
 8008e8e:	e014      	b.n	8008eba <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d00e      	beq.n	8008eba <HAL_UART_IRQHandler+0x54e>
 8008e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d008      	beq.n	8008eba <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 f950 	bl	800914e <UART_EndTransmit_IT>
    return;
 8008eae:	e004      	b.n	8008eba <HAL_UART_IRQHandler+0x54e>
    return;
 8008eb0:	bf00      	nop
 8008eb2:	e002      	b.n	8008eba <HAL_UART_IRQHandler+0x54e>
      return;
 8008eb4:	bf00      	nop
 8008eb6:	e000      	b.n	8008eba <HAL_UART_IRQHandler+0x54e>
      return;
 8008eb8:	bf00      	nop
  }
}
 8008eba:	37e8      	adds	r7, #232	@ 0xe8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008edc:	bf00      	nop
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008ef0:	bf00      	nop
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b083      	sub	sp, #12
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	460b      	mov	r3, r1
 8008f06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f08:	bf00      	nop
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b086      	sub	sp, #24
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	603b      	str	r3, [r7, #0]
 8008f20:	4613      	mov	r3, r2
 8008f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f24:	e03b      	b.n	8008f9e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2c:	d037      	beq.n	8008f9e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f2e:	f7fc ff03 	bl	8005d38 <HAL_GetTick>
 8008f32:	4602      	mov	r2, r0
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	6a3a      	ldr	r2, [r7, #32]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d302      	bcc.n	8008f44 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f3e:	6a3b      	ldr	r3, [r7, #32]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d101      	bne.n	8008f48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008f44:	2303      	movs	r3, #3
 8008f46:	e03a      	b.n	8008fbe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	f003 0304 	and.w	r3, r3, #4
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d023      	beq.n	8008f9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	2b80      	cmp	r3, #128	@ 0x80
 8008f5a:	d020      	beq.n	8008f9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	2b40      	cmp	r3, #64	@ 0x40
 8008f60:	d01d      	beq.n	8008f9e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f003 0308 	and.w	r3, r3, #8
 8008f6c:	2b08      	cmp	r3, #8
 8008f6e:	d116      	bne.n	8008f9e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008f70:	2300      	movs	r3, #0
 8008f72:	617b      	str	r3, [r7, #20]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	617b      	str	r3, [r7, #20]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	617b      	str	r3, [r7, #20]
 8008f84:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f86:	68f8      	ldr	r0, [r7, #12]
 8008f88:	f000 f81d 	bl	8008fc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2208      	movs	r2, #8
 8008f90:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e00f      	b.n	8008fbe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	68ba      	ldr	r2, [r7, #8]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	bf0c      	ite	eq
 8008fae:	2301      	moveq	r3, #1
 8008fb0:	2300      	movne	r3, #0
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	79fb      	ldrb	r3, [r7, #7]
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d0b4      	beq.n	8008f26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3718      	adds	r7, #24
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b095      	sub	sp, #84	@ 0x54
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	330c      	adds	r3, #12
 8008fd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fd8:	e853 3f00 	ldrex	r3, [r3]
 8008fdc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	330c      	adds	r3, #12
 8008fec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008fee:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ff4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ff6:	e841 2300 	strex	r3, r2, [r1]
 8008ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1e5      	bne.n	8008fce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	3314      	adds	r3, #20
 8009008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	6a3b      	ldr	r3, [r7, #32]
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	61fb      	str	r3, [r7, #28]
   return(result);
 8009012:	69fb      	ldr	r3, [r7, #28]
 8009014:	f023 0301 	bic.w	r3, r3, #1
 8009018:	64bb      	str	r3, [r7, #72]	@ 0x48
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	3314      	adds	r3, #20
 8009020:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009022:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009024:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009028:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e5      	bne.n	8009002 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800903a:	2b01      	cmp	r3, #1
 800903c:	d119      	bne.n	8009072 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	330c      	adds	r3, #12
 8009044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	e853 3f00 	ldrex	r3, [r3]
 800904c:	60bb      	str	r3, [r7, #8]
   return(result);
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	f023 0310 	bic.w	r3, r3, #16
 8009054:	647b      	str	r3, [r7, #68]	@ 0x44
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	330c      	adds	r3, #12
 800905c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800905e:	61ba      	str	r2, [r7, #24]
 8009060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009062:	6979      	ldr	r1, [r7, #20]
 8009064:	69ba      	ldr	r2, [r7, #24]
 8009066:	e841 2300 	strex	r3, r2, [r1]
 800906a:	613b      	str	r3, [r7, #16]
   return(result);
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1e5      	bne.n	800903e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2220      	movs	r2, #32
 8009076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009080:	bf00      	nop
 8009082:	3754      	adds	r7, #84	@ 0x54
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009098:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2200      	movs	r2, #0
 800909e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f7ff ff21 	bl	8008ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090a6:	bf00      	nop
 80090a8:	3710      	adds	r7, #16
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}

080090ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80090ae:	b480      	push	{r7}
 80090b0:	b085      	sub	sp, #20
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090bc:	b2db      	uxtb	r3, r3
 80090be:	2b21      	cmp	r3, #33	@ 0x21
 80090c0:	d13e      	bne.n	8009140 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	689b      	ldr	r3, [r3, #8]
 80090c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090ca:	d114      	bne.n	80090f6 <UART_Transmit_IT+0x48>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	691b      	ldr	r3, [r3, #16]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d110      	bne.n	80090f6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a1b      	ldr	r3, [r3, #32]
 80090d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	881b      	ldrh	r3, [r3, #0]
 80090de:	461a      	mov	r2, r3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a1b      	ldr	r3, [r3, #32]
 80090ee:	1c9a      	adds	r2, r3, #2
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	621a      	str	r2, [r3, #32]
 80090f4:	e008      	b.n	8009108 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	1c59      	adds	r1, r3, #1
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	6211      	str	r1, [r2, #32]
 8009100:	781a      	ldrb	r2, [r3, #0]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800910c:	b29b      	uxth	r3, r3
 800910e:	3b01      	subs	r3, #1
 8009110:	b29b      	uxth	r3, r3
 8009112:	687a      	ldr	r2, [r7, #4]
 8009114:	4619      	mov	r1, r3
 8009116:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009118:	2b00      	cmp	r3, #0
 800911a:	d10f      	bne.n	800913c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	68da      	ldr	r2, [r3, #12]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800912a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	68da      	ldr	r2, [r3, #12]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800913a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	e000      	b.n	8009142 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009140:	2302      	movs	r3, #2
  }
}
 8009142:	4618      	mov	r0, r3
 8009144:	3714      	adds	r7, #20
 8009146:	46bd      	mov	sp, r7
 8009148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914c:	4770      	bx	lr

0800914e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800914e:	b580      	push	{r7, lr}
 8009150:	b082      	sub	sp, #8
 8009152:	af00      	add	r7, sp, #0
 8009154:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68da      	ldr	r2, [r3, #12]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009164:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2220      	movs	r2, #32
 800916a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7ff fea6 	bl	8008ec0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009174:	2300      	movs	r3, #0
}
 8009176:	4618      	mov	r0, r3
 8009178:	3708      	adds	r7, #8
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}

0800917e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800917e:	b580      	push	{r7, lr}
 8009180:	b08c      	sub	sp, #48	@ 0x30
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009186:	2300      	movs	r3, #0
 8009188:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800918a:	2300      	movs	r3, #0
 800918c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009194:	b2db      	uxtb	r3, r3
 8009196:	2b22      	cmp	r3, #34	@ 0x22
 8009198:	f040 80aa 	bne.w	80092f0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091a4:	d115      	bne.n	80091d2 <UART_Receive_IT+0x54>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	691b      	ldr	r3, [r3, #16]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d111      	bne.n	80091d2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091c0:	b29a      	uxth	r2, r3
 80091c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091ca:	1c9a      	adds	r2, r3, #2
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80091d0:	e024      	b.n	800921c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	689b      	ldr	r3, [r3, #8]
 80091dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091e0:	d007      	beq.n	80091f2 <UART_Receive_IT+0x74>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d10a      	bne.n	8009200 <UART_Receive_IT+0x82>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	691b      	ldr	r3, [r3, #16]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d106      	bne.n	8009200 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	b2da      	uxtb	r2, r3
 80091fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091fc:	701a      	strb	r2, [r3, #0]
 80091fe:	e008      	b.n	8009212 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	b2db      	uxtb	r3, r3
 8009208:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800920c:	b2da      	uxtb	r2, r3
 800920e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009210:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009216:	1c5a      	adds	r2, r3, #1
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009220:	b29b      	uxth	r3, r3
 8009222:	3b01      	subs	r3, #1
 8009224:	b29b      	uxth	r3, r3
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	4619      	mov	r1, r3
 800922a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800922c:	2b00      	cmp	r3, #0
 800922e:	d15d      	bne.n	80092ec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68da      	ldr	r2, [r3, #12]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f022 0220 	bic.w	r2, r2, #32
 800923e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	68da      	ldr	r2, [r3, #12]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800924e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	695a      	ldr	r2, [r3, #20]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f022 0201 	bic.w	r2, r2, #1
 800925e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2220      	movs	r2, #32
 8009264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009272:	2b01      	cmp	r3, #1
 8009274:	d135      	bne.n	80092e2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2200      	movs	r2, #0
 800927a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	330c      	adds	r3, #12
 8009282:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	e853 3f00 	ldrex	r3, [r3]
 800928a:	613b      	str	r3, [r7, #16]
   return(result);
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	f023 0310 	bic.w	r3, r3, #16
 8009292:	627b      	str	r3, [r7, #36]	@ 0x24
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	330c      	adds	r3, #12
 800929a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800929c:	623a      	str	r2, [r7, #32]
 800929e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a0:	69f9      	ldr	r1, [r7, #28]
 80092a2:	6a3a      	ldr	r2, [r7, #32]
 80092a4:	e841 2300 	strex	r3, r2, [r1]
 80092a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d1e5      	bne.n	800927c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 0310 	and.w	r3, r3, #16
 80092ba:	2b10      	cmp	r3, #16
 80092bc:	d10a      	bne.n	80092d4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092be:	2300      	movs	r3, #0
 80092c0:	60fb      	str	r3, [r7, #12]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	60fb      	str	r3, [r7, #12]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	60fb      	str	r3, [r7, #12]
 80092d2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80092d8:	4619      	mov	r1, r3
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f7ff fe0e 	bl	8008efc <HAL_UARTEx_RxEventCallback>
 80092e0:	e002      	b.n	80092e8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7ff fdf6 	bl	8008ed4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80092e8:	2300      	movs	r3, #0
 80092ea:	e002      	b.n	80092f2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80092ec:	2300      	movs	r3, #0
 80092ee:	e000      	b.n	80092f2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80092f0:	2302      	movs	r3, #2
  }
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3730      	adds	r7, #48	@ 0x30
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
	...

080092fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009300:	b0c0      	sub	sp, #256	@ 0x100
 8009302:	af00      	add	r7, sp, #0
 8009304:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	691b      	ldr	r3, [r3, #16]
 8009310:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009318:	68d9      	ldr	r1, [r3, #12]
 800931a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800931e:	681a      	ldr	r2, [r3, #0]
 8009320:	ea40 0301 	orr.w	r3, r0, r1
 8009324:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800932a:	689a      	ldr	r2, [r3, #8]
 800932c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009330:	691b      	ldr	r3, [r3, #16]
 8009332:	431a      	orrs	r2, r3
 8009334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	431a      	orrs	r2, r3
 800933c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009340:	69db      	ldr	r3, [r3, #28]
 8009342:	4313      	orrs	r3, r2
 8009344:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009354:	f021 010c 	bic.w	r1, r1, #12
 8009358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009362:	430b      	orrs	r3, r1
 8009364:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	695b      	ldr	r3, [r3, #20]
 800936e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009376:	6999      	ldr	r1, [r3, #24]
 8009378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800937c:	681a      	ldr	r2, [r3, #0]
 800937e:	ea40 0301 	orr.w	r3, r0, r1
 8009382:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	4b8f      	ldr	r3, [pc, #572]	@ (80095c8 <UART_SetConfig+0x2cc>)
 800938c:	429a      	cmp	r2, r3
 800938e:	d005      	beq.n	800939c <UART_SetConfig+0xa0>
 8009390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	4b8d      	ldr	r3, [pc, #564]	@ (80095cc <UART_SetConfig+0x2d0>)
 8009398:	429a      	cmp	r2, r3
 800939a:	d104      	bne.n	80093a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800939c:	f7fe fa24 	bl	80077e8 <HAL_RCC_GetPCLK2Freq>
 80093a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80093a4:	e003      	b.n	80093ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80093a6:	f7fe fa0b 	bl	80077c0 <HAL_RCC_GetPCLK1Freq>
 80093aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093b2:	69db      	ldr	r3, [r3, #28]
 80093b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093b8:	f040 810c 	bne.w	80095d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80093bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093c0:	2200      	movs	r2, #0
 80093c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80093c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80093ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80093ce:	4622      	mov	r2, r4
 80093d0:	462b      	mov	r3, r5
 80093d2:	1891      	adds	r1, r2, r2
 80093d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80093d6:	415b      	adcs	r3, r3
 80093d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80093de:	4621      	mov	r1, r4
 80093e0:	eb12 0801 	adds.w	r8, r2, r1
 80093e4:	4629      	mov	r1, r5
 80093e6:	eb43 0901 	adc.w	r9, r3, r1
 80093ea:	f04f 0200 	mov.w	r2, #0
 80093ee:	f04f 0300 	mov.w	r3, #0
 80093f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80093f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80093fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80093fe:	4690      	mov	r8, r2
 8009400:	4699      	mov	r9, r3
 8009402:	4623      	mov	r3, r4
 8009404:	eb18 0303 	adds.w	r3, r8, r3
 8009408:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800940c:	462b      	mov	r3, r5
 800940e:	eb49 0303 	adc.w	r3, r9, r3
 8009412:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	2200      	movs	r2, #0
 800941e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009422:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009426:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800942a:	460b      	mov	r3, r1
 800942c:	18db      	adds	r3, r3, r3
 800942e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009430:	4613      	mov	r3, r2
 8009432:	eb42 0303 	adc.w	r3, r2, r3
 8009436:	657b      	str	r3, [r7, #84]	@ 0x54
 8009438:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800943c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009440:	f7f7 fc42 	bl	8000cc8 <__aeabi_uldivmod>
 8009444:	4602      	mov	r2, r0
 8009446:	460b      	mov	r3, r1
 8009448:	4b61      	ldr	r3, [pc, #388]	@ (80095d0 <UART_SetConfig+0x2d4>)
 800944a:	fba3 2302 	umull	r2, r3, r3, r2
 800944e:	095b      	lsrs	r3, r3, #5
 8009450:	011c      	lsls	r4, r3, #4
 8009452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009456:	2200      	movs	r2, #0
 8009458:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800945c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009460:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009464:	4642      	mov	r2, r8
 8009466:	464b      	mov	r3, r9
 8009468:	1891      	adds	r1, r2, r2
 800946a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800946c:	415b      	adcs	r3, r3
 800946e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009470:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009474:	4641      	mov	r1, r8
 8009476:	eb12 0a01 	adds.w	sl, r2, r1
 800947a:	4649      	mov	r1, r9
 800947c:	eb43 0b01 	adc.w	fp, r3, r1
 8009480:	f04f 0200 	mov.w	r2, #0
 8009484:	f04f 0300 	mov.w	r3, #0
 8009488:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800948c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009490:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009494:	4692      	mov	sl, r2
 8009496:	469b      	mov	fp, r3
 8009498:	4643      	mov	r3, r8
 800949a:	eb1a 0303 	adds.w	r3, sl, r3
 800949e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094a2:	464b      	mov	r3, r9
 80094a4:	eb4b 0303 	adc.w	r3, fp, r3
 80094a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80094ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80094b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80094bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80094c0:	460b      	mov	r3, r1
 80094c2:	18db      	adds	r3, r3, r3
 80094c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80094c6:	4613      	mov	r3, r2
 80094c8:	eb42 0303 	adc.w	r3, r2, r3
 80094cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80094ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80094d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80094d6:	f7f7 fbf7 	bl	8000cc8 <__aeabi_uldivmod>
 80094da:	4602      	mov	r2, r0
 80094dc:	460b      	mov	r3, r1
 80094de:	4611      	mov	r1, r2
 80094e0:	4b3b      	ldr	r3, [pc, #236]	@ (80095d0 <UART_SetConfig+0x2d4>)
 80094e2:	fba3 2301 	umull	r2, r3, r3, r1
 80094e6:	095b      	lsrs	r3, r3, #5
 80094e8:	2264      	movs	r2, #100	@ 0x64
 80094ea:	fb02 f303 	mul.w	r3, r2, r3
 80094ee:	1acb      	subs	r3, r1, r3
 80094f0:	00db      	lsls	r3, r3, #3
 80094f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80094f6:	4b36      	ldr	r3, [pc, #216]	@ (80095d0 <UART_SetConfig+0x2d4>)
 80094f8:	fba3 2302 	umull	r2, r3, r3, r2
 80094fc:	095b      	lsrs	r3, r3, #5
 80094fe:	005b      	lsls	r3, r3, #1
 8009500:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009504:	441c      	add	r4, r3
 8009506:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800950a:	2200      	movs	r2, #0
 800950c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009510:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009514:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009518:	4642      	mov	r2, r8
 800951a:	464b      	mov	r3, r9
 800951c:	1891      	adds	r1, r2, r2
 800951e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009520:	415b      	adcs	r3, r3
 8009522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009524:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009528:	4641      	mov	r1, r8
 800952a:	1851      	adds	r1, r2, r1
 800952c:	6339      	str	r1, [r7, #48]	@ 0x30
 800952e:	4649      	mov	r1, r9
 8009530:	414b      	adcs	r3, r1
 8009532:	637b      	str	r3, [r7, #52]	@ 0x34
 8009534:	f04f 0200 	mov.w	r2, #0
 8009538:	f04f 0300 	mov.w	r3, #0
 800953c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009540:	4659      	mov	r1, fp
 8009542:	00cb      	lsls	r3, r1, #3
 8009544:	4651      	mov	r1, sl
 8009546:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800954a:	4651      	mov	r1, sl
 800954c:	00ca      	lsls	r2, r1, #3
 800954e:	4610      	mov	r0, r2
 8009550:	4619      	mov	r1, r3
 8009552:	4603      	mov	r3, r0
 8009554:	4642      	mov	r2, r8
 8009556:	189b      	adds	r3, r3, r2
 8009558:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800955c:	464b      	mov	r3, r9
 800955e:	460a      	mov	r2, r1
 8009560:	eb42 0303 	adc.w	r3, r2, r3
 8009564:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	2200      	movs	r2, #0
 8009570:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009574:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009578:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800957c:	460b      	mov	r3, r1
 800957e:	18db      	adds	r3, r3, r3
 8009580:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009582:	4613      	mov	r3, r2
 8009584:	eb42 0303 	adc.w	r3, r2, r3
 8009588:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800958a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800958e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009592:	f7f7 fb99 	bl	8000cc8 <__aeabi_uldivmod>
 8009596:	4602      	mov	r2, r0
 8009598:	460b      	mov	r3, r1
 800959a:	4b0d      	ldr	r3, [pc, #52]	@ (80095d0 <UART_SetConfig+0x2d4>)
 800959c:	fba3 1302 	umull	r1, r3, r3, r2
 80095a0:	095b      	lsrs	r3, r3, #5
 80095a2:	2164      	movs	r1, #100	@ 0x64
 80095a4:	fb01 f303 	mul.w	r3, r1, r3
 80095a8:	1ad3      	subs	r3, r2, r3
 80095aa:	00db      	lsls	r3, r3, #3
 80095ac:	3332      	adds	r3, #50	@ 0x32
 80095ae:	4a08      	ldr	r2, [pc, #32]	@ (80095d0 <UART_SetConfig+0x2d4>)
 80095b0:	fba2 2303 	umull	r2, r3, r2, r3
 80095b4:	095b      	lsrs	r3, r3, #5
 80095b6:	f003 0207 	and.w	r2, r3, #7
 80095ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4422      	add	r2, r4
 80095c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80095c4:	e106      	b.n	80097d4 <UART_SetConfig+0x4d8>
 80095c6:	bf00      	nop
 80095c8:	40011000 	.word	0x40011000
 80095cc:	40011400 	.word	0x40011400
 80095d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80095d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095d8:	2200      	movs	r2, #0
 80095da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80095de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80095e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80095e6:	4642      	mov	r2, r8
 80095e8:	464b      	mov	r3, r9
 80095ea:	1891      	adds	r1, r2, r2
 80095ec:	6239      	str	r1, [r7, #32]
 80095ee:	415b      	adcs	r3, r3
 80095f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80095f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80095f6:	4641      	mov	r1, r8
 80095f8:	1854      	adds	r4, r2, r1
 80095fa:	4649      	mov	r1, r9
 80095fc:	eb43 0501 	adc.w	r5, r3, r1
 8009600:	f04f 0200 	mov.w	r2, #0
 8009604:	f04f 0300 	mov.w	r3, #0
 8009608:	00eb      	lsls	r3, r5, #3
 800960a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800960e:	00e2      	lsls	r2, r4, #3
 8009610:	4614      	mov	r4, r2
 8009612:	461d      	mov	r5, r3
 8009614:	4643      	mov	r3, r8
 8009616:	18e3      	adds	r3, r4, r3
 8009618:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800961c:	464b      	mov	r3, r9
 800961e:	eb45 0303 	adc.w	r3, r5, r3
 8009622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800962a:	685b      	ldr	r3, [r3, #4]
 800962c:	2200      	movs	r2, #0
 800962e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009632:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009636:	f04f 0200 	mov.w	r2, #0
 800963a:	f04f 0300 	mov.w	r3, #0
 800963e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009642:	4629      	mov	r1, r5
 8009644:	008b      	lsls	r3, r1, #2
 8009646:	4621      	mov	r1, r4
 8009648:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800964c:	4621      	mov	r1, r4
 800964e:	008a      	lsls	r2, r1, #2
 8009650:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009654:	f7f7 fb38 	bl	8000cc8 <__aeabi_uldivmod>
 8009658:	4602      	mov	r2, r0
 800965a:	460b      	mov	r3, r1
 800965c:	4b60      	ldr	r3, [pc, #384]	@ (80097e0 <UART_SetConfig+0x4e4>)
 800965e:	fba3 2302 	umull	r2, r3, r3, r2
 8009662:	095b      	lsrs	r3, r3, #5
 8009664:	011c      	lsls	r4, r3, #4
 8009666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800966a:	2200      	movs	r2, #0
 800966c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009670:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009674:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009678:	4642      	mov	r2, r8
 800967a:	464b      	mov	r3, r9
 800967c:	1891      	adds	r1, r2, r2
 800967e:	61b9      	str	r1, [r7, #24]
 8009680:	415b      	adcs	r3, r3
 8009682:	61fb      	str	r3, [r7, #28]
 8009684:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009688:	4641      	mov	r1, r8
 800968a:	1851      	adds	r1, r2, r1
 800968c:	6139      	str	r1, [r7, #16]
 800968e:	4649      	mov	r1, r9
 8009690:	414b      	adcs	r3, r1
 8009692:	617b      	str	r3, [r7, #20]
 8009694:	f04f 0200 	mov.w	r2, #0
 8009698:	f04f 0300 	mov.w	r3, #0
 800969c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80096a0:	4659      	mov	r1, fp
 80096a2:	00cb      	lsls	r3, r1, #3
 80096a4:	4651      	mov	r1, sl
 80096a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096aa:	4651      	mov	r1, sl
 80096ac:	00ca      	lsls	r2, r1, #3
 80096ae:	4610      	mov	r0, r2
 80096b0:	4619      	mov	r1, r3
 80096b2:	4603      	mov	r3, r0
 80096b4:	4642      	mov	r2, r8
 80096b6:	189b      	adds	r3, r3, r2
 80096b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80096bc:	464b      	mov	r3, r9
 80096be:	460a      	mov	r2, r1
 80096c0:	eb42 0303 	adc.w	r3, r2, r3
 80096c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80096d4:	f04f 0200 	mov.w	r2, #0
 80096d8:	f04f 0300 	mov.w	r3, #0
 80096dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80096e0:	4649      	mov	r1, r9
 80096e2:	008b      	lsls	r3, r1, #2
 80096e4:	4641      	mov	r1, r8
 80096e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096ea:	4641      	mov	r1, r8
 80096ec:	008a      	lsls	r2, r1, #2
 80096ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80096f2:	f7f7 fae9 	bl	8000cc8 <__aeabi_uldivmod>
 80096f6:	4602      	mov	r2, r0
 80096f8:	460b      	mov	r3, r1
 80096fa:	4611      	mov	r1, r2
 80096fc:	4b38      	ldr	r3, [pc, #224]	@ (80097e0 <UART_SetConfig+0x4e4>)
 80096fe:	fba3 2301 	umull	r2, r3, r3, r1
 8009702:	095b      	lsrs	r3, r3, #5
 8009704:	2264      	movs	r2, #100	@ 0x64
 8009706:	fb02 f303 	mul.w	r3, r2, r3
 800970a:	1acb      	subs	r3, r1, r3
 800970c:	011b      	lsls	r3, r3, #4
 800970e:	3332      	adds	r3, #50	@ 0x32
 8009710:	4a33      	ldr	r2, [pc, #204]	@ (80097e0 <UART_SetConfig+0x4e4>)
 8009712:	fba2 2303 	umull	r2, r3, r2, r3
 8009716:	095b      	lsrs	r3, r3, #5
 8009718:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800971c:	441c      	add	r4, r3
 800971e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009722:	2200      	movs	r2, #0
 8009724:	673b      	str	r3, [r7, #112]	@ 0x70
 8009726:	677a      	str	r2, [r7, #116]	@ 0x74
 8009728:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800972c:	4642      	mov	r2, r8
 800972e:	464b      	mov	r3, r9
 8009730:	1891      	adds	r1, r2, r2
 8009732:	60b9      	str	r1, [r7, #8]
 8009734:	415b      	adcs	r3, r3
 8009736:	60fb      	str	r3, [r7, #12]
 8009738:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800973c:	4641      	mov	r1, r8
 800973e:	1851      	adds	r1, r2, r1
 8009740:	6039      	str	r1, [r7, #0]
 8009742:	4649      	mov	r1, r9
 8009744:	414b      	adcs	r3, r1
 8009746:	607b      	str	r3, [r7, #4]
 8009748:	f04f 0200 	mov.w	r2, #0
 800974c:	f04f 0300 	mov.w	r3, #0
 8009750:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009754:	4659      	mov	r1, fp
 8009756:	00cb      	lsls	r3, r1, #3
 8009758:	4651      	mov	r1, sl
 800975a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800975e:	4651      	mov	r1, sl
 8009760:	00ca      	lsls	r2, r1, #3
 8009762:	4610      	mov	r0, r2
 8009764:	4619      	mov	r1, r3
 8009766:	4603      	mov	r3, r0
 8009768:	4642      	mov	r2, r8
 800976a:	189b      	adds	r3, r3, r2
 800976c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800976e:	464b      	mov	r3, r9
 8009770:	460a      	mov	r2, r1
 8009772:	eb42 0303 	adc.w	r3, r2, r3
 8009776:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	2200      	movs	r2, #0
 8009780:	663b      	str	r3, [r7, #96]	@ 0x60
 8009782:	667a      	str	r2, [r7, #100]	@ 0x64
 8009784:	f04f 0200 	mov.w	r2, #0
 8009788:	f04f 0300 	mov.w	r3, #0
 800978c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009790:	4649      	mov	r1, r9
 8009792:	008b      	lsls	r3, r1, #2
 8009794:	4641      	mov	r1, r8
 8009796:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800979a:	4641      	mov	r1, r8
 800979c:	008a      	lsls	r2, r1, #2
 800979e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80097a2:	f7f7 fa91 	bl	8000cc8 <__aeabi_uldivmod>
 80097a6:	4602      	mov	r2, r0
 80097a8:	460b      	mov	r3, r1
 80097aa:	4b0d      	ldr	r3, [pc, #52]	@ (80097e0 <UART_SetConfig+0x4e4>)
 80097ac:	fba3 1302 	umull	r1, r3, r3, r2
 80097b0:	095b      	lsrs	r3, r3, #5
 80097b2:	2164      	movs	r1, #100	@ 0x64
 80097b4:	fb01 f303 	mul.w	r3, r1, r3
 80097b8:	1ad3      	subs	r3, r2, r3
 80097ba:	011b      	lsls	r3, r3, #4
 80097bc:	3332      	adds	r3, #50	@ 0x32
 80097be:	4a08      	ldr	r2, [pc, #32]	@ (80097e0 <UART_SetConfig+0x4e4>)
 80097c0:	fba2 2303 	umull	r2, r3, r2, r3
 80097c4:	095b      	lsrs	r3, r3, #5
 80097c6:	f003 020f 	and.w	r2, r3, #15
 80097ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4422      	add	r2, r4
 80097d2:	609a      	str	r2, [r3, #8]
}
 80097d4:	bf00      	nop
 80097d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80097da:	46bd      	mov	sp, r7
 80097dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80097e0:	51eb851f 	.word	0x51eb851f

080097e4 <__cvt>:
 80097e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097e8:	ec57 6b10 	vmov	r6, r7, d0
 80097ec:	2f00      	cmp	r7, #0
 80097ee:	460c      	mov	r4, r1
 80097f0:	4619      	mov	r1, r3
 80097f2:	463b      	mov	r3, r7
 80097f4:	bfbb      	ittet	lt
 80097f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80097fa:	461f      	movlt	r7, r3
 80097fc:	2300      	movge	r3, #0
 80097fe:	232d      	movlt	r3, #45	@ 0x2d
 8009800:	700b      	strb	r3, [r1, #0]
 8009802:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009804:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009808:	4691      	mov	r9, r2
 800980a:	f023 0820 	bic.w	r8, r3, #32
 800980e:	bfbc      	itt	lt
 8009810:	4632      	movlt	r2, r6
 8009812:	4616      	movlt	r6, r2
 8009814:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009818:	d005      	beq.n	8009826 <__cvt+0x42>
 800981a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800981e:	d100      	bne.n	8009822 <__cvt+0x3e>
 8009820:	3401      	adds	r4, #1
 8009822:	2102      	movs	r1, #2
 8009824:	e000      	b.n	8009828 <__cvt+0x44>
 8009826:	2103      	movs	r1, #3
 8009828:	ab03      	add	r3, sp, #12
 800982a:	9301      	str	r3, [sp, #4]
 800982c:	ab02      	add	r3, sp, #8
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	ec47 6b10 	vmov	d0, r6, r7
 8009834:	4653      	mov	r3, sl
 8009836:	4622      	mov	r2, r4
 8009838:	f001 f8ae 	bl	800a998 <_dtoa_r>
 800983c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009840:	4605      	mov	r5, r0
 8009842:	d119      	bne.n	8009878 <__cvt+0x94>
 8009844:	f019 0f01 	tst.w	r9, #1
 8009848:	d00e      	beq.n	8009868 <__cvt+0x84>
 800984a:	eb00 0904 	add.w	r9, r0, r4
 800984e:	2200      	movs	r2, #0
 8009850:	2300      	movs	r3, #0
 8009852:	4630      	mov	r0, r6
 8009854:	4639      	mov	r1, r7
 8009856:	f7f7 f957 	bl	8000b08 <__aeabi_dcmpeq>
 800985a:	b108      	cbz	r0, 8009860 <__cvt+0x7c>
 800985c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009860:	2230      	movs	r2, #48	@ 0x30
 8009862:	9b03      	ldr	r3, [sp, #12]
 8009864:	454b      	cmp	r3, r9
 8009866:	d31e      	bcc.n	80098a6 <__cvt+0xc2>
 8009868:	9b03      	ldr	r3, [sp, #12]
 800986a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800986c:	1b5b      	subs	r3, r3, r5
 800986e:	4628      	mov	r0, r5
 8009870:	6013      	str	r3, [r2, #0]
 8009872:	b004      	add	sp, #16
 8009874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009878:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800987c:	eb00 0904 	add.w	r9, r0, r4
 8009880:	d1e5      	bne.n	800984e <__cvt+0x6a>
 8009882:	7803      	ldrb	r3, [r0, #0]
 8009884:	2b30      	cmp	r3, #48	@ 0x30
 8009886:	d10a      	bne.n	800989e <__cvt+0xba>
 8009888:	2200      	movs	r2, #0
 800988a:	2300      	movs	r3, #0
 800988c:	4630      	mov	r0, r6
 800988e:	4639      	mov	r1, r7
 8009890:	f7f7 f93a 	bl	8000b08 <__aeabi_dcmpeq>
 8009894:	b918      	cbnz	r0, 800989e <__cvt+0xba>
 8009896:	f1c4 0401 	rsb	r4, r4, #1
 800989a:	f8ca 4000 	str.w	r4, [sl]
 800989e:	f8da 3000 	ldr.w	r3, [sl]
 80098a2:	4499      	add	r9, r3
 80098a4:	e7d3      	b.n	800984e <__cvt+0x6a>
 80098a6:	1c59      	adds	r1, r3, #1
 80098a8:	9103      	str	r1, [sp, #12]
 80098aa:	701a      	strb	r2, [r3, #0]
 80098ac:	e7d9      	b.n	8009862 <__cvt+0x7e>

080098ae <__exponent>:
 80098ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098b0:	2900      	cmp	r1, #0
 80098b2:	bfba      	itte	lt
 80098b4:	4249      	neglt	r1, r1
 80098b6:	232d      	movlt	r3, #45	@ 0x2d
 80098b8:	232b      	movge	r3, #43	@ 0x2b
 80098ba:	2909      	cmp	r1, #9
 80098bc:	7002      	strb	r2, [r0, #0]
 80098be:	7043      	strb	r3, [r0, #1]
 80098c0:	dd29      	ble.n	8009916 <__exponent+0x68>
 80098c2:	f10d 0307 	add.w	r3, sp, #7
 80098c6:	461d      	mov	r5, r3
 80098c8:	270a      	movs	r7, #10
 80098ca:	461a      	mov	r2, r3
 80098cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80098d0:	fb07 1416 	mls	r4, r7, r6, r1
 80098d4:	3430      	adds	r4, #48	@ 0x30
 80098d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80098da:	460c      	mov	r4, r1
 80098dc:	2c63      	cmp	r4, #99	@ 0x63
 80098de:	f103 33ff 	add.w	r3, r3, #4294967295
 80098e2:	4631      	mov	r1, r6
 80098e4:	dcf1      	bgt.n	80098ca <__exponent+0x1c>
 80098e6:	3130      	adds	r1, #48	@ 0x30
 80098e8:	1e94      	subs	r4, r2, #2
 80098ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80098ee:	1c41      	adds	r1, r0, #1
 80098f0:	4623      	mov	r3, r4
 80098f2:	42ab      	cmp	r3, r5
 80098f4:	d30a      	bcc.n	800990c <__exponent+0x5e>
 80098f6:	f10d 0309 	add.w	r3, sp, #9
 80098fa:	1a9b      	subs	r3, r3, r2
 80098fc:	42ac      	cmp	r4, r5
 80098fe:	bf88      	it	hi
 8009900:	2300      	movhi	r3, #0
 8009902:	3302      	adds	r3, #2
 8009904:	4403      	add	r3, r0
 8009906:	1a18      	subs	r0, r3, r0
 8009908:	b003      	add	sp, #12
 800990a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800990c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009910:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009914:	e7ed      	b.n	80098f2 <__exponent+0x44>
 8009916:	2330      	movs	r3, #48	@ 0x30
 8009918:	3130      	adds	r1, #48	@ 0x30
 800991a:	7083      	strb	r3, [r0, #2]
 800991c:	70c1      	strb	r1, [r0, #3]
 800991e:	1d03      	adds	r3, r0, #4
 8009920:	e7f1      	b.n	8009906 <__exponent+0x58>
	...

08009924 <_printf_float>:
 8009924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009928:	b08d      	sub	sp, #52	@ 0x34
 800992a:	460c      	mov	r4, r1
 800992c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009930:	4616      	mov	r6, r2
 8009932:	461f      	mov	r7, r3
 8009934:	4605      	mov	r5, r0
 8009936:	f000 ff2b 	bl	800a790 <_localeconv_r>
 800993a:	6803      	ldr	r3, [r0, #0]
 800993c:	9304      	str	r3, [sp, #16]
 800993e:	4618      	mov	r0, r3
 8009940:	f7f6 fcb6 	bl	80002b0 <strlen>
 8009944:	2300      	movs	r3, #0
 8009946:	930a      	str	r3, [sp, #40]	@ 0x28
 8009948:	f8d8 3000 	ldr.w	r3, [r8]
 800994c:	9005      	str	r0, [sp, #20]
 800994e:	3307      	adds	r3, #7
 8009950:	f023 0307 	bic.w	r3, r3, #7
 8009954:	f103 0208 	add.w	r2, r3, #8
 8009958:	f894 a018 	ldrb.w	sl, [r4, #24]
 800995c:	f8d4 b000 	ldr.w	fp, [r4]
 8009960:	f8c8 2000 	str.w	r2, [r8]
 8009964:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009968:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800996c:	9307      	str	r3, [sp, #28]
 800996e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009972:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009976:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800997a:	4b9c      	ldr	r3, [pc, #624]	@ (8009bec <_printf_float+0x2c8>)
 800997c:	f04f 32ff 	mov.w	r2, #4294967295
 8009980:	f7f7 f8f4 	bl	8000b6c <__aeabi_dcmpun>
 8009984:	bb70      	cbnz	r0, 80099e4 <_printf_float+0xc0>
 8009986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800998a:	4b98      	ldr	r3, [pc, #608]	@ (8009bec <_printf_float+0x2c8>)
 800998c:	f04f 32ff 	mov.w	r2, #4294967295
 8009990:	f7f7 f8ce 	bl	8000b30 <__aeabi_dcmple>
 8009994:	bb30      	cbnz	r0, 80099e4 <_printf_float+0xc0>
 8009996:	2200      	movs	r2, #0
 8009998:	2300      	movs	r3, #0
 800999a:	4640      	mov	r0, r8
 800999c:	4649      	mov	r1, r9
 800999e:	f7f7 f8bd 	bl	8000b1c <__aeabi_dcmplt>
 80099a2:	b110      	cbz	r0, 80099aa <_printf_float+0x86>
 80099a4:	232d      	movs	r3, #45	@ 0x2d
 80099a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099aa:	4a91      	ldr	r2, [pc, #580]	@ (8009bf0 <_printf_float+0x2cc>)
 80099ac:	4b91      	ldr	r3, [pc, #580]	@ (8009bf4 <_printf_float+0x2d0>)
 80099ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80099b2:	bf8c      	ite	hi
 80099b4:	4690      	movhi	r8, r2
 80099b6:	4698      	movls	r8, r3
 80099b8:	2303      	movs	r3, #3
 80099ba:	6123      	str	r3, [r4, #16]
 80099bc:	f02b 0304 	bic.w	r3, fp, #4
 80099c0:	6023      	str	r3, [r4, #0]
 80099c2:	f04f 0900 	mov.w	r9, #0
 80099c6:	9700      	str	r7, [sp, #0]
 80099c8:	4633      	mov	r3, r6
 80099ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80099cc:	4621      	mov	r1, r4
 80099ce:	4628      	mov	r0, r5
 80099d0:	f000 f9d2 	bl	8009d78 <_printf_common>
 80099d4:	3001      	adds	r0, #1
 80099d6:	f040 808d 	bne.w	8009af4 <_printf_float+0x1d0>
 80099da:	f04f 30ff 	mov.w	r0, #4294967295
 80099de:	b00d      	add	sp, #52	@ 0x34
 80099e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e4:	4642      	mov	r2, r8
 80099e6:	464b      	mov	r3, r9
 80099e8:	4640      	mov	r0, r8
 80099ea:	4649      	mov	r1, r9
 80099ec:	f7f7 f8be 	bl	8000b6c <__aeabi_dcmpun>
 80099f0:	b140      	cbz	r0, 8009a04 <_printf_float+0xe0>
 80099f2:	464b      	mov	r3, r9
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	bfbc      	itt	lt
 80099f8:	232d      	movlt	r3, #45	@ 0x2d
 80099fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80099fe:	4a7e      	ldr	r2, [pc, #504]	@ (8009bf8 <_printf_float+0x2d4>)
 8009a00:	4b7e      	ldr	r3, [pc, #504]	@ (8009bfc <_printf_float+0x2d8>)
 8009a02:	e7d4      	b.n	80099ae <_printf_float+0x8a>
 8009a04:	6863      	ldr	r3, [r4, #4]
 8009a06:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009a0a:	9206      	str	r2, [sp, #24]
 8009a0c:	1c5a      	adds	r2, r3, #1
 8009a0e:	d13b      	bne.n	8009a88 <_printf_float+0x164>
 8009a10:	2306      	movs	r3, #6
 8009a12:	6063      	str	r3, [r4, #4]
 8009a14:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009a18:	2300      	movs	r3, #0
 8009a1a:	6022      	str	r2, [r4, #0]
 8009a1c:	9303      	str	r3, [sp, #12]
 8009a1e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009a20:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009a24:	ab09      	add	r3, sp, #36	@ 0x24
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	6861      	ldr	r1, [r4, #4]
 8009a2a:	ec49 8b10 	vmov	d0, r8, r9
 8009a2e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009a32:	4628      	mov	r0, r5
 8009a34:	f7ff fed6 	bl	80097e4 <__cvt>
 8009a38:	9b06      	ldr	r3, [sp, #24]
 8009a3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a3c:	2b47      	cmp	r3, #71	@ 0x47
 8009a3e:	4680      	mov	r8, r0
 8009a40:	d129      	bne.n	8009a96 <_printf_float+0x172>
 8009a42:	1cc8      	adds	r0, r1, #3
 8009a44:	db02      	blt.n	8009a4c <_printf_float+0x128>
 8009a46:	6863      	ldr	r3, [r4, #4]
 8009a48:	4299      	cmp	r1, r3
 8009a4a:	dd41      	ble.n	8009ad0 <_printf_float+0x1ac>
 8009a4c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009a50:	fa5f fa8a 	uxtb.w	sl, sl
 8009a54:	3901      	subs	r1, #1
 8009a56:	4652      	mov	r2, sl
 8009a58:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009a5c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a5e:	f7ff ff26 	bl	80098ae <__exponent>
 8009a62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a64:	1813      	adds	r3, r2, r0
 8009a66:	2a01      	cmp	r2, #1
 8009a68:	4681      	mov	r9, r0
 8009a6a:	6123      	str	r3, [r4, #16]
 8009a6c:	dc02      	bgt.n	8009a74 <_printf_float+0x150>
 8009a6e:	6822      	ldr	r2, [r4, #0]
 8009a70:	07d2      	lsls	r2, r2, #31
 8009a72:	d501      	bpl.n	8009a78 <_printf_float+0x154>
 8009a74:	3301      	adds	r3, #1
 8009a76:	6123      	str	r3, [r4, #16]
 8009a78:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d0a2      	beq.n	80099c6 <_printf_float+0xa2>
 8009a80:	232d      	movs	r3, #45	@ 0x2d
 8009a82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a86:	e79e      	b.n	80099c6 <_printf_float+0xa2>
 8009a88:	9a06      	ldr	r2, [sp, #24]
 8009a8a:	2a47      	cmp	r2, #71	@ 0x47
 8009a8c:	d1c2      	bne.n	8009a14 <_printf_float+0xf0>
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1c0      	bne.n	8009a14 <_printf_float+0xf0>
 8009a92:	2301      	movs	r3, #1
 8009a94:	e7bd      	b.n	8009a12 <_printf_float+0xee>
 8009a96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a9a:	d9db      	bls.n	8009a54 <_printf_float+0x130>
 8009a9c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009aa0:	d118      	bne.n	8009ad4 <_printf_float+0x1b0>
 8009aa2:	2900      	cmp	r1, #0
 8009aa4:	6863      	ldr	r3, [r4, #4]
 8009aa6:	dd0b      	ble.n	8009ac0 <_printf_float+0x19c>
 8009aa8:	6121      	str	r1, [r4, #16]
 8009aaa:	b913      	cbnz	r3, 8009ab2 <_printf_float+0x18e>
 8009aac:	6822      	ldr	r2, [r4, #0]
 8009aae:	07d0      	lsls	r0, r2, #31
 8009ab0:	d502      	bpl.n	8009ab8 <_printf_float+0x194>
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	440b      	add	r3, r1
 8009ab6:	6123      	str	r3, [r4, #16]
 8009ab8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009aba:	f04f 0900 	mov.w	r9, #0
 8009abe:	e7db      	b.n	8009a78 <_printf_float+0x154>
 8009ac0:	b913      	cbnz	r3, 8009ac8 <_printf_float+0x1a4>
 8009ac2:	6822      	ldr	r2, [r4, #0]
 8009ac4:	07d2      	lsls	r2, r2, #31
 8009ac6:	d501      	bpl.n	8009acc <_printf_float+0x1a8>
 8009ac8:	3302      	adds	r3, #2
 8009aca:	e7f4      	b.n	8009ab6 <_printf_float+0x192>
 8009acc:	2301      	movs	r3, #1
 8009ace:	e7f2      	b.n	8009ab6 <_printf_float+0x192>
 8009ad0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ad4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ad6:	4299      	cmp	r1, r3
 8009ad8:	db05      	blt.n	8009ae6 <_printf_float+0x1c2>
 8009ada:	6823      	ldr	r3, [r4, #0]
 8009adc:	6121      	str	r1, [r4, #16]
 8009ade:	07d8      	lsls	r0, r3, #31
 8009ae0:	d5ea      	bpl.n	8009ab8 <_printf_float+0x194>
 8009ae2:	1c4b      	adds	r3, r1, #1
 8009ae4:	e7e7      	b.n	8009ab6 <_printf_float+0x192>
 8009ae6:	2900      	cmp	r1, #0
 8009ae8:	bfd4      	ite	le
 8009aea:	f1c1 0202 	rsble	r2, r1, #2
 8009aee:	2201      	movgt	r2, #1
 8009af0:	4413      	add	r3, r2
 8009af2:	e7e0      	b.n	8009ab6 <_printf_float+0x192>
 8009af4:	6823      	ldr	r3, [r4, #0]
 8009af6:	055a      	lsls	r2, r3, #21
 8009af8:	d407      	bmi.n	8009b0a <_printf_float+0x1e6>
 8009afa:	6923      	ldr	r3, [r4, #16]
 8009afc:	4642      	mov	r2, r8
 8009afe:	4631      	mov	r1, r6
 8009b00:	4628      	mov	r0, r5
 8009b02:	47b8      	blx	r7
 8009b04:	3001      	adds	r0, #1
 8009b06:	d12b      	bne.n	8009b60 <_printf_float+0x23c>
 8009b08:	e767      	b.n	80099da <_printf_float+0xb6>
 8009b0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b0e:	f240 80dd 	bls.w	8009ccc <_printf_float+0x3a8>
 8009b12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b16:	2200      	movs	r2, #0
 8009b18:	2300      	movs	r3, #0
 8009b1a:	f7f6 fff5 	bl	8000b08 <__aeabi_dcmpeq>
 8009b1e:	2800      	cmp	r0, #0
 8009b20:	d033      	beq.n	8009b8a <_printf_float+0x266>
 8009b22:	4a37      	ldr	r2, [pc, #220]	@ (8009c00 <_printf_float+0x2dc>)
 8009b24:	2301      	movs	r3, #1
 8009b26:	4631      	mov	r1, r6
 8009b28:	4628      	mov	r0, r5
 8009b2a:	47b8      	blx	r7
 8009b2c:	3001      	adds	r0, #1
 8009b2e:	f43f af54 	beq.w	80099da <_printf_float+0xb6>
 8009b32:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009b36:	4543      	cmp	r3, r8
 8009b38:	db02      	blt.n	8009b40 <_printf_float+0x21c>
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	07d8      	lsls	r0, r3, #31
 8009b3e:	d50f      	bpl.n	8009b60 <_printf_float+0x23c>
 8009b40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b44:	4631      	mov	r1, r6
 8009b46:	4628      	mov	r0, r5
 8009b48:	47b8      	blx	r7
 8009b4a:	3001      	adds	r0, #1
 8009b4c:	f43f af45 	beq.w	80099da <_printf_float+0xb6>
 8009b50:	f04f 0900 	mov.w	r9, #0
 8009b54:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b58:	f104 0a1a 	add.w	sl, r4, #26
 8009b5c:	45c8      	cmp	r8, r9
 8009b5e:	dc09      	bgt.n	8009b74 <_printf_float+0x250>
 8009b60:	6823      	ldr	r3, [r4, #0]
 8009b62:	079b      	lsls	r3, r3, #30
 8009b64:	f100 8103 	bmi.w	8009d6e <_printf_float+0x44a>
 8009b68:	68e0      	ldr	r0, [r4, #12]
 8009b6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b6c:	4298      	cmp	r0, r3
 8009b6e:	bfb8      	it	lt
 8009b70:	4618      	movlt	r0, r3
 8009b72:	e734      	b.n	80099de <_printf_float+0xba>
 8009b74:	2301      	movs	r3, #1
 8009b76:	4652      	mov	r2, sl
 8009b78:	4631      	mov	r1, r6
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	47b8      	blx	r7
 8009b7e:	3001      	adds	r0, #1
 8009b80:	f43f af2b 	beq.w	80099da <_printf_float+0xb6>
 8009b84:	f109 0901 	add.w	r9, r9, #1
 8009b88:	e7e8      	b.n	8009b5c <_printf_float+0x238>
 8009b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	dc39      	bgt.n	8009c04 <_printf_float+0x2e0>
 8009b90:	4a1b      	ldr	r2, [pc, #108]	@ (8009c00 <_printf_float+0x2dc>)
 8009b92:	2301      	movs	r3, #1
 8009b94:	4631      	mov	r1, r6
 8009b96:	4628      	mov	r0, r5
 8009b98:	47b8      	blx	r7
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	f43f af1d 	beq.w	80099da <_printf_float+0xb6>
 8009ba0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009ba4:	ea59 0303 	orrs.w	r3, r9, r3
 8009ba8:	d102      	bne.n	8009bb0 <_printf_float+0x28c>
 8009baa:	6823      	ldr	r3, [r4, #0]
 8009bac:	07d9      	lsls	r1, r3, #31
 8009bae:	d5d7      	bpl.n	8009b60 <_printf_float+0x23c>
 8009bb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	47b8      	blx	r7
 8009bba:	3001      	adds	r0, #1
 8009bbc:	f43f af0d 	beq.w	80099da <_printf_float+0xb6>
 8009bc0:	f04f 0a00 	mov.w	sl, #0
 8009bc4:	f104 0b1a 	add.w	fp, r4, #26
 8009bc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bca:	425b      	negs	r3, r3
 8009bcc:	4553      	cmp	r3, sl
 8009bce:	dc01      	bgt.n	8009bd4 <_printf_float+0x2b0>
 8009bd0:	464b      	mov	r3, r9
 8009bd2:	e793      	b.n	8009afc <_printf_float+0x1d8>
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	465a      	mov	r2, fp
 8009bd8:	4631      	mov	r1, r6
 8009bda:	4628      	mov	r0, r5
 8009bdc:	47b8      	blx	r7
 8009bde:	3001      	adds	r0, #1
 8009be0:	f43f aefb 	beq.w	80099da <_printf_float+0xb6>
 8009be4:	f10a 0a01 	add.w	sl, sl, #1
 8009be8:	e7ee      	b.n	8009bc8 <_printf_float+0x2a4>
 8009bea:	bf00      	nop
 8009bec:	7fefffff 	.word	0x7fefffff
 8009bf0:	0800e170 	.word	0x0800e170
 8009bf4:	0800e16c 	.word	0x0800e16c
 8009bf8:	0800e178 	.word	0x0800e178
 8009bfc:	0800e174 	.word	0x0800e174
 8009c00:	0800e17c 	.word	0x0800e17c
 8009c04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009c0a:	4553      	cmp	r3, sl
 8009c0c:	bfa8      	it	ge
 8009c0e:	4653      	movge	r3, sl
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	4699      	mov	r9, r3
 8009c14:	dc36      	bgt.n	8009c84 <_printf_float+0x360>
 8009c16:	f04f 0b00 	mov.w	fp, #0
 8009c1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c1e:	f104 021a 	add.w	r2, r4, #26
 8009c22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c24:	9306      	str	r3, [sp, #24]
 8009c26:	eba3 0309 	sub.w	r3, r3, r9
 8009c2a:	455b      	cmp	r3, fp
 8009c2c:	dc31      	bgt.n	8009c92 <_printf_float+0x36e>
 8009c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c30:	459a      	cmp	sl, r3
 8009c32:	dc3a      	bgt.n	8009caa <_printf_float+0x386>
 8009c34:	6823      	ldr	r3, [r4, #0]
 8009c36:	07da      	lsls	r2, r3, #31
 8009c38:	d437      	bmi.n	8009caa <_printf_float+0x386>
 8009c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c3c:	ebaa 0903 	sub.w	r9, sl, r3
 8009c40:	9b06      	ldr	r3, [sp, #24]
 8009c42:	ebaa 0303 	sub.w	r3, sl, r3
 8009c46:	4599      	cmp	r9, r3
 8009c48:	bfa8      	it	ge
 8009c4a:	4699      	movge	r9, r3
 8009c4c:	f1b9 0f00 	cmp.w	r9, #0
 8009c50:	dc33      	bgt.n	8009cba <_printf_float+0x396>
 8009c52:	f04f 0800 	mov.w	r8, #0
 8009c56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c5a:	f104 0b1a 	add.w	fp, r4, #26
 8009c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c60:	ebaa 0303 	sub.w	r3, sl, r3
 8009c64:	eba3 0309 	sub.w	r3, r3, r9
 8009c68:	4543      	cmp	r3, r8
 8009c6a:	f77f af79 	ble.w	8009b60 <_printf_float+0x23c>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	465a      	mov	r2, fp
 8009c72:	4631      	mov	r1, r6
 8009c74:	4628      	mov	r0, r5
 8009c76:	47b8      	blx	r7
 8009c78:	3001      	adds	r0, #1
 8009c7a:	f43f aeae 	beq.w	80099da <_printf_float+0xb6>
 8009c7e:	f108 0801 	add.w	r8, r8, #1
 8009c82:	e7ec      	b.n	8009c5e <_printf_float+0x33a>
 8009c84:	4642      	mov	r2, r8
 8009c86:	4631      	mov	r1, r6
 8009c88:	4628      	mov	r0, r5
 8009c8a:	47b8      	blx	r7
 8009c8c:	3001      	adds	r0, #1
 8009c8e:	d1c2      	bne.n	8009c16 <_printf_float+0x2f2>
 8009c90:	e6a3      	b.n	80099da <_printf_float+0xb6>
 8009c92:	2301      	movs	r3, #1
 8009c94:	4631      	mov	r1, r6
 8009c96:	4628      	mov	r0, r5
 8009c98:	9206      	str	r2, [sp, #24]
 8009c9a:	47b8      	blx	r7
 8009c9c:	3001      	adds	r0, #1
 8009c9e:	f43f ae9c 	beq.w	80099da <_printf_float+0xb6>
 8009ca2:	9a06      	ldr	r2, [sp, #24]
 8009ca4:	f10b 0b01 	add.w	fp, fp, #1
 8009ca8:	e7bb      	b.n	8009c22 <_printf_float+0x2fe>
 8009caa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cae:	4631      	mov	r1, r6
 8009cb0:	4628      	mov	r0, r5
 8009cb2:	47b8      	blx	r7
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	d1c0      	bne.n	8009c3a <_printf_float+0x316>
 8009cb8:	e68f      	b.n	80099da <_printf_float+0xb6>
 8009cba:	9a06      	ldr	r2, [sp, #24]
 8009cbc:	464b      	mov	r3, r9
 8009cbe:	4442      	add	r2, r8
 8009cc0:	4631      	mov	r1, r6
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	47b8      	blx	r7
 8009cc6:	3001      	adds	r0, #1
 8009cc8:	d1c3      	bne.n	8009c52 <_printf_float+0x32e>
 8009cca:	e686      	b.n	80099da <_printf_float+0xb6>
 8009ccc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cd0:	f1ba 0f01 	cmp.w	sl, #1
 8009cd4:	dc01      	bgt.n	8009cda <_printf_float+0x3b6>
 8009cd6:	07db      	lsls	r3, r3, #31
 8009cd8:	d536      	bpl.n	8009d48 <_printf_float+0x424>
 8009cda:	2301      	movs	r3, #1
 8009cdc:	4642      	mov	r2, r8
 8009cde:	4631      	mov	r1, r6
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	47b8      	blx	r7
 8009ce4:	3001      	adds	r0, #1
 8009ce6:	f43f ae78 	beq.w	80099da <_printf_float+0xb6>
 8009cea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cee:	4631      	mov	r1, r6
 8009cf0:	4628      	mov	r0, r5
 8009cf2:	47b8      	blx	r7
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	f43f ae70 	beq.w	80099da <_printf_float+0xb6>
 8009cfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009cfe:	2200      	movs	r2, #0
 8009d00:	2300      	movs	r3, #0
 8009d02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d06:	f7f6 feff 	bl	8000b08 <__aeabi_dcmpeq>
 8009d0a:	b9c0      	cbnz	r0, 8009d3e <_printf_float+0x41a>
 8009d0c:	4653      	mov	r3, sl
 8009d0e:	f108 0201 	add.w	r2, r8, #1
 8009d12:	4631      	mov	r1, r6
 8009d14:	4628      	mov	r0, r5
 8009d16:	47b8      	blx	r7
 8009d18:	3001      	adds	r0, #1
 8009d1a:	d10c      	bne.n	8009d36 <_printf_float+0x412>
 8009d1c:	e65d      	b.n	80099da <_printf_float+0xb6>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	465a      	mov	r2, fp
 8009d22:	4631      	mov	r1, r6
 8009d24:	4628      	mov	r0, r5
 8009d26:	47b8      	blx	r7
 8009d28:	3001      	adds	r0, #1
 8009d2a:	f43f ae56 	beq.w	80099da <_printf_float+0xb6>
 8009d2e:	f108 0801 	add.w	r8, r8, #1
 8009d32:	45d0      	cmp	r8, sl
 8009d34:	dbf3      	blt.n	8009d1e <_printf_float+0x3fa>
 8009d36:	464b      	mov	r3, r9
 8009d38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009d3c:	e6df      	b.n	8009afe <_printf_float+0x1da>
 8009d3e:	f04f 0800 	mov.w	r8, #0
 8009d42:	f104 0b1a 	add.w	fp, r4, #26
 8009d46:	e7f4      	b.n	8009d32 <_printf_float+0x40e>
 8009d48:	2301      	movs	r3, #1
 8009d4a:	4642      	mov	r2, r8
 8009d4c:	e7e1      	b.n	8009d12 <_printf_float+0x3ee>
 8009d4e:	2301      	movs	r3, #1
 8009d50:	464a      	mov	r2, r9
 8009d52:	4631      	mov	r1, r6
 8009d54:	4628      	mov	r0, r5
 8009d56:	47b8      	blx	r7
 8009d58:	3001      	adds	r0, #1
 8009d5a:	f43f ae3e 	beq.w	80099da <_printf_float+0xb6>
 8009d5e:	f108 0801 	add.w	r8, r8, #1
 8009d62:	68e3      	ldr	r3, [r4, #12]
 8009d64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d66:	1a5b      	subs	r3, r3, r1
 8009d68:	4543      	cmp	r3, r8
 8009d6a:	dcf0      	bgt.n	8009d4e <_printf_float+0x42a>
 8009d6c:	e6fc      	b.n	8009b68 <_printf_float+0x244>
 8009d6e:	f04f 0800 	mov.w	r8, #0
 8009d72:	f104 0919 	add.w	r9, r4, #25
 8009d76:	e7f4      	b.n	8009d62 <_printf_float+0x43e>

08009d78 <_printf_common>:
 8009d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d7c:	4616      	mov	r6, r2
 8009d7e:	4698      	mov	r8, r3
 8009d80:	688a      	ldr	r2, [r1, #8]
 8009d82:	690b      	ldr	r3, [r1, #16]
 8009d84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	bfb8      	it	lt
 8009d8c:	4613      	movlt	r3, r2
 8009d8e:	6033      	str	r3, [r6, #0]
 8009d90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d94:	4607      	mov	r7, r0
 8009d96:	460c      	mov	r4, r1
 8009d98:	b10a      	cbz	r2, 8009d9e <_printf_common+0x26>
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	6033      	str	r3, [r6, #0]
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	0699      	lsls	r1, r3, #26
 8009da2:	bf42      	ittt	mi
 8009da4:	6833      	ldrmi	r3, [r6, #0]
 8009da6:	3302      	addmi	r3, #2
 8009da8:	6033      	strmi	r3, [r6, #0]
 8009daa:	6825      	ldr	r5, [r4, #0]
 8009dac:	f015 0506 	ands.w	r5, r5, #6
 8009db0:	d106      	bne.n	8009dc0 <_printf_common+0x48>
 8009db2:	f104 0a19 	add.w	sl, r4, #25
 8009db6:	68e3      	ldr	r3, [r4, #12]
 8009db8:	6832      	ldr	r2, [r6, #0]
 8009dba:	1a9b      	subs	r3, r3, r2
 8009dbc:	42ab      	cmp	r3, r5
 8009dbe:	dc26      	bgt.n	8009e0e <_printf_common+0x96>
 8009dc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009dc4:	6822      	ldr	r2, [r4, #0]
 8009dc6:	3b00      	subs	r3, #0
 8009dc8:	bf18      	it	ne
 8009dca:	2301      	movne	r3, #1
 8009dcc:	0692      	lsls	r2, r2, #26
 8009dce:	d42b      	bmi.n	8009e28 <_printf_common+0xb0>
 8009dd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009dd4:	4641      	mov	r1, r8
 8009dd6:	4638      	mov	r0, r7
 8009dd8:	47c8      	blx	r9
 8009dda:	3001      	adds	r0, #1
 8009ddc:	d01e      	beq.n	8009e1c <_printf_common+0xa4>
 8009dde:	6823      	ldr	r3, [r4, #0]
 8009de0:	6922      	ldr	r2, [r4, #16]
 8009de2:	f003 0306 	and.w	r3, r3, #6
 8009de6:	2b04      	cmp	r3, #4
 8009de8:	bf02      	ittt	eq
 8009dea:	68e5      	ldreq	r5, [r4, #12]
 8009dec:	6833      	ldreq	r3, [r6, #0]
 8009dee:	1aed      	subeq	r5, r5, r3
 8009df0:	68a3      	ldr	r3, [r4, #8]
 8009df2:	bf0c      	ite	eq
 8009df4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009df8:	2500      	movne	r5, #0
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	bfc4      	itt	gt
 8009dfe:	1a9b      	subgt	r3, r3, r2
 8009e00:	18ed      	addgt	r5, r5, r3
 8009e02:	2600      	movs	r6, #0
 8009e04:	341a      	adds	r4, #26
 8009e06:	42b5      	cmp	r5, r6
 8009e08:	d11a      	bne.n	8009e40 <_printf_common+0xc8>
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	e008      	b.n	8009e20 <_printf_common+0xa8>
 8009e0e:	2301      	movs	r3, #1
 8009e10:	4652      	mov	r2, sl
 8009e12:	4641      	mov	r1, r8
 8009e14:	4638      	mov	r0, r7
 8009e16:	47c8      	blx	r9
 8009e18:	3001      	adds	r0, #1
 8009e1a:	d103      	bne.n	8009e24 <_printf_common+0xac>
 8009e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e24:	3501      	adds	r5, #1
 8009e26:	e7c6      	b.n	8009db6 <_printf_common+0x3e>
 8009e28:	18e1      	adds	r1, r4, r3
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	2030      	movs	r0, #48	@ 0x30
 8009e2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e32:	4422      	add	r2, r4
 8009e34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e3c:	3302      	adds	r3, #2
 8009e3e:	e7c7      	b.n	8009dd0 <_printf_common+0x58>
 8009e40:	2301      	movs	r3, #1
 8009e42:	4622      	mov	r2, r4
 8009e44:	4641      	mov	r1, r8
 8009e46:	4638      	mov	r0, r7
 8009e48:	47c8      	blx	r9
 8009e4a:	3001      	adds	r0, #1
 8009e4c:	d0e6      	beq.n	8009e1c <_printf_common+0xa4>
 8009e4e:	3601      	adds	r6, #1
 8009e50:	e7d9      	b.n	8009e06 <_printf_common+0x8e>
	...

08009e54 <_printf_i>:
 8009e54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e58:	7e0f      	ldrb	r7, [r1, #24]
 8009e5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e5c:	2f78      	cmp	r7, #120	@ 0x78
 8009e5e:	4691      	mov	r9, r2
 8009e60:	4680      	mov	r8, r0
 8009e62:	460c      	mov	r4, r1
 8009e64:	469a      	mov	sl, r3
 8009e66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e6a:	d807      	bhi.n	8009e7c <_printf_i+0x28>
 8009e6c:	2f62      	cmp	r7, #98	@ 0x62
 8009e6e:	d80a      	bhi.n	8009e86 <_printf_i+0x32>
 8009e70:	2f00      	cmp	r7, #0
 8009e72:	f000 80d1 	beq.w	800a018 <_printf_i+0x1c4>
 8009e76:	2f58      	cmp	r7, #88	@ 0x58
 8009e78:	f000 80b8 	beq.w	8009fec <_printf_i+0x198>
 8009e7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e84:	e03a      	b.n	8009efc <_printf_i+0xa8>
 8009e86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e8a:	2b15      	cmp	r3, #21
 8009e8c:	d8f6      	bhi.n	8009e7c <_printf_i+0x28>
 8009e8e:	a101      	add	r1, pc, #4	@ (adr r1, 8009e94 <_printf_i+0x40>)
 8009e90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e94:	08009eed 	.word	0x08009eed
 8009e98:	08009f01 	.word	0x08009f01
 8009e9c:	08009e7d 	.word	0x08009e7d
 8009ea0:	08009e7d 	.word	0x08009e7d
 8009ea4:	08009e7d 	.word	0x08009e7d
 8009ea8:	08009e7d 	.word	0x08009e7d
 8009eac:	08009f01 	.word	0x08009f01
 8009eb0:	08009e7d 	.word	0x08009e7d
 8009eb4:	08009e7d 	.word	0x08009e7d
 8009eb8:	08009e7d 	.word	0x08009e7d
 8009ebc:	08009e7d 	.word	0x08009e7d
 8009ec0:	08009fff 	.word	0x08009fff
 8009ec4:	08009f2b 	.word	0x08009f2b
 8009ec8:	08009fb9 	.word	0x08009fb9
 8009ecc:	08009e7d 	.word	0x08009e7d
 8009ed0:	08009e7d 	.word	0x08009e7d
 8009ed4:	0800a021 	.word	0x0800a021
 8009ed8:	08009e7d 	.word	0x08009e7d
 8009edc:	08009f2b 	.word	0x08009f2b
 8009ee0:	08009e7d 	.word	0x08009e7d
 8009ee4:	08009e7d 	.word	0x08009e7d
 8009ee8:	08009fc1 	.word	0x08009fc1
 8009eec:	6833      	ldr	r3, [r6, #0]
 8009eee:	1d1a      	adds	r2, r3, #4
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	6032      	str	r2, [r6, #0]
 8009ef4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ef8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009efc:	2301      	movs	r3, #1
 8009efe:	e09c      	b.n	800a03a <_printf_i+0x1e6>
 8009f00:	6833      	ldr	r3, [r6, #0]
 8009f02:	6820      	ldr	r0, [r4, #0]
 8009f04:	1d19      	adds	r1, r3, #4
 8009f06:	6031      	str	r1, [r6, #0]
 8009f08:	0606      	lsls	r6, r0, #24
 8009f0a:	d501      	bpl.n	8009f10 <_printf_i+0xbc>
 8009f0c:	681d      	ldr	r5, [r3, #0]
 8009f0e:	e003      	b.n	8009f18 <_printf_i+0xc4>
 8009f10:	0645      	lsls	r5, r0, #25
 8009f12:	d5fb      	bpl.n	8009f0c <_printf_i+0xb8>
 8009f14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f18:	2d00      	cmp	r5, #0
 8009f1a:	da03      	bge.n	8009f24 <_printf_i+0xd0>
 8009f1c:	232d      	movs	r3, #45	@ 0x2d
 8009f1e:	426d      	negs	r5, r5
 8009f20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f24:	4858      	ldr	r0, [pc, #352]	@ (800a088 <_printf_i+0x234>)
 8009f26:	230a      	movs	r3, #10
 8009f28:	e011      	b.n	8009f4e <_printf_i+0xfa>
 8009f2a:	6821      	ldr	r1, [r4, #0]
 8009f2c:	6833      	ldr	r3, [r6, #0]
 8009f2e:	0608      	lsls	r0, r1, #24
 8009f30:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f34:	d402      	bmi.n	8009f3c <_printf_i+0xe8>
 8009f36:	0649      	lsls	r1, r1, #25
 8009f38:	bf48      	it	mi
 8009f3a:	b2ad      	uxthmi	r5, r5
 8009f3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f3e:	4852      	ldr	r0, [pc, #328]	@ (800a088 <_printf_i+0x234>)
 8009f40:	6033      	str	r3, [r6, #0]
 8009f42:	bf14      	ite	ne
 8009f44:	230a      	movne	r3, #10
 8009f46:	2308      	moveq	r3, #8
 8009f48:	2100      	movs	r1, #0
 8009f4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f4e:	6866      	ldr	r6, [r4, #4]
 8009f50:	60a6      	str	r6, [r4, #8]
 8009f52:	2e00      	cmp	r6, #0
 8009f54:	db05      	blt.n	8009f62 <_printf_i+0x10e>
 8009f56:	6821      	ldr	r1, [r4, #0]
 8009f58:	432e      	orrs	r6, r5
 8009f5a:	f021 0104 	bic.w	r1, r1, #4
 8009f5e:	6021      	str	r1, [r4, #0]
 8009f60:	d04b      	beq.n	8009ffa <_printf_i+0x1a6>
 8009f62:	4616      	mov	r6, r2
 8009f64:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f68:	fb03 5711 	mls	r7, r3, r1, r5
 8009f6c:	5dc7      	ldrb	r7, [r0, r7]
 8009f6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f72:	462f      	mov	r7, r5
 8009f74:	42bb      	cmp	r3, r7
 8009f76:	460d      	mov	r5, r1
 8009f78:	d9f4      	bls.n	8009f64 <_printf_i+0x110>
 8009f7a:	2b08      	cmp	r3, #8
 8009f7c:	d10b      	bne.n	8009f96 <_printf_i+0x142>
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	07df      	lsls	r7, r3, #31
 8009f82:	d508      	bpl.n	8009f96 <_printf_i+0x142>
 8009f84:	6923      	ldr	r3, [r4, #16]
 8009f86:	6861      	ldr	r1, [r4, #4]
 8009f88:	4299      	cmp	r1, r3
 8009f8a:	bfde      	ittt	le
 8009f8c:	2330      	movle	r3, #48	@ 0x30
 8009f8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f96:	1b92      	subs	r2, r2, r6
 8009f98:	6122      	str	r2, [r4, #16]
 8009f9a:	f8cd a000 	str.w	sl, [sp]
 8009f9e:	464b      	mov	r3, r9
 8009fa0:	aa03      	add	r2, sp, #12
 8009fa2:	4621      	mov	r1, r4
 8009fa4:	4640      	mov	r0, r8
 8009fa6:	f7ff fee7 	bl	8009d78 <_printf_common>
 8009faa:	3001      	adds	r0, #1
 8009fac:	d14a      	bne.n	800a044 <_printf_i+0x1f0>
 8009fae:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb2:	b004      	add	sp, #16
 8009fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fb8:	6823      	ldr	r3, [r4, #0]
 8009fba:	f043 0320 	orr.w	r3, r3, #32
 8009fbe:	6023      	str	r3, [r4, #0]
 8009fc0:	4832      	ldr	r0, [pc, #200]	@ (800a08c <_printf_i+0x238>)
 8009fc2:	2778      	movs	r7, #120	@ 0x78
 8009fc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fc8:	6823      	ldr	r3, [r4, #0]
 8009fca:	6831      	ldr	r1, [r6, #0]
 8009fcc:	061f      	lsls	r7, r3, #24
 8009fce:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fd2:	d402      	bmi.n	8009fda <_printf_i+0x186>
 8009fd4:	065f      	lsls	r7, r3, #25
 8009fd6:	bf48      	it	mi
 8009fd8:	b2ad      	uxthmi	r5, r5
 8009fda:	6031      	str	r1, [r6, #0]
 8009fdc:	07d9      	lsls	r1, r3, #31
 8009fde:	bf44      	itt	mi
 8009fe0:	f043 0320 	orrmi.w	r3, r3, #32
 8009fe4:	6023      	strmi	r3, [r4, #0]
 8009fe6:	b11d      	cbz	r5, 8009ff0 <_printf_i+0x19c>
 8009fe8:	2310      	movs	r3, #16
 8009fea:	e7ad      	b.n	8009f48 <_printf_i+0xf4>
 8009fec:	4826      	ldr	r0, [pc, #152]	@ (800a088 <_printf_i+0x234>)
 8009fee:	e7e9      	b.n	8009fc4 <_printf_i+0x170>
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	f023 0320 	bic.w	r3, r3, #32
 8009ff6:	6023      	str	r3, [r4, #0]
 8009ff8:	e7f6      	b.n	8009fe8 <_printf_i+0x194>
 8009ffa:	4616      	mov	r6, r2
 8009ffc:	e7bd      	b.n	8009f7a <_printf_i+0x126>
 8009ffe:	6833      	ldr	r3, [r6, #0]
 800a000:	6825      	ldr	r5, [r4, #0]
 800a002:	6961      	ldr	r1, [r4, #20]
 800a004:	1d18      	adds	r0, r3, #4
 800a006:	6030      	str	r0, [r6, #0]
 800a008:	062e      	lsls	r6, r5, #24
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	d501      	bpl.n	800a012 <_printf_i+0x1be>
 800a00e:	6019      	str	r1, [r3, #0]
 800a010:	e002      	b.n	800a018 <_printf_i+0x1c4>
 800a012:	0668      	lsls	r0, r5, #25
 800a014:	d5fb      	bpl.n	800a00e <_printf_i+0x1ba>
 800a016:	8019      	strh	r1, [r3, #0]
 800a018:	2300      	movs	r3, #0
 800a01a:	6123      	str	r3, [r4, #16]
 800a01c:	4616      	mov	r6, r2
 800a01e:	e7bc      	b.n	8009f9a <_printf_i+0x146>
 800a020:	6833      	ldr	r3, [r6, #0]
 800a022:	1d1a      	adds	r2, r3, #4
 800a024:	6032      	str	r2, [r6, #0]
 800a026:	681e      	ldr	r6, [r3, #0]
 800a028:	6862      	ldr	r2, [r4, #4]
 800a02a:	2100      	movs	r1, #0
 800a02c:	4630      	mov	r0, r6
 800a02e:	f7f6 f8ef 	bl	8000210 <memchr>
 800a032:	b108      	cbz	r0, 800a038 <_printf_i+0x1e4>
 800a034:	1b80      	subs	r0, r0, r6
 800a036:	6060      	str	r0, [r4, #4]
 800a038:	6863      	ldr	r3, [r4, #4]
 800a03a:	6123      	str	r3, [r4, #16]
 800a03c:	2300      	movs	r3, #0
 800a03e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a042:	e7aa      	b.n	8009f9a <_printf_i+0x146>
 800a044:	6923      	ldr	r3, [r4, #16]
 800a046:	4632      	mov	r2, r6
 800a048:	4649      	mov	r1, r9
 800a04a:	4640      	mov	r0, r8
 800a04c:	47d0      	blx	sl
 800a04e:	3001      	adds	r0, #1
 800a050:	d0ad      	beq.n	8009fae <_printf_i+0x15a>
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	079b      	lsls	r3, r3, #30
 800a056:	d413      	bmi.n	800a080 <_printf_i+0x22c>
 800a058:	68e0      	ldr	r0, [r4, #12]
 800a05a:	9b03      	ldr	r3, [sp, #12]
 800a05c:	4298      	cmp	r0, r3
 800a05e:	bfb8      	it	lt
 800a060:	4618      	movlt	r0, r3
 800a062:	e7a6      	b.n	8009fb2 <_printf_i+0x15e>
 800a064:	2301      	movs	r3, #1
 800a066:	4632      	mov	r2, r6
 800a068:	4649      	mov	r1, r9
 800a06a:	4640      	mov	r0, r8
 800a06c:	47d0      	blx	sl
 800a06e:	3001      	adds	r0, #1
 800a070:	d09d      	beq.n	8009fae <_printf_i+0x15a>
 800a072:	3501      	adds	r5, #1
 800a074:	68e3      	ldr	r3, [r4, #12]
 800a076:	9903      	ldr	r1, [sp, #12]
 800a078:	1a5b      	subs	r3, r3, r1
 800a07a:	42ab      	cmp	r3, r5
 800a07c:	dcf2      	bgt.n	800a064 <_printf_i+0x210>
 800a07e:	e7eb      	b.n	800a058 <_printf_i+0x204>
 800a080:	2500      	movs	r5, #0
 800a082:	f104 0619 	add.w	r6, r4, #25
 800a086:	e7f5      	b.n	800a074 <_printf_i+0x220>
 800a088:	0800e17e 	.word	0x0800e17e
 800a08c:	0800e18f 	.word	0x0800e18f

0800a090 <_scanf_float>:
 800a090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a094:	b087      	sub	sp, #28
 800a096:	4691      	mov	r9, r2
 800a098:	9303      	str	r3, [sp, #12]
 800a09a:	688b      	ldr	r3, [r1, #8]
 800a09c:	1e5a      	subs	r2, r3, #1
 800a09e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a0a2:	bf81      	itttt	hi
 800a0a4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a0a8:	eb03 0b05 	addhi.w	fp, r3, r5
 800a0ac:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a0b0:	608b      	strhi	r3, [r1, #8]
 800a0b2:	680b      	ldr	r3, [r1, #0]
 800a0b4:	460a      	mov	r2, r1
 800a0b6:	f04f 0500 	mov.w	r5, #0
 800a0ba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a0be:	f842 3b1c 	str.w	r3, [r2], #28
 800a0c2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a0c6:	4680      	mov	r8, r0
 800a0c8:	460c      	mov	r4, r1
 800a0ca:	bf98      	it	ls
 800a0cc:	f04f 0b00 	movls.w	fp, #0
 800a0d0:	9201      	str	r2, [sp, #4]
 800a0d2:	4616      	mov	r6, r2
 800a0d4:	46aa      	mov	sl, r5
 800a0d6:	462f      	mov	r7, r5
 800a0d8:	9502      	str	r5, [sp, #8]
 800a0da:	68a2      	ldr	r2, [r4, #8]
 800a0dc:	b15a      	cbz	r2, 800a0f6 <_scanf_float+0x66>
 800a0de:	f8d9 3000 	ldr.w	r3, [r9]
 800a0e2:	781b      	ldrb	r3, [r3, #0]
 800a0e4:	2b4e      	cmp	r3, #78	@ 0x4e
 800a0e6:	d863      	bhi.n	800a1b0 <_scanf_float+0x120>
 800a0e8:	2b40      	cmp	r3, #64	@ 0x40
 800a0ea:	d83b      	bhi.n	800a164 <_scanf_float+0xd4>
 800a0ec:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a0f0:	b2c8      	uxtb	r0, r1
 800a0f2:	280e      	cmp	r0, #14
 800a0f4:	d939      	bls.n	800a16a <_scanf_float+0xda>
 800a0f6:	b11f      	cbz	r7, 800a100 <_scanf_float+0x70>
 800a0f8:	6823      	ldr	r3, [r4, #0]
 800a0fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0fe:	6023      	str	r3, [r4, #0]
 800a100:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a104:	f1ba 0f01 	cmp.w	sl, #1
 800a108:	f200 8114 	bhi.w	800a334 <_scanf_float+0x2a4>
 800a10c:	9b01      	ldr	r3, [sp, #4]
 800a10e:	429e      	cmp	r6, r3
 800a110:	f200 8105 	bhi.w	800a31e <_scanf_float+0x28e>
 800a114:	2001      	movs	r0, #1
 800a116:	b007      	add	sp, #28
 800a118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a120:	2a0d      	cmp	r2, #13
 800a122:	d8e8      	bhi.n	800a0f6 <_scanf_float+0x66>
 800a124:	a101      	add	r1, pc, #4	@ (adr r1, 800a12c <_scanf_float+0x9c>)
 800a126:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a12a:	bf00      	nop
 800a12c:	0800a275 	.word	0x0800a275
 800a130:	0800a0f7 	.word	0x0800a0f7
 800a134:	0800a0f7 	.word	0x0800a0f7
 800a138:	0800a0f7 	.word	0x0800a0f7
 800a13c:	0800a2d1 	.word	0x0800a2d1
 800a140:	0800a2ab 	.word	0x0800a2ab
 800a144:	0800a0f7 	.word	0x0800a0f7
 800a148:	0800a0f7 	.word	0x0800a0f7
 800a14c:	0800a283 	.word	0x0800a283
 800a150:	0800a0f7 	.word	0x0800a0f7
 800a154:	0800a0f7 	.word	0x0800a0f7
 800a158:	0800a0f7 	.word	0x0800a0f7
 800a15c:	0800a0f7 	.word	0x0800a0f7
 800a160:	0800a23f 	.word	0x0800a23f
 800a164:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a168:	e7da      	b.n	800a120 <_scanf_float+0x90>
 800a16a:	290e      	cmp	r1, #14
 800a16c:	d8c3      	bhi.n	800a0f6 <_scanf_float+0x66>
 800a16e:	a001      	add	r0, pc, #4	@ (adr r0, 800a174 <_scanf_float+0xe4>)
 800a170:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a174:	0800a22f 	.word	0x0800a22f
 800a178:	0800a0f7 	.word	0x0800a0f7
 800a17c:	0800a22f 	.word	0x0800a22f
 800a180:	0800a2bf 	.word	0x0800a2bf
 800a184:	0800a0f7 	.word	0x0800a0f7
 800a188:	0800a1d1 	.word	0x0800a1d1
 800a18c:	0800a215 	.word	0x0800a215
 800a190:	0800a215 	.word	0x0800a215
 800a194:	0800a215 	.word	0x0800a215
 800a198:	0800a215 	.word	0x0800a215
 800a19c:	0800a215 	.word	0x0800a215
 800a1a0:	0800a215 	.word	0x0800a215
 800a1a4:	0800a215 	.word	0x0800a215
 800a1a8:	0800a215 	.word	0x0800a215
 800a1ac:	0800a215 	.word	0x0800a215
 800a1b0:	2b6e      	cmp	r3, #110	@ 0x6e
 800a1b2:	d809      	bhi.n	800a1c8 <_scanf_float+0x138>
 800a1b4:	2b60      	cmp	r3, #96	@ 0x60
 800a1b6:	d8b1      	bhi.n	800a11c <_scanf_float+0x8c>
 800a1b8:	2b54      	cmp	r3, #84	@ 0x54
 800a1ba:	d07b      	beq.n	800a2b4 <_scanf_float+0x224>
 800a1bc:	2b59      	cmp	r3, #89	@ 0x59
 800a1be:	d19a      	bne.n	800a0f6 <_scanf_float+0x66>
 800a1c0:	2d07      	cmp	r5, #7
 800a1c2:	d198      	bne.n	800a0f6 <_scanf_float+0x66>
 800a1c4:	2508      	movs	r5, #8
 800a1c6:	e02f      	b.n	800a228 <_scanf_float+0x198>
 800a1c8:	2b74      	cmp	r3, #116	@ 0x74
 800a1ca:	d073      	beq.n	800a2b4 <_scanf_float+0x224>
 800a1cc:	2b79      	cmp	r3, #121	@ 0x79
 800a1ce:	e7f6      	b.n	800a1be <_scanf_float+0x12e>
 800a1d0:	6821      	ldr	r1, [r4, #0]
 800a1d2:	05c8      	lsls	r0, r1, #23
 800a1d4:	d51e      	bpl.n	800a214 <_scanf_float+0x184>
 800a1d6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a1da:	6021      	str	r1, [r4, #0]
 800a1dc:	3701      	adds	r7, #1
 800a1de:	f1bb 0f00 	cmp.w	fp, #0
 800a1e2:	d003      	beq.n	800a1ec <_scanf_float+0x15c>
 800a1e4:	3201      	adds	r2, #1
 800a1e6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a1ea:	60a2      	str	r2, [r4, #8]
 800a1ec:	68a3      	ldr	r3, [r4, #8]
 800a1ee:	3b01      	subs	r3, #1
 800a1f0:	60a3      	str	r3, [r4, #8]
 800a1f2:	6923      	ldr	r3, [r4, #16]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	6123      	str	r3, [r4, #16]
 800a1f8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a1fc:	3b01      	subs	r3, #1
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	f8c9 3004 	str.w	r3, [r9, #4]
 800a204:	f340 8082 	ble.w	800a30c <_scanf_float+0x27c>
 800a208:	f8d9 3000 	ldr.w	r3, [r9]
 800a20c:	3301      	adds	r3, #1
 800a20e:	f8c9 3000 	str.w	r3, [r9]
 800a212:	e762      	b.n	800a0da <_scanf_float+0x4a>
 800a214:	eb1a 0105 	adds.w	r1, sl, r5
 800a218:	f47f af6d 	bne.w	800a0f6 <_scanf_float+0x66>
 800a21c:	6822      	ldr	r2, [r4, #0]
 800a21e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a222:	6022      	str	r2, [r4, #0]
 800a224:	460d      	mov	r5, r1
 800a226:	468a      	mov	sl, r1
 800a228:	f806 3b01 	strb.w	r3, [r6], #1
 800a22c:	e7de      	b.n	800a1ec <_scanf_float+0x15c>
 800a22e:	6822      	ldr	r2, [r4, #0]
 800a230:	0610      	lsls	r0, r2, #24
 800a232:	f57f af60 	bpl.w	800a0f6 <_scanf_float+0x66>
 800a236:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a23a:	6022      	str	r2, [r4, #0]
 800a23c:	e7f4      	b.n	800a228 <_scanf_float+0x198>
 800a23e:	f1ba 0f00 	cmp.w	sl, #0
 800a242:	d10c      	bne.n	800a25e <_scanf_float+0x1ce>
 800a244:	b977      	cbnz	r7, 800a264 <_scanf_float+0x1d4>
 800a246:	6822      	ldr	r2, [r4, #0]
 800a248:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a24c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a250:	d108      	bne.n	800a264 <_scanf_float+0x1d4>
 800a252:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a256:	6022      	str	r2, [r4, #0]
 800a258:	f04f 0a01 	mov.w	sl, #1
 800a25c:	e7e4      	b.n	800a228 <_scanf_float+0x198>
 800a25e:	f1ba 0f02 	cmp.w	sl, #2
 800a262:	d050      	beq.n	800a306 <_scanf_float+0x276>
 800a264:	2d01      	cmp	r5, #1
 800a266:	d002      	beq.n	800a26e <_scanf_float+0x1de>
 800a268:	2d04      	cmp	r5, #4
 800a26a:	f47f af44 	bne.w	800a0f6 <_scanf_float+0x66>
 800a26e:	3501      	adds	r5, #1
 800a270:	b2ed      	uxtb	r5, r5
 800a272:	e7d9      	b.n	800a228 <_scanf_float+0x198>
 800a274:	f1ba 0f01 	cmp.w	sl, #1
 800a278:	f47f af3d 	bne.w	800a0f6 <_scanf_float+0x66>
 800a27c:	f04f 0a02 	mov.w	sl, #2
 800a280:	e7d2      	b.n	800a228 <_scanf_float+0x198>
 800a282:	b975      	cbnz	r5, 800a2a2 <_scanf_float+0x212>
 800a284:	2f00      	cmp	r7, #0
 800a286:	f47f af37 	bne.w	800a0f8 <_scanf_float+0x68>
 800a28a:	6822      	ldr	r2, [r4, #0]
 800a28c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a290:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a294:	f040 8103 	bne.w	800a49e <_scanf_float+0x40e>
 800a298:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a29c:	6022      	str	r2, [r4, #0]
 800a29e:	2501      	movs	r5, #1
 800a2a0:	e7c2      	b.n	800a228 <_scanf_float+0x198>
 800a2a2:	2d03      	cmp	r5, #3
 800a2a4:	d0e3      	beq.n	800a26e <_scanf_float+0x1de>
 800a2a6:	2d05      	cmp	r5, #5
 800a2a8:	e7df      	b.n	800a26a <_scanf_float+0x1da>
 800a2aa:	2d02      	cmp	r5, #2
 800a2ac:	f47f af23 	bne.w	800a0f6 <_scanf_float+0x66>
 800a2b0:	2503      	movs	r5, #3
 800a2b2:	e7b9      	b.n	800a228 <_scanf_float+0x198>
 800a2b4:	2d06      	cmp	r5, #6
 800a2b6:	f47f af1e 	bne.w	800a0f6 <_scanf_float+0x66>
 800a2ba:	2507      	movs	r5, #7
 800a2bc:	e7b4      	b.n	800a228 <_scanf_float+0x198>
 800a2be:	6822      	ldr	r2, [r4, #0]
 800a2c0:	0591      	lsls	r1, r2, #22
 800a2c2:	f57f af18 	bpl.w	800a0f6 <_scanf_float+0x66>
 800a2c6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a2ca:	6022      	str	r2, [r4, #0]
 800a2cc:	9702      	str	r7, [sp, #8]
 800a2ce:	e7ab      	b.n	800a228 <_scanf_float+0x198>
 800a2d0:	6822      	ldr	r2, [r4, #0]
 800a2d2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a2d6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a2da:	d005      	beq.n	800a2e8 <_scanf_float+0x258>
 800a2dc:	0550      	lsls	r0, r2, #21
 800a2de:	f57f af0a 	bpl.w	800a0f6 <_scanf_float+0x66>
 800a2e2:	2f00      	cmp	r7, #0
 800a2e4:	f000 80db 	beq.w	800a49e <_scanf_float+0x40e>
 800a2e8:	0591      	lsls	r1, r2, #22
 800a2ea:	bf58      	it	pl
 800a2ec:	9902      	ldrpl	r1, [sp, #8]
 800a2ee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a2f2:	bf58      	it	pl
 800a2f4:	1a79      	subpl	r1, r7, r1
 800a2f6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a2fa:	bf58      	it	pl
 800a2fc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a300:	6022      	str	r2, [r4, #0]
 800a302:	2700      	movs	r7, #0
 800a304:	e790      	b.n	800a228 <_scanf_float+0x198>
 800a306:	f04f 0a03 	mov.w	sl, #3
 800a30a:	e78d      	b.n	800a228 <_scanf_float+0x198>
 800a30c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a310:	4649      	mov	r1, r9
 800a312:	4640      	mov	r0, r8
 800a314:	4798      	blx	r3
 800a316:	2800      	cmp	r0, #0
 800a318:	f43f aedf 	beq.w	800a0da <_scanf_float+0x4a>
 800a31c:	e6eb      	b.n	800a0f6 <_scanf_float+0x66>
 800a31e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a322:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a326:	464a      	mov	r2, r9
 800a328:	4640      	mov	r0, r8
 800a32a:	4798      	blx	r3
 800a32c:	6923      	ldr	r3, [r4, #16]
 800a32e:	3b01      	subs	r3, #1
 800a330:	6123      	str	r3, [r4, #16]
 800a332:	e6eb      	b.n	800a10c <_scanf_float+0x7c>
 800a334:	1e6b      	subs	r3, r5, #1
 800a336:	2b06      	cmp	r3, #6
 800a338:	d824      	bhi.n	800a384 <_scanf_float+0x2f4>
 800a33a:	2d02      	cmp	r5, #2
 800a33c:	d836      	bhi.n	800a3ac <_scanf_float+0x31c>
 800a33e:	9b01      	ldr	r3, [sp, #4]
 800a340:	429e      	cmp	r6, r3
 800a342:	f67f aee7 	bls.w	800a114 <_scanf_float+0x84>
 800a346:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a34a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a34e:	464a      	mov	r2, r9
 800a350:	4640      	mov	r0, r8
 800a352:	4798      	blx	r3
 800a354:	6923      	ldr	r3, [r4, #16]
 800a356:	3b01      	subs	r3, #1
 800a358:	6123      	str	r3, [r4, #16]
 800a35a:	e7f0      	b.n	800a33e <_scanf_float+0x2ae>
 800a35c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a360:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a364:	464a      	mov	r2, r9
 800a366:	4640      	mov	r0, r8
 800a368:	4798      	blx	r3
 800a36a:	6923      	ldr	r3, [r4, #16]
 800a36c:	3b01      	subs	r3, #1
 800a36e:	6123      	str	r3, [r4, #16]
 800a370:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a374:	fa5f fa8a 	uxtb.w	sl, sl
 800a378:	f1ba 0f02 	cmp.w	sl, #2
 800a37c:	d1ee      	bne.n	800a35c <_scanf_float+0x2cc>
 800a37e:	3d03      	subs	r5, #3
 800a380:	b2ed      	uxtb	r5, r5
 800a382:	1b76      	subs	r6, r6, r5
 800a384:	6823      	ldr	r3, [r4, #0]
 800a386:	05da      	lsls	r2, r3, #23
 800a388:	d530      	bpl.n	800a3ec <_scanf_float+0x35c>
 800a38a:	055b      	lsls	r3, r3, #21
 800a38c:	d511      	bpl.n	800a3b2 <_scanf_float+0x322>
 800a38e:	9b01      	ldr	r3, [sp, #4]
 800a390:	429e      	cmp	r6, r3
 800a392:	f67f aebf 	bls.w	800a114 <_scanf_float+0x84>
 800a396:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a39a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a39e:	464a      	mov	r2, r9
 800a3a0:	4640      	mov	r0, r8
 800a3a2:	4798      	blx	r3
 800a3a4:	6923      	ldr	r3, [r4, #16]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	6123      	str	r3, [r4, #16]
 800a3aa:	e7f0      	b.n	800a38e <_scanf_float+0x2fe>
 800a3ac:	46aa      	mov	sl, r5
 800a3ae:	46b3      	mov	fp, r6
 800a3b0:	e7de      	b.n	800a370 <_scanf_float+0x2e0>
 800a3b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a3b6:	6923      	ldr	r3, [r4, #16]
 800a3b8:	2965      	cmp	r1, #101	@ 0x65
 800a3ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800a3be:	f106 35ff 	add.w	r5, r6, #4294967295
 800a3c2:	6123      	str	r3, [r4, #16]
 800a3c4:	d00c      	beq.n	800a3e0 <_scanf_float+0x350>
 800a3c6:	2945      	cmp	r1, #69	@ 0x45
 800a3c8:	d00a      	beq.n	800a3e0 <_scanf_float+0x350>
 800a3ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a3ce:	464a      	mov	r2, r9
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	4798      	blx	r3
 800a3d4:	6923      	ldr	r3, [r4, #16]
 800a3d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	1eb5      	subs	r5, r6, #2
 800a3de:	6123      	str	r3, [r4, #16]
 800a3e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a3e4:	464a      	mov	r2, r9
 800a3e6:	4640      	mov	r0, r8
 800a3e8:	4798      	blx	r3
 800a3ea:	462e      	mov	r6, r5
 800a3ec:	6822      	ldr	r2, [r4, #0]
 800a3ee:	f012 0210 	ands.w	r2, r2, #16
 800a3f2:	d001      	beq.n	800a3f8 <_scanf_float+0x368>
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	e68e      	b.n	800a116 <_scanf_float+0x86>
 800a3f8:	7032      	strb	r2, [r6, #0]
 800a3fa:	6823      	ldr	r3, [r4, #0]
 800a3fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a400:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a404:	d125      	bne.n	800a452 <_scanf_float+0x3c2>
 800a406:	9b02      	ldr	r3, [sp, #8]
 800a408:	429f      	cmp	r7, r3
 800a40a:	d00a      	beq.n	800a422 <_scanf_float+0x392>
 800a40c:	1bda      	subs	r2, r3, r7
 800a40e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a412:	429e      	cmp	r6, r3
 800a414:	bf28      	it	cs
 800a416:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a41a:	4922      	ldr	r1, [pc, #136]	@ (800a4a4 <_scanf_float+0x414>)
 800a41c:	4630      	mov	r0, r6
 800a41e:	f000 f93d 	bl	800a69c <siprintf>
 800a422:	9901      	ldr	r1, [sp, #4]
 800a424:	2200      	movs	r2, #0
 800a426:	4640      	mov	r0, r8
 800a428:	f002 fc32 	bl	800cc90 <_strtod_r>
 800a42c:	9b03      	ldr	r3, [sp, #12]
 800a42e:	6821      	ldr	r1, [r4, #0]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f011 0f02 	tst.w	r1, #2
 800a436:	ec57 6b10 	vmov	r6, r7, d0
 800a43a:	f103 0204 	add.w	r2, r3, #4
 800a43e:	d015      	beq.n	800a46c <_scanf_float+0x3dc>
 800a440:	9903      	ldr	r1, [sp, #12]
 800a442:	600a      	str	r2, [r1, #0]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	e9c3 6700 	strd	r6, r7, [r3]
 800a44a:	68e3      	ldr	r3, [r4, #12]
 800a44c:	3301      	adds	r3, #1
 800a44e:	60e3      	str	r3, [r4, #12]
 800a450:	e7d0      	b.n	800a3f4 <_scanf_float+0x364>
 800a452:	9b04      	ldr	r3, [sp, #16]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d0e4      	beq.n	800a422 <_scanf_float+0x392>
 800a458:	9905      	ldr	r1, [sp, #20]
 800a45a:	230a      	movs	r3, #10
 800a45c:	3101      	adds	r1, #1
 800a45e:	4640      	mov	r0, r8
 800a460:	f002 fc96 	bl	800cd90 <_strtol_r>
 800a464:	9b04      	ldr	r3, [sp, #16]
 800a466:	9e05      	ldr	r6, [sp, #20]
 800a468:	1ac2      	subs	r2, r0, r3
 800a46a:	e7d0      	b.n	800a40e <_scanf_float+0x37e>
 800a46c:	f011 0f04 	tst.w	r1, #4
 800a470:	9903      	ldr	r1, [sp, #12]
 800a472:	600a      	str	r2, [r1, #0]
 800a474:	d1e6      	bne.n	800a444 <_scanf_float+0x3b4>
 800a476:	681d      	ldr	r5, [r3, #0]
 800a478:	4632      	mov	r2, r6
 800a47a:	463b      	mov	r3, r7
 800a47c:	4630      	mov	r0, r6
 800a47e:	4639      	mov	r1, r7
 800a480:	f7f6 fb74 	bl	8000b6c <__aeabi_dcmpun>
 800a484:	b128      	cbz	r0, 800a492 <_scanf_float+0x402>
 800a486:	4808      	ldr	r0, [pc, #32]	@ (800a4a8 <_scanf_float+0x418>)
 800a488:	f000 f9f6 	bl	800a878 <nanf>
 800a48c:	ed85 0a00 	vstr	s0, [r5]
 800a490:	e7db      	b.n	800a44a <_scanf_float+0x3ba>
 800a492:	4630      	mov	r0, r6
 800a494:	4639      	mov	r1, r7
 800a496:	f7f6 fbc7 	bl	8000c28 <__aeabi_d2f>
 800a49a:	6028      	str	r0, [r5, #0]
 800a49c:	e7d5      	b.n	800a44a <_scanf_float+0x3ba>
 800a49e:	2700      	movs	r7, #0
 800a4a0:	e62e      	b.n	800a100 <_scanf_float+0x70>
 800a4a2:	bf00      	nop
 800a4a4:	0800e1a0 	.word	0x0800e1a0
 800a4a8:	0800e2e1 	.word	0x0800e2e1

0800a4ac <std>:
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	b510      	push	{r4, lr}
 800a4b0:	4604      	mov	r4, r0
 800a4b2:	e9c0 3300 	strd	r3, r3, [r0]
 800a4b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4ba:	6083      	str	r3, [r0, #8]
 800a4bc:	8181      	strh	r1, [r0, #12]
 800a4be:	6643      	str	r3, [r0, #100]	@ 0x64
 800a4c0:	81c2      	strh	r2, [r0, #14]
 800a4c2:	6183      	str	r3, [r0, #24]
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	2208      	movs	r2, #8
 800a4c8:	305c      	adds	r0, #92	@ 0x5c
 800a4ca:	f000 f94c 	bl	800a766 <memset>
 800a4ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a504 <std+0x58>)
 800a4d0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a4d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a508 <std+0x5c>)
 800a4d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a4d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a50c <std+0x60>)
 800a4d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a4da:	4b0d      	ldr	r3, [pc, #52]	@ (800a510 <std+0x64>)
 800a4dc:	6323      	str	r3, [r4, #48]	@ 0x30
 800a4de:	4b0d      	ldr	r3, [pc, #52]	@ (800a514 <std+0x68>)
 800a4e0:	6224      	str	r4, [r4, #32]
 800a4e2:	429c      	cmp	r4, r3
 800a4e4:	d006      	beq.n	800a4f4 <std+0x48>
 800a4e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a4ea:	4294      	cmp	r4, r2
 800a4ec:	d002      	beq.n	800a4f4 <std+0x48>
 800a4ee:	33d0      	adds	r3, #208	@ 0xd0
 800a4f0:	429c      	cmp	r4, r3
 800a4f2:	d105      	bne.n	800a500 <std+0x54>
 800a4f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a4f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4fc:	f000 b9aa 	b.w	800a854 <__retarget_lock_init_recursive>
 800a500:	bd10      	pop	{r4, pc}
 800a502:	bf00      	nop
 800a504:	0800a6e1 	.word	0x0800a6e1
 800a508:	0800a703 	.word	0x0800a703
 800a50c:	0800a73b 	.word	0x0800a73b
 800a510:	0800a75f 	.word	0x0800a75f
 800a514:	20013768 	.word	0x20013768

0800a518 <stdio_exit_handler>:
 800a518:	4a02      	ldr	r2, [pc, #8]	@ (800a524 <stdio_exit_handler+0xc>)
 800a51a:	4903      	ldr	r1, [pc, #12]	@ (800a528 <stdio_exit_handler+0x10>)
 800a51c:	4803      	ldr	r0, [pc, #12]	@ (800a52c <stdio_exit_handler+0x14>)
 800a51e:	f000 b869 	b.w	800a5f4 <_fwalk_sglue>
 800a522:	bf00      	nop
 800a524:	20000010 	.word	0x20000010
 800a528:	0800d14d 	.word	0x0800d14d
 800a52c:	20000020 	.word	0x20000020

0800a530 <cleanup_stdio>:
 800a530:	6841      	ldr	r1, [r0, #4]
 800a532:	4b0c      	ldr	r3, [pc, #48]	@ (800a564 <cleanup_stdio+0x34>)
 800a534:	4299      	cmp	r1, r3
 800a536:	b510      	push	{r4, lr}
 800a538:	4604      	mov	r4, r0
 800a53a:	d001      	beq.n	800a540 <cleanup_stdio+0x10>
 800a53c:	f002 fe06 	bl	800d14c <_fflush_r>
 800a540:	68a1      	ldr	r1, [r4, #8]
 800a542:	4b09      	ldr	r3, [pc, #36]	@ (800a568 <cleanup_stdio+0x38>)
 800a544:	4299      	cmp	r1, r3
 800a546:	d002      	beq.n	800a54e <cleanup_stdio+0x1e>
 800a548:	4620      	mov	r0, r4
 800a54a:	f002 fdff 	bl	800d14c <_fflush_r>
 800a54e:	68e1      	ldr	r1, [r4, #12]
 800a550:	4b06      	ldr	r3, [pc, #24]	@ (800a56c <cleanup_stdio+0x3c>)
 800a552:	4299      	cmp	r1, r3
 800a554:	d004      	beq.n	800a560 <cleanup_stdio+0x30>
 800a556:	4620      	mov	r0, r4
 800a558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a55c:	f002 bdf6 	b.w	800d14c <_fflush_r>
 800a560:	bd10      	pop	{r4, pc}
 800a562:	bf00      	nop
 800a564:	20013768 	.word	0x20013768
 800a568:	200137d0 	.word	0x200137d0
 800a56c:	20013838 	.word	0x20013838

0800a570 <global_stdio_init.part.0>:
 800a570:	b510      	push	{r4, lr}
 800a572:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a0 <global_stdio_init.part.0+0x30>)
 800a574:	4c0b      	ldr	r4, [pc, #44]	@ (800a5a4 <global_stdio_init.part.0+0x34>)
 800a576:	4a0c      	ldr	r2, [pc, #48]	@ (800a5a8 <global_stdio_init.part.0+0x38>)
 800a578:	601a      	str	r2, [r3, #0]
 800a57a:	4620      	mov	r0, r4
 800a57c:	2200      	movs	r2, #0
 800a57e:	2104      	movs	r1, #4
 800a580:	f7ff ff94 	bl	800a4ac <std>
 800a584:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a588:	2201      	movs	r2, #1
 800a58a:	2109      	movs	r1, #9
 800a58c:	f7ff ff8e 	bl	800a4ac <std>
 800a590:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a594:	2202      	movs	r2, #2
 800a596:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a59a:	2112      	movs	r1, #18
 800a59c:	f7ff bf86 	b.w	800a4ac <std>
 800a5a0:	200138a0 	.word	0x200138a0
 800a5a4:	20013768 	.word	0x20013768
 800a5a8:	0800a519 	.word	0x0800a519

0800a5ac <__sfp_lock_acquire>:
 800a5ac:	4801      	ldr	r0, [pc, #4]	@ (800a5b4 <__sfp_lock_acquire+0x8>)
 800a5ae:	f000 b952 	b.w	800a856 <__retarget_lock_acquire_recursive>
 800a5b2:	bf00      	nop
 800a5b4:	200138a9 	.word	0x200138a9

0800a5b8 <__sfp_lock_release>:
 800a5b8:	4801      	ldr	r0, [pc, #4]	@ (800a5c0 <__sfp_lock_release+0x8>)
 800a5ba:	f000 b94d 	b.w	800a858 <__retarget_lock_release_recursive>
 800a5be:	bf00      	nop
 800a5c0:	200138a9 	.word	0x200138a9

0800a5c4 <__sinit>:
 800a5c4:	b510      	push	{r4, lr}
 800a5c6:	4604      	mov	r4, r0
 800a5c8:	f7ff fff0 	bl	800a5ac <__sfp_lock_acquire>
 800a5cc:	6a23      	ldr	r3, [r4, #32]
 800a5ce:	b11b      	cbz	r3, 800a5d8 <__sinit+0x14>
 800a5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5d4:	f7ff bff0 	b.w	800a5b8 <__sfp_lock_release>
 800a5d8:	4b04      	ldr	r3, [pc, #16]	@ (800a5ec <__sinit+0x28>)
 800a5da:	6223      	str	r3, [r4, #32]
 800a5dc:	4b04      	ldr	r3, [pc, #16]	@ (800a5f0 <__sinit+0x2c>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d1f5      	bne.n	800a5d0 <__sinit+0xc>
 800a5e4:	f7ff ffc4 	bl	800a570 <global_stdio_init.part.0>
 800a5e8:	e7f2      	b.n	800a5d0 <__sinit+0xc>
 800a5ea:	bf00      	nop
 800a5ec:	0800a531 	.word	0x0800a531
 800a5f0:	200138a0 	.word	0x200138a0

0800a5f4 <_fwalk_sglue>:
 800a5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5f8:	4607      	mov	r7, r0
 800a5fa:	4688      	mov	r8, r1
 800a5fc:	4614      	mov	r4, r2
 800a5fe:	2600      	movs	r6, #0
 800a600:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a604:	f1b9 0901 	subs.w	r9, r9, #1
 800a608:	d505      	bpl.n	800a616 <_fwalk_sglue+0x22>
 800a60a:	6824      	ldr	r4, [r4, #0]
 800a60c:	2c00      	cmp	r4, #0
 800a60e:	d1f7      	bne.n	800a600 <_fwalk_sglue+0xc>
 800a610:	4630      	mov	r0, r6
 800a612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a616:	89ab      	ldrh	r3, [r5, #12]
 800a618:	2b01      	cmp	r3, #1
 800a61a:	d907      	bls.n	800a62c <_fwalk_sglue+0x38>
 800a61c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a620:	3301      	adds	r3, #1
 800a622:	d003      	beq.n	800a62c <_fwalk_sglue+0x38>
 800a624:	4629      	mov	r1, r5
 800a626:	4638      	mov	r0, r7
 800a628:	47c0      	blx	r8
 800a62a:	4306      	orrs	r6, r0
 800a62c:	3568      	adds	r5, #104	@ 0x68
 800a62e:	e7e9      	b.n	800a604 <_fwalk_sglue+0x10>

0800a630 <sniprintf>:
 800a630:	b40c      	push	{r2, r3}
 800a632:	b530      	push	{r4, r5, lr}
 800a634:	4b18      	ldr	r3, [pc, #96]	@ (800a698 <sniprintf+0x68>)
 800a636:	1e0c      	subs	r4, r1, #0
 800a638:	681d      	ldr	r5, [r3, #0]
 800a63a:	b09d      	sub	sp, #116	@ 0x74
 800a63c:	da08      	bge.n	800a650 <sniprintf+0x20>
 800a63e:	238b      	movs	r3, #139	@ 0x8b
 800a640:	602b      	str	r3, [r5, #0]
 800a642:	f04f 30ff 	mov.w	r0, #4294967295
 800a646:	b01d      	add	sp, #116	@ 0x74
 800a648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a64c:	b002      	add	sp, #8
 800a64e:	4770      	bx	lr
 800a650:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a654:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a658:	f04f 0300 	mov.w	r3, #0
 800a65c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a65e:	bf14      	ite	ne
 800a660:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a664:	4623      	moveq	r3, r4
 800a666:	9304      	str	r3, [sp, #16]
 800a668:	9307      	str	r3, [sp, #28]
 800a66a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a66e:	9002      	str	r0, [sp, #8]
 800a670:	9006      	str	r0, [sp, #24]
 800a672:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a676:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a678:	ab21      	add	r3, sp, #132	@ 0x84
 800a67a:	a902      	add	r1, sp, #8
 800a67c:	4628      	mov	r0, r5
 800a67e:	9301      	str	r3, [sp, #4]
 800a680:	f002 fbe4 	bl	800ce4c <_svfiprintf_r>
 800a684:	1c43      	adds	r3, r0, #1
 800a686:	bfbc      	itt	lt
 800a688:	238b      	movlt	r3, #139	@ 0x8b
 800a68a:	602b      	strlt	r3, [r5, #0]
 800a68c:	2c00      	cmp	r4, #0
 800a68e:	d0da      	beq.n	800a646 <sniprintf+0x16>
 800a690:	9b02      	ldr	r3, [sp, #8]
 800a692:	2200      	movs	r2, #0
 800a694:	701a      	strb	r2, [r3, #0]
 800a696:	e7d6      	b.n	800a646 <sniprintf+0x16>
 800a698:	2000001c 	.word	0x2000001c

0800a69c <siprintf>:
 800a69c:	b40e      	push	{r1, r2, r3}
 800a69e:	b510      	push	{r4, lr}
 800a6a0:	b09d      	sub	sp, #116	@ 0x74
 800a6a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a6a4:	9002      	str	r0, [sp, #8]
 800a6a6:	9006      	str	r0, [sp, #24]
 800a6a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a6ac:	480a      	ldr	r0, [pc, #40]	@ (800a6d8 <siprintf+0x3c>)
 800a6ae:	9107      	str	r1, [sp, #28]
 800a6b0:	9104      	str	r1, [sp, #16]
 800a6b2:	490a      	ldr	r1, [pc, #40]	@ (800a6dc <siprintf+0x40>)
 800a6b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6b8:	9105      	str	r1, [sp, #20]
 800a6ba:	2400      	movs	r4, #0
 800a6bc:	a902      	add	r1, sp, #8
 800a6be:	6800      	ldr	r0, [r0, #0]
 800a6c0:	9301      	str	r3, [sp, #4]
 800a6c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a6c4:	f002 fbc2 	bl	800ce4c <_svfiprintf_r>
 800a6c8:	9b02      	ldr	r3, [sp, #8]
 800a6ca:	701c      	strb	r4, [r3, #0]
 800a6cc:	b01d      	add	sp, #116	@ 0x74
 800a6ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6d2:	b003      	add	sp, #12
 800a6d4:	4770      	bx	lr
 800a6d6:	bf00      	nop
 800a6d8:	2000001c 	.word	0x2000001c
 800a6dc:	ffff0208 	.word	0xffff0208

0800a6e0 <__sread>:
 800a6e0:	b510      	push	{r4, lr}
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6e8:	f000 f878 	bl	800a7dc <_read_r>
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	bfab      	itete	ge
 800a6f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a6f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a6f4:	181b      	addge	r3, r3, r0
 800a6f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a6fa:	bfac      	ite	ge
 800a6fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a6fe:	81a3      	strhlt	r3, [r4, #12]
 800a700:	bd10      	pop	{r4, pc}

0800a702 <__swrite>:
 800a702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a706:	461f      	mov	r7, r3
 800a708:	898b      	ldrh	r3, [r1, #12]
 800a70a:	05db      	lsls	r3, r3, #23
 800a70c:	4605      	mov	r5, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	4616      	mov	r6, r2
 800a712:	d505      	bpl.n	800a720 <__swrite+0x1e>
 800a714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a718:	2302      	movs	r3, #2
 800a71a:	2200      	movs	r2, #0
 800a71c:	f000 f84c 	bl	800a7b8 <_lseek_r>
 800a720:	89a3      	ldrh	r3, [r4, #12]
 800a722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a726:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a72a:	81a3      	strh	r3, [r4, #12]
 800a72c:	4632      	mov	r2, r6
 800a72e:	463b      	mov	r3, r7
 800a730:	4628      	mov	r0, r5
 800a732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a736:	f7fa bc95 	b.w	8005064 <_write_r>

0800a73a <__sseek>:
 800a73a:	b510      	push	{r4, lr}
 800a73c:	460c      	mov	r4, r1
 800a73e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a742:	f000 f839 	bl	800a7b8 <_lseek_r>
 800a746:	1c43      	adds	r3, r0, #1
 800a748:	89a3      	ldrh	r3, [r4, #12]
 800a74a:	bf15      	itete	ne
 800a74c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a74e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a752:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a756:	81a3      	strheq	r3, [r4, #12]
 800a758:	bf18      	it	ne
 800a75a:	81a3      	strhne	r3, [r4, #12]
 800a75c:	bd10      	pop	{r4, pc}

0800a75e <__sclose>:
 800a75e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a762:	f000 b819 	b.w	800a798 <_close_r>

0800a766 <memset>:
 800a766:	4402      	add	r2, r0
 800a768:	4603      	mov	r3, r0
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d100      	bne.n	800a770 <memset+0xa>
 800a76e:	4770      	bx	lr
 800a770:	f803 1b01 	strb.w	r1, [r3], #1
 800a774:	e7f9      	b.n	800a76a <memset+0x4>

0800a776 <strnlen>:
 800a776:	b510      	push	{r4, lr}
 800a778:	4602      	mov	r2, r0
 800a77a:	4401      	add	r1, r0
 800a77c:	428a      	cmp	r2, r1
 800a77e:	4613      	mov	r3, r2
 800a780:	d003      	beq.n	800a78a <strnlen+0x14>
 800a782:	781c      	ldrb	r4, [r3, #0]
 800a784:	3201      	adds	r2, #1
 800a786:	2c00      	cmp	r4, #0
 800a788:	d1f8      	bne.n	800a77c <strnlen+0x6>
 800a78a:	1a18      	subs	r0, r3, r0
 800a78c:	bd10      	pop	{r4, pc}
	...

0800a790 <_localeconv_r>:
 800a790:	4800      	ldr	r0, [pc, #0]	@ (800a794 <_localeconv_r+0x4>)
 800a792:	4770      	bx	lr
 800a794:	2000015c 	.word	0x2000015c

0800a798 <_close_r>:
 800a798:	b538      	push	{r3, r4, r5, lr}
 800a79a:	4d06      	ldr	r5, [pc, #24]	@ (800a7b4 <_close_r+0x1c>)
 800a79c:	2300      	movs	r3, #0
 800a79e:	4604      	mov	r4, r0
 800a7a0:	4608      	mov	r0, r1
 800a7a2:	602b      	str	r3, [r5, #0]
 800a7a4:	f7fb f914 	bl	80059d0 <_close>
 800a7a8:	1c43      	adds	r3, r0, #1
 800a7aa:	d102      	bne.n	800a7b2 <_close_r+0x1a>
 800a7ac:	682b      	ldr	r3, [r5, #0]
 800a7ae:	b103      	cbz	r3, 800a7b2 <_close_r+0x1a>
 800a7b0:	6023      	str	r3, [r4, #0]
 800a7b2:	bd38      	pop	{r3, r4, r5, pc}
 800a7b4:	200138a4 	.word	0x200138a4

0800a7b8 <_lseek_r>:
 800a7b8:	b538      	push	{r3, r4, r5, lr}
 800a7ba:	4d07      	ldr	r5, [pc, #28]	@ (800a7d8 <_lseek_r+0x20>)
 800a7bc:	4604      	mov	r4, r0
 800a7be:	4608      	mov	r0, r1
 800a7c0:	4611      	mov	r1, r2
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	602a      	str	r2, [r5, #0]
 800a7c6:	461a      	mov	r2, r3
 800a7c8:	f7fb f929 	bl	8005a1e <_lseek>
 800a7cc:	1c43      	adds	r3, r0, #1
 800a7ce:	d102      	bne.n	800a7d6 <_lseek_r+0x1e>
 800a7d0:	682b      	ldr	r3, [r5, #0]
 800a7d2:	b103      	cbz	r3, 800a7d6 <_lseek_r+0x1e>
 800a7d4:	6023      	str	r3, [r4, #0]
 800a7d6:	bd38      	pop	{r3, r4, r5, pc}
 800a7d8:	200138a4 	.word	0x200138a4

0800a7dc <_read_r>:
 800a7dc:	b538      	push	{r3, r4, r5, lr}
 800a7de:	4d07      	ldr	r5, [pc, #28]	@ (800a7fc <_read_r+0x20>)
 800a7e0:	4604      	mov	r4, r0
 800a7e2:	4608      	mov	r0, r1
 800a7e4:	4611      	mov	r1, r2
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	602a      	str	r2, [r5, #0]
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	f7fb f8d3 	bl	8005996 <_read>
 800a7f0:	1c43      	adds	r3, r0, #1
 800a7f2:	d102      	bne.n	800a7fa <_read_r+0x1e>
 800a7f4:	682b      	ldr	r3, [r5, #0]
 800a7f6:	b103      	cbz	r3, 800a7fa <_read_r+0x1e>
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	bd38      	pop	{r3, r4, r5, pc}
 800a7fc:	200138a4 	.word	0x200138a4

0800a800 <__errno>:
 800a800:	4b01      	ldr	r3, [pc, #4]	@ (800a808 <__errno+0x8>)
 800a802:	6818      	ldr	r0, [r3, #0]
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	2000001c 	.word	0x2000001c

0800a80c <__libc_init_array>:
 800a80c:	b570      	push	{r4, r5, r6, lr}
 800a80e:	4d0d      	ldr	r5, [pc, #52]	@ (800a844 <__libc_init_array+0x38>)
 800a810:	4c0d      	ldr	r4, [pc, #52]	@ (800a848 <__libc_init_array+0x3c>)
 800a812:	1b64      	subs	r4, r4, r5
 800a814:	10a4      	asrs	r4, r4, #2
 800a816:	2600      	movs	r6, #0
 800a818:	42a6      	cmp	r6, r4
 800a81a:	d109      	bne.n	800a830 <__libc_init_array+0x24>
 800a81c:	4d0b      	ldr	r5, [pc, #44]	@ (800a84c <__libc_init_array+0x40>)
 800a81e:	4c0c      	ldr	r4, [pc, #48]	@ (800a850 <__libc_init_array+0x44>)
 800a820:	f003 fb78 	bl	800df14 <_init>
 800a824:	1b64      	subs	r4, r4, r5
 800a826:	10a4      	asrs	r4, r4, #2
 800a828:	2600      	movs	r6, #0
 800a82a:	42a6      	cmp	r6, r4
 800a82c:	d105      	bne.n	800a83a <__libc_init_array+0x2e>
 800a82e:	bd70      	pop	{r4, r5, r6, pc}
 800a830:	f855 3b04 	ldr.w	r3, [r5], #4
 800a834:	4798      	blx	r3
 800a836:	3601      	adds	r6, #1
 800a838:	e7ee      	b.n	800a818 <__libc_init_array+0xc>
 800a83a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a83e:	4798      	blx	r3
 800a840:	3601      	adds	r6, #1
 800a842:	e7f2      	b.n	800a82a <__libc_init_array+0x1e>
 800a844:	0800e59c 	.word	0x0800e59c
 800a848:	0800e59c 	.word	0x0800e59c
 800a84c:	0800e59c 	.word	0x0800e59c
 800a850:	0800e5a0 	.word	0x0800e5a0

0800a854 <__retarget_lock_init_recursive>:
 800a854:	4770      	bx	lr

0800a856 <__retarget_lock_acquire_recursive>:
 800a856:	4770      	bx	lr

0800a858 <__retarget_lock_release_recursive>:
 800a858:	4770      	bx	lr

0800a85a <memcpy>:
 800a85a:	440a      	add	r2, r1
 800a85c:	4291      	cmp	r1, r2
 800a85e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a862:	d100      	bne.n	800a866 <memcpy+0xc>
 800a864:	4770      	bx	lr
 800a866:	b510      	push	{r4, lr}
 800a868:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a86c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a870:	4291      	cmp	r1, r2
 800a872:	d1f9      	bne.n	800a868 <memcpy+0xe>
 800a874:	bd10      	pop	{r4, pc}
	...

0800a878 <nanf>:
 800a878:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a880 <nanf+0x8>
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	7fc00000 	.word	0x7fc00000

0800a884 <quorem>:
 800a884:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a888:	6903      	ldr	r3, [r0, #16]
 800a88a:	690c      	ldr	r4, [r1, #16]
 800a88c:	42a3      	cmp	r3, r4
 800a88e:	4607      	mov	r7, r0
 800a890:	db7e      	blt.n	800a990 <quorem+0x10c>
 800a892:	3c01      	subs	r4, #1
 800a894:	f101 0814 	add.w	r8, r1, #20
 800a898:	00a3      	lsls	r3, r4, #2
 800a89a:	f100 0514 	add.w	r5, r0, #20
 800a89e:	9300      	str	r3, [sp, #0]
 800a8a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a8a4:	9301      	str	r3, [sp, #4]
 800a8a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a8aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a8b6:	fbb2 f6f3 	udiv	r6, r2, r3
 800a8ba:	d32e      	bcc.n	800a91a <quorem+0x96>
 800a8bc:	f04f 0a00 	mov.w	sl, #0
 800a8c0:	46c4      	mov	ip, r8
 800a8c2:	46ae      	mov	lr, r5
 800a8c4:	46d3      	mov	fp, sl
 800a8c6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a8ca:	b298      	uxth	r0, r3
 800a8cc:	fb06 a000 	mla	r0, r6, r0, sl
 800a8d0:	0c02      	lsrs	r2, r0, #16
 800a8d2:	0c1b      	lsrs	r3, r3, #16
 800a8d4:	fb06 2303 	mla	r3, r6, r3, r2
 800a8d8:	f8de 2000 	ldr.w	r2, [lr]
 800a8dc:	b280      	uxth	r0, r0
 800a8de:	b292      	uxth	r2, r2
 800a8e0:	1a12      	subs	r2, r2, r0
 800a8e2:	445a      	add	r2, fp
 800a8e4:	f8de 0000 	ldr.w	r0, [lr]
 800a8e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a8f2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a8f6:	b292      	uxth	r2, r2
 800a8f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a8fc:	45e1      	cmp	r9, ip
 800a8fe:	f84e 2b04 	str.w	r2, [lr], #4
 800a902:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a906:	d2de      	bcs.n	800a8c6 <quorem+0x42>
 800a908:	9b00      	ldr	r3, [sp, #0]
 800a90a:	58eb      	ldr	r3, [r5, r3]
 800a90c:	b92b      	cbnz	r3, 800a91a <quorem+0x96>
 800a90e:	9b01      	ldr	r3, [sp, #4]
 800a910:	3b04      	subs	r3, #4
 800a912:	429d      	cmp	r5, r3
 800a914:	461a      	mov	r2, r3
 800a916:	d32f      	bcc.n	800a978 <quorem+0xf4>
 800a918:	613c      	str	r4, [r7, #16]
 800a91a:	4638      	mov	r0, r7
 800a91c:	f001 f9c8 	bl	800bcb0 <__mcmp>
 800a920:	2800      	cmp	r0, #0
 800a922:	db25      	blt.n	800a970 <quorem+0xec>
 800a924:	4629      	mov	r1, r5
 800a926:	2000      	movs	r0, #0
 800a928:	f858 2b04 	ldr.w	r2, [r8], #4
 800a92c:	f8d1 c000 	ldr.w	ip, [r1]
 800a930:	fa1f fe82 	uxth.w	lr, r2
 800a934:	fa1f f38c 	uxth.w	r3, ip
 800a938:	eba3 030e 	sub.w	r3, r3, lr
 800a93c:	4403      	add	r3, r0
 800a93e:	0c12      	lsrs	r2, r2, #16
 800a940:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a944:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a948:	b29b      	uxth	r3, r3
 800a94a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a94e:	45c1      	cmp	r9, r8
 800a950:	f841 3b04 	str.w	r3, [r1], #4
 800a954:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a958:	d2e6      	bcs.n	800a928 <quorem+0xa4>
 800a95a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a95e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a962:	b922      	cbnz	r2, 800a96e <quorem+0xea>
 800a964:	3b04      	subs	r3, #4
 800a966:	429d      	cmp	r5, r3
 800a968:	461a      	mov	r2, r3
 800a96a:	d30b      	bcc.n	800a984 <quorem+0x100>
 800a96c:	613c      	str	r4, [r7, #16]
 800a96e:	3601      	adds	r6, #1
 800a970:	4630      	mov	r0, r6
 800a972:	b003      	add	sp, #12
 800a974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a978:	6812      	ldr	r2, [r2, #0]
 800a97a:	3b04      	subs	r3, #4
 800a97c:	2a00      	cmp	r2, #0
 800a97e:	d1cb      	bne.n	800a918 <quorem+0x94>
 800a980:	3c01      	subs	r4, #1
 800a982:	e7c6      	b.n	800a912 <quorem+0x8e>
 800a984:	6812      	ldr	r2, [r2, #0]
 800a986:	3b04      	subs	r3, #4
 800a988:	2a00      	cmp	r2, #0
 800a98a:	d1ef      	bne.n	800a96c <quorem+0xe8>
 800a98c:	3c01      	subs	r4, #1
 800a98e:	e7ea      	b.n	800a966 <quorem+0xe2>
 800a990:	2000      	movs	r0, #0
 800a992:	e7ee      	b.n	800a972 <quorem+0xee>
 800a994:	0000      	movs	r0, r0
	...

0800a998 <_dtoa_r>:
 800a998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a99c:	69c7      	ldr	r7, [r0, #28]
 800a99e:	b097      	sub	sp, #92	@ 0x5c
 800a9a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a9a4:	ec55 4b10 	vmov	r4, r5, d0
 800a9a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a9aa:	9107      	str	r1, [sp, #28]
 800a9ac:	4681      	mov	r9, r0
 800a9ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800a9b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a9b2:	b97f      	cbnz	r7, 800a9d4 <_dtoa_r+0x3c>
 800a9b4:	2010      	movs	r0, #16
 800a9b6:	f000 fe09 	bl	800b5cc <malloc>
 800a9ba:	4602      	mov	r2, r0
 800a9bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800a9c0:	b920      	cbnz	r0, 800a9cc <_dtoa_r+0x34>
 800a9c2:	4ba9      	ldr	r3, [pc, #676]	@ (800ac68 <_dtoa_r+0x2d0>)
 800a9c4:	21ef      	movs	r1, #239	@ 0xef
 800a9c6:	48a9      	ldr	r0, [pc, #676]	@ (800ac6c <_dtoa_r+0x2d4>)
 800a9c8:	f002 fc2e 	bl	800d228 <__assert_func>
 800a9cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a9d0:	6007      	str	r7, [r0, #0]
 800a9d2:	60c7      	str	r7, [r0, #12]
 800a9d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a9d8:	6819      	ldr	r1, [r3, #0]
 800a9da:	b159      	cbz	r1, 800a9f4 <_dtoa_r+0x5c>
 800a9dc:	685a      	ldr	r2, [r3, #4]
 800a9de:	604a      	str	r2, [r1, #4]
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	4093      	lsls	r3, r2
 800a9e4:	608b      	str	r3, [r1, #8]
 800a9e6:	4648      	mov	r0, r9
 800a9e8:	f000 fee6 	bl	800b7b8 <_Bfree>
 800a9ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	601a      	str	r2, [r3, #0]
 800a9f4:	1e2b      	subs	r3, r5, #0
 800a9f6:	bfb9      	ittee	lt
 800a9f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a9fc:	9305      	strlt	r3, [sp, #20]
 800a9fe:	2300      	movge	r3, #0
 800aa00:	6033      	strge	r3, [r6, #0]
 800aa02:	9f05      	ldr	r7, [sp, #20]
 800aa04:	4b9a      	ldr	r3, [pc, #616]	@ (800ac70 <_dtoa_r+0x2d8>)
 800aa06:	bfbc      	itt	lt
 800aa08:	2201      	movlt	r2, #1
 800aa0a:	6032      	strlt	r2, [r6, #0]
 800aa0c:	43bb      	bics	r3, r7
 800aa0e:	d112      	bne.n	800aa36 <_dtoa_r+0x9e>
 800aa10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aa12:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aa16:	6013      	str	r3, [r2, #0]
 800aa18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aa1c:	4323      	orrs	r3, r4
 800aa1e:	f000 855a 	beq.w	800b4d6 <_dtoa_r+0xb3e>
 800aa22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ac84 <_dtoa_r+0x2ec>
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	f000 855c 	beq.w	800b4e6 <_dtoa_r+0xb4e>
 800aa2e:	f10a 0303 	add.w	r3, sl, #3
 800aa32:	f000 bd56 	b.w	800b4e2 <_dtoa_r+0xb4a>
 800aa36:	ed9d 7b04 	vldr	d7, [sp, #16]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	ec51 0b17 	vmov	r0, r1, d7
 800aa40:	2300      	movs	r3, #0
 800aa42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800aa46:	f7f6 f85f 	bl	8000b08 <__aeabi_dcmpeq>
 800aa4a:	4680      	mov	r8, r0
 800aa4c:	b158      	cbz	r0, 800aa66 <_dtoa_r+0xce>
 800aa4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aa50:	2301      	movs	r3, #1
 800aa52:	6013      	str	r3, [r2, #0]
 800aa54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa56:	b113      	cbz	r3, 800aa5e <_dtoa_r+0xc6>
 800aa58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aa5a:	4b86      	ldr	r3, [pc, #536]	@ (800ac74 <_dtoa_r+0x2dc>)
 800aa5c:	6013      	str	r3, [r2, #0]
 800aa5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ac88 <_dtoa_r+0x2f0>
 800aa62:	f000 bd40 	b.w	800b4e6 <_dtoa_r+0xb4e>
 800aa66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800aa6a:	aa14      	add	r2, sp, #80	@ 0x50
 800aa6c:	a915      	add	r1, sp, #84	@ 0x54
 800aa6e:	4648      	mov	r0, r9
 800aa70:	f001 fa3e 	bl	800bef0 <__d2b>
 800aa74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aa78:	9002      	str	r0, [sp, #8]
 800aa7a:	2e00      	cmp	r6, #0
 800aa7c:	d078      	beq.n	800ab70 <_dtoa_r+0x1d8>
 800aa7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800aa84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa98:	4619      	mov	r1, r3
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	4b76      	ldr	r3, [pc, #472]	@ (800ac78 <_dtoa_r+0x2e0>)
 800aa9e:	f7f5 fc13 	bl	80002c8 <__aeabi_dsub>
 800aaa2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ac50 <_dtoa_r+0x2b8>)
 800aaa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa8:	f7f5 fdc6 	bl	8000638 <__aeabi_dmul>
 800aaac:	a36a      	add	r3, pc, #424	@ (adr r3, 800ac58 <_dtoa_r+0x2c0>)
 800aaae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab2:	f7f5 fc0b 	bl	80002cc <__adddf3>
 800aab6:	4604      	mov	r4, r0
 800aab8:	4630      	mov	r0, r6
 800aaba:	460d      	mov	r5, r1
 800aabc:	f7f5 fd52 	bl	8000564 <__aeabi_i2d>
 800aac0:	a367      	add	r3, pc, #412	@ (adr r3, 800ac60 <_dtoa_r+0x2c8>)
 800aac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac6:	f7f5 fdb7 	bl	8000638 <__aeabi_dmul>
 800aaca:	4602      	mov	r2, r0
 800aacc:	460b      	mov	r3, r1
 800aace:	4620      	mov	r0, r4
 800aad0:	4629      	mov	r1, r5
 800aad2:	f7f5 fbfb 	bl	80002cc <__adddf3>
 800aad6:	4604      	mov	r4, r0
 800aad8:	460d      	mov	r5, r1
 800aada:	f7f6 f85d 	bl	8000b98 <__aeabi_d2iz>
 800aade:	2200      	movs	r2, #0
 800aae0:	4607      	mov	r7, r0
 800aae2:	2300      	movs	r3, #0
 800aae4:	4620      	mov	r0, r4
 800aae6:	4629      	mov	r1, r5
 800aae8:	f7f6 f818 	bl	8000b1c <__aeabi_dcmplt>
 800aaec:	b140      	cbz	r0, 800ab00 <_dtoa_r+0x168>
 800aaee:	4638      	mov	r0, r7
 800aaf0:	f7f5 fd38 	bl	8000564 <__aeabi_i2d>
 800aaf4:	4622      	mov	r2, r4
 800aaf6:	462b      	mov	r3, r5
 800aaf8:	f7f6 f806 	bl	8000b08 <__aeabi_dcmpeq>
 800aafc:	b900      	cbnz	r0, 800ab00 <_dtoa_r+0x168>
 800aafe:	3f01      	subs	r7, #1
 800ab00:	2f16      	cmp	r7, #22
 800ab02:	d852      	bhi.n	800abaa <_dtoa_r+0x212>
 800ab04:	4b5d      	ldr	r3, [pc, #372]	@ (800ac7c <_dtoa_r+0x2e4>)
 800ab06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ab12:	f7f6 f803 	bl	8000b1c <__aeabi_dcmplt>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	d049      	beq.n	800abae <_dtoa_r+0x216>
 800ab1a:	3f01      	subs	r7, #1
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ab22:	1b9b      	subs	r3, r3, r6
 800ab24:	1e5a      	subs	r2, r3, #1
 800ab26:	bf45      	ittet	mi
 800ab28:	f1c3 0301 	rsbmi	r3, r3, #1
 800ab2c:	9300      	strmi	r3, [sp, #0]
 800ab2e:	2300      	movpl	r3, #0
 800ab30:	2300      	movmi	r3, #0
 800ab32:	9206      	str	r2, [sp, #24]
 800ab34:	bf54      	ite	pl
 800ab36:	9300      	strpl	r3, [sp, #0]
 800ab38:	9306      	strmi	r3, [sp, #24]
 800ab3a:	2f00      	cmp	r7, #0
 800ab3c:	db39      	blt.n	800abb2 <_dtoa_r+0x21a>
 800ab3e:	9b06      	ldr	r3, [sp, #24]
 800ab40:	970d      	str	r7, [sp, #52]	@ 0x34
 800ab42:	443b      	add	r3, r7
 800ab44:	9306      	str	r3, [sp, #24]
 800ab46:	2300      	movs	r3, #0
 800ab48:	9308      	str	r3, [sp, #32]
 800ab4a:	9b07      	ldr	r3, [sp, #28]
 800ab4c:	2b09      	cmp	r3, #9
 800ab4e:	d863      	bhi.n	800ac18 <_dtoa_r+0x280>
 800ab50:	2b05      	cmp	r3, #5
 800ab52:	bfc4      	itt	gt
 800ab54:	3b04      	subgt	r3, #4
 800ab56:	9307      	strgt	r3, [sp, #28]
 800ab58:	9b07      	ldr	r3, [sp, #28]
 800ab5a:	f1a3 0302 	sub.w	r3, r3, #2
 800ab5e:	bfcc      	ite	gt
 800ab60:	2400      	movgt	r4, #0
 800ab62:	2401      	movle	r4, #1
 800ab64:	2b03      	cmp	r3, #3
 800ab66:	d863      	bhi.n	800ac30 <_dtoa_r+0x298>
 800ab68:	e8df f003 	tbb	[pc, r3]
 800ab6c:	2b375452 	.word	0x2b375452
 800ab70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ab74:	441e      	add	r6, r3
 800ab76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab7a:	2b20      	cmp	r3, #32
 800ab7c:	bfc1      	itttt	gt
 800ab7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab82:	409f      	lslgt	r7, r3
 800ab84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab88:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab8c:	bfd6      	itet	le
 800ab8e:	f1c3 0320 	rsble	r3, r3, #32
 800ab92:	ea47 0003 	orrgt.w	r0, r7, r3
 800ab96:	fa04 f003 	lslle.w	r0, r4, r3
 800ab9a:	f7f5 fcd3 	bl	8000544 <__aeabi_ui2d>
 800ab9e:	2201      	movs	r2, #1
 800aba0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800aba4:	3e01      	subs	r6, #1
 800aba6:	9212      	str	r2, [sp, #72]	@ 0x48
 800aba8:	e776      	b.n	800aa98 <_dtoa_r+0x100>
 800abaa:	2301      	movs	r3, #1
 800abac:	e7b7      	b.n	800ab1e <_dtoa_r+0x186>
 800abae:	9010      	str	r0, [sp, #64]	@ 0x40
 800abb0:	e7b6      	b.n	800ab20 <_dtoa_r+0x188>
 800abb2:	9b00      	ldr	r3, [sp, #0]
 800abb4:	1bdb      	subs	r3, r3, r7
 800abb6:	9300      	str	r3, [sp, #0]
 800abb8:	427b      	negs	r3, r7
 800abba:	9308      	str	r3, [sp, #32]
 800abbc:	2300      	movs	r3, #0
 800abbe:	930d      	str	r3, [sp, #52]	@ 0x34
 800abc0:	e7c3      	b.n	800ab4a <_dtoa_r+0x1b2>
 800abc2:	2301      	movs	r3, #1
 800abc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800abc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abc8:	eb07 0b03 	add.w	fp, r7, r3
 800abcc:	f10b 0301 	add.w	r3, fp, #1
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	9303      	str	r3, [sp, #12]
 800abd4:	bfb8      	it	lt
 800abd6:	2301      	movlt	r3, #1
 800abd8:	e006      	b.n	800abe8 <_dtoa_r+0x250>
 800abda:	2301      	movs	r3, #1
 800abdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800abde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	dd28      	ble.n	800ac36 <_dtoa_r+0x29e>
 800abe4:	469b      	mov	fp, r3
 800abe6:	9303      	str	r3, [sp, #12]
 800abe8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800abec:	2100      	movs	r1, #0
 800abee:	2204      	movs	r2, #4
 800abf0:	f102 0514 	add.w	r5, r2, #20
 800abf4:	429d      	cmp	r5, r3
 800abf6:	d926      	bls.n	800ac46 <_dtoa_r+0x2ae>
 800abf8:	6041      	str	r1, [r0, #4]
 800abfa:	4648      	mov	r0, r9
 800abfc:	f000 fd9c 	bl	800b738 <_Balloc>
 800ac00:	4682      	mov	sl, r0
 800ac02:	2800      	cmp	r0, #0
 800ac04:	d142      	bne.n	800ac8c <_dtoa_r+0x2f4>
 800ac06:	4b1e      	ldr	r3, [pc, #120]	@ (800ac80 <_dtoa_r+0x2e8>)
 800ac08:	4602      	mov	r2, r0
 800ac0a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ac0e:	e6da      	b.n	800a9c6 <_dtoa_r+0x2e>
 800ac10:	2300      	movs	r3, #0
 800ac12:	e7e3      	b.n	800abdc <_dtoa_r+0x244>
 800ac14:	2300      	movs	r3, #0
 800ac16:	e7d5      	b.n	800abc4 <_dtoa_r+0x22c>
 800ac18:	2401      	movs	r4, #1
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	9307      	str	r3, [sp, #28]
 800ac1e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ac20:	f04f 3bff 	mov.w	fp, #4294967295
 800ac24:	2200      	movs	r2, #0
 800ac26:	f8cd b00c 	str.w	fp, [sp, #12]
 800ac2a:	2312      	movs	r3, #18
 800ac2c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ac2e:	e7db      	b.n	800abe8 <_dtoa_r+0x250>
 800ac30:	2301      	movs	r3, #1
 800ac32:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac34:	e7f4      	b.n	800ac20 <_dtoa_r+0x288>
 800ac36:	f04f 0b01 	mov.w	fp, #1
 800ac3a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ac3e:	465b      	mov	r3, fp
 800ac40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ac44:	e7d0      	b.n	800abe8 <_dtoa_r+0x250>
 800ac46:	3101      	adds	r1, #1
 800ac48:	0052      	lsls	r2, r2, #1
 800ac4a:	e7d1      	b.n	800abf0 <_dtoa_r+0x258>
 800ac4c:	f3af 8000 	nop.w
 800ac50:	636f4361 	.word	0x636f4361
 800ac54:	3fd287a7 	.word	0x3fd287a7
 800ac58:	8b60c8b3 	.word	0x8b60c8b3
 800ac5c:	3fc68a28 	.word	0x3fc68a28
 800ac60:	509f79fb 	.word	0x509f79fb
 800ac64:	3fd34413 	.word	0x3fd34413
 800ac68:	0800e1b2 	.word	0x0800e1b2
 800ac6c:	0800e1c9 	.word	0x0800e1c9
 800ac70:	7ff00000 	.word	0x7ff00000
 800ac74:	0800e17d 	.word	0x0800e17d
 800ac78:	3ff80000 	.word	0x3ff80000
 800ac7c:	0800e378 	.word	0x0800e378
 800ac80:	0800e221 	.word	0x0800e221
 800ac84:	0800e1ae 	.word	0x0800e1ae
 800ac88:	0800e17c 	.word	0x0800e17c
 800ac8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac90:	6018      	str	r0, [r3, #0]
 800ac92:	9b03      	ldr	r3, [sp, #12]
 800ac94:	2b0e      	cmp	r3, #14
 800ac96:	f200 80a1 	bhi.w	800addc <_dtoa_r+0x444>
 800ac9a:	2c00      	cmp	r4, #0
 800ac9c:	f000 809e 	beq.w	800addc <_dtoa_r+0x444>
 800aca0:	2f00      	cmp	r7, #0
 800aca2:	dd33      	ble.n	800ad0c <_dtoa_r+0x374>
 800aca4:	4b9c      	ldr	r3, [pc, #624]	@ (800af18 <_dtoa_r+0x580>)
 800aca6:	f007 020f 	and.w	r2, r7, #15
 800acaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acae:	ed93 7b00 	vldr	d7, [r3]
 800acb2:	05f8      	lsls	r0, r7, #23
 800acb4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800acb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800acbc:	d516      	bpl.n	800acec <_dtoa_r+0x354>
 800acbe:	4b97      	ldr	r3, [pc, #604]	@ (800af1c <_dtoa_r+0x584>)
 800acc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800acc8:	f7f5 fde0 	bl	800088c <__aeabi_ddiv>
 800accc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acd0:	f004 040f 	and.w	r4, r4, #15
 800acd4:	2603      	movs	r6, #3
 800acd6:	4d91      	ldr	r5, [pc, #580]	@ (800af1c <_dtoa_r+0x584>)
 800acd8:	b954      	cbnz	r4, 800acf0 <_dtoa_r+0x358>
 800acda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800acde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ace2:	f7f5 fdd3 	bl	800088c <__aeabi_ddiv>
 800ace6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acea:	e028      	b.n	800ad3e <_dtoa_r+0x3a6>
 800acec:	2602      	movs	r6, #2
 800acee:	e7f2      	b.n	800acd6 <_dtoa_r+0x33e>
 800acf0:	07e1      	lsls	r1, r4, #31
 800acf2:	d508      	bpl.n	800ad06 <_dtoa_r+0x36e>
 800acf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800acf8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800acfc:	f7f5 fc9c 	bl	8000638 <__aeabi_dmul>
 800ad00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ad04:	3601      	adds	r6, #1
 800ad06:	1064      	asrs	r4, r4, #1
 800ad08:	3508      	adds	r5, #8
 800ad0a:	e7e5      	b.n	800acd8 <_dtoa_r+0x340>
 800ad0c:	f000 80af 	beq.w	800ae6e <_dtoa_r+0x4d6>
 800ad10:	427c      	negs	r4, r7
 800ad12:	4b81      	ldr	r3, [pc, #516]	@ (800af18 <_dtoa_r+0x580>)
 800ad14:	4d81      	ldr	r5, [pc, #516]	@ (800af1c <_dtoa_r+0x584>)
 800ad16:	f004 020f 	and.w	r2, r4, #15
 800ad1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ad26:	f7f5 fc87 	bl	8000638 <__aeabi_dmul>
 800ad2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad2e:	1124      	asrs	r4, r4, #4
 800ad30:	2300      	movs	r3, #0
 800ad32:	2602      	movs	r6, #2
 800ad34:	2c00      	cmp	r4, #0
 800ad36:	f040 808f 	bne.w	800ae58 <_dtoa_r+0x4c0>
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d1d3      	bne.n	800ace6 <_dtoa_r+0x34e>
 800ad3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad40:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	f000 8094 	beq.w	800ae72 <_dtoa_r+0x4da>
 800ad4a:	4b75      	ldr	r3, [pc, #468]	@ (800af20 <_dtoa_r+0x588>)
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	4620      	mov	r0, r4
 800ad50:	4629      	mov	r1, r5
 800ad52:	f7f5 fee3 	bl	8000b1c <__aeabi_dcmplt>
 800ad56:	2800      	cmp	r0, #0
 800ad58:	f000 808b 	beq.w	800ae72 <_dtoa_r+0x4da>
 800ad5c:	9b03      	ldr	r3, [sp, #12]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	f000 8087 	beq.w	800ae72 <_dtoa_r+0x4da>
 800ad64:	f1bb 0f00 	cmp.w	fp, #0
 800ad68:	dd34      	ble.n	800add4 <_dtoa_r+0x43c>
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	4b6d      	ldr	r3, [pc, #436]	@ (800af24 <_dtoa_r+0x58c>)
 800ad6e:	2200      	movs	r2, #0
 800ad70:	4629      	mov	r1, r5
 800ad72:	f7f5 fc61 	bl	8000638 <__aeabi_dmul>
 800ad76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad7a:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad7e:	3601      	adds	r6, #1
 800ad80:	465c      	mov	r4, fp
 800ad82:	4630      	mov	r0, r6
 800ad84:	f7f5 fbee 	bl	8000564 <__aeabi_i2d>
 800ad88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad8c:	f7f5 fc54 	bl	8000638 <__aeabi_dmul>
 800ad90:	4b65      	ldr	r3, [pc, #404]	@ (800af28 <_dtoa_r+0x590>)
 800ad92:	2200      	movs	r2, #0
 800ad94:	f7f5 fa9a 	bl	80002cc <__adddf3>
 800ad98:	4605      	mov	r5, r0
 800ad9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad9e:	2c00      	cmp	r4, #0
 800ada0:	d16a      	bne.n	800ae78 <_dtoa_r+0x4e0>
 800ada2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ada6:	4b61      	ldr	r3, [pc, #388]	@ (800af2c <_dtoa_r+0x594>)
 800ada8:	2200      	movs	r2, #0
 800adaa:	f7f5 fa8d 	bl	80002c8 <__aeabi_dsub>
 800adae:	4602      	mov	r2, r0
 800adb0:	460b      	mov	r3, r1
 800adb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800adb6:	462a      	mov	r2, r5
 800adb8:	4633      	mov	r3, r6
 800adba:	f7f5 fecd 	bl	8000b58 <__aeabi_dcmpgt>
 800adbe:	2800      	cmp	r0, #0
 800adc0:	f040 8298 	bne.w	800b2f4 <_dtoa_r+0x95c>
 800adc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adc8:	462a      	mov	r2, r5
 800adca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800adce:	f7f5 fea5 	bl	8000b1c <__aeabi_dcmplt>
 800add2:	bb38      	cbnz	r0, 800ae24 <_dtoa_r+0x48c>
 800add4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800add8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800addc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800adde:	2b00      	cmp	r3, #0
 800ade0:	f2c0 8157 	blt.w	800b092 <_dtoa_r+0x6fa>
 800ade4:	2f0e      	cmp	r7, #14
 800ade6:	f300 8154 	bgt.w	800b092 <_dtoa_r+0x6fa>
 800adea:	4b4b      	ldr	r3, [pc, #300]	@ (800af18 <_dtoa_r+0x580>)
 800adec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800adf0:	ed93 7b00 	vldr	d7, [r3]
 800adf4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	ed8d 7b00 	vstr	d7, [sp]
 800adfc:	f280 80e5 	bge.w	800afca <_dtoa_r+0x632>
 800ae00:	9b03      	ldr	r3, [sp, #12]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	f300 80e1 	bgt.w	800afca <_dtoa_r+0x632>
 800ae08:	d10c      	bne.n	800ae24 <_dtoa_r+0x48c>
 800ae0a:	4b48      	ldr	r3, [pc, #288]	@ (800af2c <_dtoa_r+0x594>)
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	ec51 0b17 	vmov	r0, r1, d7
 800ae12:	f7f5 fc11 	bl	8000638 <__aeabi_dmul>
 800ae16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae1a:	f7f5 fe93 	bl	8000b44 <__aeabi_dcmpge>
 800ae1e:	2800      	cmp	r0, #0
 800ae20:	f000 8266 	beq.w	800b2f0 <_dtoa_r+0x958>
 800ae24:	2400      	movs	r4, #0
 800ae26:	4625      	mov	r5, r4
 800ae28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae2a:	4656      	mov	r6, sl
 800ae2c:	ea6f 0803 	mvn.w	r8, r3
 800ae30:	2700      	movs	r7, #0
 800ae32:	4621      	mov	r1, r4
 800ae34:	4648      	mov	r0, r9
 800ae36:	f000 fcbf 	bl	800b7b8 <_Bfree>
 800ae3a:	2d00      	cmp	r5, #0
 800ae3c:	f000 80bd 	beq.w	800afba <_dtoa_r+0x622>
 800ae40:	b12f      	cbz	r7, 800ae4e <_dtoa_r+0x4b6>
 800ae42:	42af      	cmp	r7, r5
 800ae44:	d003      	beq.n	800ae4e <_dtoa_r+0x4b6>
 800ae46:	4639      	mov	r1, r7
 800ae48:	4648      	mov	r0, r9
 800ae4a:	f000 fcb5 	bl	800b7b8 <_Bfree>
 800ae4e:	4629      	mov	r1, r5
 800ae50:	4648      	mov	r0, r9
 800ae52:	f000 fcb1 	bl	800b7b8 <_Bfree>
 800ae56:	e0b0      	b.n	800afba <_dtoa_r+0x622>
 800ae58:	07e2      	lsls	r2, r4, #31
 800ae5a:	d505      	bpl.n	800ae68 <_dtoa_r+0x4d0>
 800ae5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae60:	f7f5 fbea 	bl	8000638 <__aeabi_dmul>
 800ae64:	3601      	adds	r6, #1
 800ae66:	2301      	movs	r3, #1
 800ae68:	1064      	asrs	r4, r4, #1
 800ae6a:	3508      	adds	r5, #8
 800ae6c:	e762      	b.n	800ad34 <_dtoa_r+0x39c>
 800ae6e:	2602      	movs	r6, #2
 800ae70:	e765      	b.n	800ad3e <_dtoa_r+0x3a6>
 800ae72:	9c03      	ldr	r4, [sp, #12]
 800ae74:	46b8      	mov	r8, r7
 800ae76:	e784      	b.n	800ad82 <_dtoa_r+0x3ea>
 800ae78:	4b27      	ldr	r3, [pc, #156]	@ (800af18 <_dtoa_r+0x580>)
 800ae7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae84:	4454      	add	r4, sl
 800ae86:	2900      	cmp	r1, #0
 800ae88:	d054      	beq.n	800af34 <_dtoa_r+0x59c>
 800ae8a:	4929      	ldr	r1, [pc, #164]	@ (800af30 <_dtoa_r+0x598>)
 800ae8c:	2000      	movs	r0, #0
 800ae8e:	f7f5 fcfd 	bl	800088c <__aeabi_ddiv>
 800ae92:	4633      	mov	r3, r6
 800ae94:	462a      	mov	r2, r5
 800ae96:	f7f5 fa17 	bl	80002c8 <__aeabi_dsub>
 800ae9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae9e:	4656      	mov	r6, sl
 800aea0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aea4:	f7f5 fe78 	bl	8000b98 <__aeabi_d2iz>
 800aea8:	4605      	mov	r5, r0
 800aeaa:	f7f5 fb5b 	bl	8000564 <__aeabi_i2d>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aeb6:	f7f5 fa07 	bl	80002c8 <__aeabi_dsub>
 800aeba:	3530      	adds	r5, #48	@ 0x30
 800aebc:	4602      	mov	r2, r0
 800aebe:	460b      	mov	r3, r1
 800aec0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aec4:	f806 5b01 	strb.w	r5, [r6], #1
 800aec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aecc:	f7f5 fe26 	bl	8000b1c <__aeabi_dcmplt>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d172      	bne.n	800afba <_dtoa_r+0x622>
 800aed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aed8:	4911      	ldr	r1, [pc, #68]	@ (800af20 <_dtoa_r+0x588>)
 800aeda:	2000      	movs	r0, #0
 800aedc:	f7f5 f9f4 	bl	80002c8 <__aeabi_dsub>
 800aee0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aee4:	f7f5 fe1a 	bl	8000b1c <__aeabi_dcmplt>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	f040 80b4 	bne.w	800b056 <_dtoa_r+0x6be>
 800aeee:	42a6      	cmp	r6, r4
 800aef0:	f43f af70 	beq.w	800add4 <_dtoa_r+0x43c>
 800aef4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aef8:	4b0a      	ldr	r3, [pc, #40]	@ (800af24 <_dtoa_r+0x58c>)
 800aefa:	2200      	movs	r2, #0
 800aefc:	f7f5 fb9c 	bl	8000638 <__aeabi_dmul>
 800af00:	4b08      	ldr	r3, [pc, #32]	@ (800af24 <_dtoa_r+0x58c>)
 800af02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800af06:	2200      	movs	r2, #0
 800af08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af0c:	f7f5 fb94 	bl	8000638 <__aeabi_dmul>
 800af10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af14:	e7c4      	b.n	800aea0 <_dtoa_r+0x508>
 800af16:	bf00      	nop
 800af18:	0800e378 	.word	0x0800e378
 800af1c:	0800e350 	.word	0x0800e350
 800af20:	3ff00000 	.word	0x3ff00000
 800af24:	40240000 	.word	0x40240000
 800af28:	401c0000 	.word	0x401c0000
 800af2c:	40140000 	.word	0x40140000
 800af30:	3fe00000 	.word	0x3fe00000
 800af34:	4631      	mov	r1, r6
 800af36:	4628      	mov	r0, r5
 800af38:	f7f5 fb7e 	bl	8000638 <__aeabi_dmul>
 800af3c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800af40:	9413      	str	r4, [sp, #76]	@ 0x4c
 800af42:	4656      	mov	r6, sl
 800af44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af48:	f7f5 fe26 	bl	8000b98 <__aeabi_d2iz>
 800af4c:	4605      	mov	r5, r0
 800af4e:	f7f5 fb09 	bl	8000564 <__aeabi_i2d>
 800af52:	4602      	mov	r2, r0
 800af54:	460b      	mov	r3, r1
 800af56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af5a:	f7f5 f9b5 	bl	80002c8 <__aeabi_dsub>
 800af5e:	3530      	adds	r5, #48	@ 0x30
 800af60:	f806 5b01 	strb.w	r5, [r6], #1
 800af64:	4602      	mov	r2, r0
 800af66:	460b      	mov	r3, r1
 800af68:	42a6      	cmp	r6, r4
 800af6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af6e:	f04f 0200 	mov.w	r2, #0
 800af72:	d124      	bne.n	800afbe <_dtoa_r+0x626>
 800af74:	4baf      	ldr	r3, [pc, #700]	@ (800b234 <_dtoa_r+0x89c>)
 800af76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800af7a:	f7f5 f9a7 	bl	80002cc <__adddf3>
 800af7e:	4602      	mov	r2, r0
 800af80:	460b      	mov	r3, r1
 800af82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af86:	f7f5 fde7 	bl	8000b58 <__aeabi_dcmpgt>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d163      	bne.n	800b056 <_dtoa_r+0x6be>
 800af8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800af92:	49a8      	ldr	r1, [pc, #672]	@ (800b234 <_dtoa_r+0x89c>)
 800af94:	2000      	movs	r0, #0
 800af96:	f7f5 f997 	bl	80002c8 <__aeabi_dsub>
 800af9a:	4602      	mov	r2, r0
 800af9c:	460b      	mov	r3, r1
 800af9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afa2:	f7f5 fdbb 	bl	8000b1c <__aeabi_dcmplt>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	f43f af14 	beq.w	800add4 <_dtoa_r+0x43c>
 800afac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800afae:	1e73      	subs	r3, r6, #1
 800afb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800afb2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800afb6:	2b30      	cmp	r3, #48	@ 0x30
 800afb8:	d0f8      	beq.n	800afac <_dtoa_r+0x614>
 800afba:	4647      	mov	r7, r8
 800afbc:	e03b      	b.n	800b036 <_dtoa_r+0x69e>
 800afbe:	4b9e      	ldr	r3, [pc, #632]	@ (800b238 <_dtoa_r+0x8a0>)
 800afc0:	f7f5 fb3a 	bl	8000638 <__aeabi_dmul>
 800afc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800afc8:	e7bc      	b.n	800af44 <_dtoa_r+0x5ac>
 800afca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800afce:	4656      	mov	r6, sl
 800afd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afd4:	4620      	mov	r0, r4
 800afd6:	4629      	mov	r1, r5
 800afd8:	f7f5 fc58 	bl	800088c <__aeabi_ddiv>
 800afdc:	f7f5 fddc 	bl	8000b98 <__aeabi_d2iz>
 800afe0:	4680      	mov	r8, r0
 800afe2:	f7f5 fabf 	bl	8000564 <__aeabi_i2d>
 800afe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afea:	f7f5 fb25 	bl	8000638 <__aeabi_dmul>
 800afee:	4602      	mov	r2, r0
 800aff0:	460b      	mov	r3, r1
 800aff2:	4620      	mov	r0, r4
 800aff4:	4629      	mov	r1, r5
 800aff6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800affa:	f7f5 f965 	bl	80002c8 <__aeabi_dsub>
 800affe:	f806 4b01 	strb.w	r4, [r6], #1
 800b002:	9d03      	ldr	r5, [sp, #12]
 800b004:	eba6 040a 	sub.w	r4, r6, sl
 800b008:	42a5      	cmp	r5, r4
 800b00a:	4602      	mov	r2, r0
 800b00c:	460b      	mov	r3, r1
 800b00e:	d133      	bne.n	800b078 <_dtoa_r+0x6e0>
 800b010:	f7f5 f95c 	bl	80002cc <__adddf3>
 800b014:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b018:	4604      	mov	r4, r0
 800b01a:	460d      	mov	r5, r1
 800b01c:	f7f5 fd9c 	bl	8000b58 <__aeabi_dcmpgt>
 800b020:	b9c0      	cbnz	r0, 800b054 <_dtoa_r+0x6bc>
 800b022:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b026:	4620      	mov	r0, r4
 800b028:	4629      	mov	r1, r5
 800b02a:	f7f5 fd6d 	bl	8000b08 <__aeabi_dcmpeq>
 800b02e:	b110      	cbz	r0, 800b036 <_dtoa_r+0x69e>
 800b030:	f018 0f01 	tst.w	r8, #1
 800b034:	d10e      	bne.n	800b054 <_dtoa_r+0x6bc>
 800b036:	9902      	ldr	r1, [sp, #8]
 800b038:	4648      	mov	r0, r9
 800b03a:	f000 fbbd 	bl	800b7b8 <_Bfree>
 800b03e:	2300      	movs	r3, #0
 800b040:	7033      	strb	r3, [r6, #0]
 800b042:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b044:	3701      	adds	r7, #1
 800b046:	601f      	str	r7, [r3, #0]
 800b048:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f000 824b 	beq.w	800b4e6 <_dtoa_r+0xb4e>
 800b050:	601e      	str	r6, [r3, #0]
 800b052:	e248      	b.n	800b4e6 <_dtoa_r+0xb4e>
 800b054:	46b8      	mov	r8, r7
 800b056:	4633      	mov	r3, r6
 800b058:	461e      	mov	r6, r3
 800b05a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b05e:	2a39      	cmp	r2, #57	@ 0x39
 800b060:	d106      	bne.n	800b070 <_dtoa_r+0x6d8>
 800b062:	459a      	cmp	sl, r3
 800b064:	d1f8      	bne.n	800b058 <_dtoa_r+0x6c0>
 800b066:	2230      	movs	r2, #48	@ 0x30
 800b068:	f108 0801 	add.w	r8, r8, #1
 800b06c:	f88a 2000 	strb.w	r2, [sl]
 800b070:	781a      	ldrb	r2, [r3, #0]
 800b072:	3201      	adds	r2, #1
 800b074:	701a      	strb	r2, [r3, #0]
 800b076:	e7a0      	b.n	800afba <_dtoa_r+0x622>
 800b078:	4b6f      	ldr	r3, [pc, #444]	@ (800b238 <_dtoa_r+0x8a0>)
 800b07a:	2200      	movs	r2, #0
 800b07c:	f7f5 fadc 	bl	8000638 <__aeabi_dmul>
 800b080:	2200      	movs	r2, #0
 800b082:	2300      	movs	r3, #0
 800b084:	4604      	mov	r4, r0
 800b086:	460d      	mov	r5, r1
 800b088:	f7f5 fd3e 	bl	8000b08 <__aeabi_dcmpeq>
 800b08c:	2800      	cmp	r0, #0
 800b08e:	d09f      	beq.n	800afd0 <_dtoa_r+0x638>
 800b090:	e7d1      	b.n	800b036 <_dtoa_r+0x69e>
 800b092:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b094:	2a00      	cmp	r2, #0
 800b096:	f000 80ea 	beq.w	800b26e <_dtoa_r+0x8d6>
 800b09a:	9a07      	ldr	r2, [sp, #28]
 800b09c:	2a01      	cmp	r2, #1
 800b09e:	f300 80cd 	bgt.w	800b23c <_dtoa_r+0x8a4>
 800b0a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b0a4:	2a00      	cmp	r2, #0
 800b0a6:	f000 80c1 	beq.w	800b22c <_dtoa_r+0x894>
 800b0aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b0ae:	9c08      	ldr	r4, [sp, #32]
 800b0b0:	9e00      	ldr	r6, [sp, #0]
 800b0b2:	9a00      	ldr	r2, [sp, #0]
 800b0b4:	441a      	add	r2, r3
 800b0b6:	9200      	str	r2, [sp, #0]
 800b0b8:	9a06      	ldr	r2, [sp, #24]
 800b0ba:	2101      	movs	r1, #1
 800b0bc:	441a      	add	r2, r3
 800b0be:	4648      	mov	r0, r9
 800b0c0:	9206      	str	r2, [sp, #24]
 800b0c2:	f000 fc77 	bl	800b9b4 <__i2b>
 800b0c6:	4605      	mov	r5, r0
 800b0c8:	b166      	cbz	r6, 800b0e4 <_dtoa_r+0x74c>
 800b0ca:	9b06      	ldr	r3, [sp, #24]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	dd09      	ble.n	800b0e4 <_dtoa_r+0x74c>
 800b0d0:	42b3      	cmp	r3, r6
 800b0d2:	9a00      	ldr	r2, [sp, #0]
 800b0d4:	bfa8      	it	ge
 800b0d6:	4633      	movge	r3, r6
 800b0d8:	1ad2      	subs	r2, r2, r3
 800b0da:	9200      	str	r2, [sp, #0]
 800b0dc:	9a06      	ldr	r2, [sp, #24]
 800b0de:	1af6      	subs	r6, r6, r3
 800b0e0:	1ad3      	subs	r3, r2, r3
 800b0e2:	9306      	str	r3, [sp, #24]
 800b0e4:	9b08      	ldr	r3, [sp, #32]
 800b0e6:	b30b      	cbz	r3, 800b12c <_dtoa_r+0x794>
 800b0e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	f000 80c6 	beq.w	800b27c <_dtoa_r+0x8e4>
 800b0f0:	2c00      	cmp	r4, #0
 800b0f2:	f000 80c0 	beq.w	800b276 <_dtoa_r+0x8de>
 800b0f6:	4629      	mov	r1, r5
 800b0f8:	4622      	mov	r2, r4
 800b0fa:	4648      	mov	r0, r9
 800b0fc:	f000 fd12 	bl	800bb24 <__pow5mult>
 800b100:	9a02      	ldr	r2, [sp, #8]
 800b102:	4601      	mov	r1, r0
 800b104:	4605      	mov	r5, r0
 800b106:	4648      	mov	r0, r9
 800b108:	f000 fc6a 	bl	800b9e0 <__multiply>
 800b10c:	9902      	ldr	r1, [sp, #8]
 800b10e:	4680      	mov	r8, r0
 800b110:	4648      	mov	r0, r9
 800b112:	f000 fb51 	bl	800b7b8 <_Bfree>
 800b116:	9b08      	ldr	r3, [sp, #32]
 800b118:	1b1b      	subs	r3, r3, r4
 800b11a:	9308      	str	r3, [sp, #32]
 800b11c:	f000 80b1 	beq.w	800b282 <_dtoa_r+0x8ea>
 800b120:	9a08      	ldr	r2, [sp, #32]
 800b122:	4641      	mov	r1, r8
 800b124:	4648      	mov	r0, r9
 800b126:	f000 fcfd 	bl	800bb24 <__pow5mult>
 800b12a:	9002      	str	r0, [sp, #8]
 800b12c:	2101      	movs	r1, #1
 800b12e:	4648      	mov	r0, r9
 800b130:	f000 fc40 	bl	800b9b4 <__i2b>
 800b134:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b136:	4604      	mov	r4, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f000 81d8 	beq.w	800b4ee <_dtoa_r+0xb56>
 800b13e:	461a      	mov	r2, r3
 800b140:	4601      	mov	r1, r0
 800b142:	4648      	mov	r0, r9
 800b144:	f000 fcee 	bl	800bb24 <__pow5mult>
 800b148:	9b07      	ldr	r3, [sp, #28]
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	4604      	mov	r4, r0
 800b14e:	f300 809f 	bgt.w	800b290 <_dtoa_r+0x8f8>
 800b152:	9b04      	ldr	r3, [sp, #16]
 800b154:	2b00      	cmp	r3, #0
 800b156:	f040 8097 	bne.w	800b288 <_dtoa_r+0x8f0>
 800b15a:	9b05      	ldr	r3, [sp, #20]
 800b15c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b160:	2b00      	cmp	r3, #0
 800b162:	f040 8093 	bne.w	800b28c <_dtoa_r+0x8f4>
 800b166:	9b05      	ldr	r3, [sp, #20]
 800b168:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b16c:	0d1b      	lsrs	r3, r3, #20
 800b16e:	051b      	lsls	r3, r3, #20
 800b170:	b133      	cbz	r3, 800b180 <_dtoa_r+0x7e8>
 800b172:	9b00      	ldr	r3, [sp, #0]
 800b174:	3301      	adds	r3, #1
 800b176:	9300      	str	r3, [sp, #0]
 800b178:	9b06      	ldr	r3, [sp, #24]
 800b17a:	3301      	adds	r3, #1
 800b17c:	9306      	str	r3, [sp, #24]
 800b17e:	2301      	movs	r3, #1
 800b180:	9308      	str	r3, [sp, #32]
 800b182:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b184:	2b00      	cmp	r3, #0
 800b186:	f000 81b8 	beq.w	800b4fa <_dtoa_r+0xb62>
 800b18a:	6923      	ldr	r3, [r4, #16]
 800b18c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b190:	6918      	ldr	r0, [r3, #16]
 800b192:	f000 fbc3 	bl	800b91c <__hi0bits>
 800b196:	f1c0 0020 	rsb	r0, r0, #32
 800b19a:	9b06      	ldr	r3, [sp, #24]
 800b19c:	4418      	add	r0, r3
 800b19e:	f010 001f 	ands.w	r0, r0, #31
 800b1a2:	f000 8082 	beq.w	800b2aa <_dtoa_r+0x912>
 800b1a6:	f1c0 0320 	rsb	r3, r0, #32
 800b1aa:	2b04      	cmp	r3, #4
 800b1ac:	dd73      	ble.n	800b296 <_dtoa_r+0x8fe>
 800b1ae:	9b00      	ldr	r3, [sp, #0]
 800b1b0:	f1c0 001c 	rsb	r0, r0, #28
 800b1b4:	4403      	add	r3, r0
 800b1b6:	9300      	str	r3, [sp, #0]
 800b1b8:	9b06      	ldr	r3, [sp, #24]
 800b1ba:	4403      	add	r3, r0
 800b1bc:	4406      	add	r6, r0
 800b1be:	9306      	str	r3, [sp, #24]
 800b1c0:	9b00      	ldr	r3, [sp, #0]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	dd05      	ble.n	800b1d2 <_dtoa_r+0x83a>
 800b1c6:	9902      	ldr	r1, [sp, #8]
 800b1c8:	461a      	mov	r2, r3
 800b1ca:	4648      	mov	r0, r9
 800b1cc:	f000 fd04 	bl	800bbd8 <__lshift>
 800b1d0:	9002      	str	r0, [sp, #8]
 800b1d2:	9b06      	ldr	r3, [sp, #24]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	dd05      	ble.n	800b1e4 <_dtoa_r+0x84c>
 800b1d8:	4621      	mov	r1, r4
 800b1da:	461a      	mov	r2, r3
 800b1dc:	4648      	mov	r0, r9
 800b1de:	f000 fcfb 	bl	800bbd8 <__lshift>
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d061      	beq.n	800b2ae <_dtoa_r+0x916>
 800b1ea:	9802      	ldr	r0, [sp, #8]
 800b1ec:	4621      	mov	r1, r4
 800b1ee:	f000 fd5f 	bl	800bcb0 <__mcmp>
 800b1f2:	2800      	cmp	r0, #0
 800b1f4:	da5b      	bge.n	800b2ae <_dtoa_r+0x916>
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	9902      	ldr	r1, [sp, #8]
 800b1fa:	220a      	movs	r2, #10
 800b1fc:	4648      	mov	r0, r9
 800b1fe:	f000 fafd 	bl	800b7fc <__multadd>
 800b202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b204:	9002      	str	r0, [sp, #8]
 800b206:	f107 38ff 	add.w	r8, r7, #4294967295
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	f000 8177 	beq.w	800b4fe <_dtoa_r+0xb66>
 800b210:	4629      	mov	r1, r5
 800b212:	2300      	movs	r3, #0
 800b214:	220a      	movs	r2, #10
 800b216:	4648      	mov	r0, r9
 800b218:	f000 faf0 	bl	800b7fc <__multadd>
 800b21c:	f1bb 0f00 	cmp.w	fp, #0
 800b220:	4605      	mov	r5, r0
 800b222:	dc6f      	bgt.n	800b304 <_dtoa_r+0x96c>
 800b224:	9b07      	ldr	r3, [sp, #28]
 800b226:	2b02      	cmp	r3, #2
 800b228:	dc49      	bgt.n	800b2be <_dtoa_r+0x926>
 800b22a:	e06b      	b.n	800b304 <_dtoa_r+0x96c>
 800b22c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b22e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b232:	e73c      	b.n	800b0ae <_dtoa_r+0x716>
 800b234:	3fe00000 	.word	0x3fe00000
 800b238:	40240000 	.word	0x40240000
 800b23c:	9b03      	ldr	r3, [sp, #12]
 800b23e:	1e5c      	subs	r4, r3, #1
 800b240:	9b08      	ldr	r3, [sp, #32]
 800b242:	42a3      	cmp	r3, r4
 800b244:	db09      	blt.n	800b25a <_dtoa_r+0x8c2>
 800b246:	1b1c      	subs	r4, r3, r4
 800b248:	9b03      	ldr	r3, [sp, #12]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	f6bf af30 	bge.w	800b0b0 <_dtoa_r+0x718>
 800b250:	9b00      	ldr	r3, [sp, #0]
 800b252:	9a03      	ldr	r2, [sp, #12]
 800b254:	1a9e      	subs	r6, r3, r2
 800b256:	2300      	movs	r3, #0
 800b258:	e72b      	b.n	800b0b2 <_dtoa_r+0x71a>
 800b25a:	9b08      	ldr	r3, [sp, #32]
 800b25c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b25e:	9408      	str	r4, [sp, #32]
 800b260:	1ae3      	subs	r3, r4, r3
 800b262:	441a      	add	r2, r3
 800b264:	9e00      	ldr	r6, [sp, #0]
 800b266:	9b03      	ldr	r3, [sp, #12]
 800b268:	920d      	str	r2, [sp, #52]	@ 0x34
 800b26a:	2400      	movs	r4, #0
 800b26c:	e721      	b.n	800b0b2 <_dtoa_r+0x71a>
 800b26e:	9c08      	ldr	r4, [sp, #32]
 800b270:	9e00      	ldr	r6, [sp, #0]
 800b272:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b274:	e728      	b.n	800b0c8 <_dtoa_r+0x730>
 800b276:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b27a:	e751      	b.n	800b120 <_dtoa_r+0x788>
 800b27c:	9a08      	ldr	r2, [sp, #32]
 800b27e:	9902      	ldr	r1, [sp, #8]
 800b280:	e750      	b.n	800b124 <_dtoa_r+0x78c>
 800b282:	f8cd 8008 	str.w	r8, [sp, #8]
 800b286:	e751      	b.n	800b12c <_dtoa_r+0x794>
 800b288:	2300      	movs	r3, #0
 800b28a:	e779      	b.n	800b180 <_dtoa_r+0x7e8>
 800b28c:	9b04      	ldr	r3, [sp, #16]
 800b28e:	e777      	b.n	800b180 <_dtoa_r+0x7e8>
 800b290:	2300      	movs	r3, #0
 800b292:	9308      	str	r3, [sp, #32]
 800b294:	e779      	b.n	800b18a <_dtoa_r+0x7f2>
 800b296:	d093      	beq.n	800b1c0 <_dtoa_r+0x828>
 800b298:	9a00      	ldr	r2, [sp, #0]
 800b29a:	331c      	adds	r3, #28
 800b29c:	441a      	add	r2, r3
 800b29e:	9200      	str	r2, [sp, #0]
 800b2a0:	9a06      	ldr	r2, [sp, #24]
 800b2a2:	441a      	add	r2, r3
 800b2a4:	441e      	add	r6, r3
 800b2a6:	9206      	str	r2, [sp, #24]
 800b2a8:	e78a      	b.n	800b1c0 <_dtoa_r+0x828>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	e7f4      	b.n	800b298 <_dtoa_r+0x900>
 800b2ae:	9b03      	ldr	r3, [sp, #12]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	46b8      	mov	r8, r7
 800b2b4:	dc20      	bgt.n	800b2f8 <_dtoa_r+0x960>
 800b2b6:	469b      	mov	fp, r3
 800b2b8:	9b07      	ldr	r3, [sp, #28]
 800b2ba:	2b02      	cmp	r3, #2
 800b2bc:	dd1e      	ble.n	800b2fc <_dtoa_r+0x964>
 800b2be:	f1bb 0f00 	cmp.w	fp, #0
 800b2c2:	f47f adb1 	bne.w	800ae28 <_dtoa_r+0x490>
 800b2c6:	4621      	mov	r1, r4
 800b2c8:	465b      	mov	r3, fp
 800b2ca:	2205      	movs	r2, #5
 800b2cc:	4648      	mov	r0, r9
 800b2ce:	f000 fa95 	bl	800b7fc <__multadd>
 800b2d2:	4601      	mov	r1, r0
 800b2d4:	4604      	mov	r4, r0
 800b2d6:	9802      	ldr	r0, [sp, #8]
 800b2d8:	f000 fcea 	bl	800bcb0 <__mcmp>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	f77f ada3 	ble.w	800ae28 <_dtoa_r+0x490>
 800b2e2:	4656      	mov	r6, sl
 800b2e4:	2331      	movs	r3, #49	@ 0x31
 800b2e6:	f806 3b01 	strb.w	r3, [r6], #1
 800b2ea:	f108 0801 	add.w	r8, r8, #1
 800b2ee:	e59f      	b.n	800ae30 <_dtoa_r+0x498>
 800b2f0:	9c03      	ldr	r4, [sp, #12]
 800b2f2:	46b8      	mov	r8, r7
 800b2f4:	4625      	mov	r5, r4
 800b2f6:	e7f4      	b.n	800b2e2 <_dtoa_r+0x94a>
 800b2f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b2fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	f000 8101 	beq.w	800b506 <_dtoa_r+0xb6e>
 800b304:	2e00      	cmp	r6, #0
 800b306:	dd05      	ble.n	800b314 <_dtoa_r+0x97c>
 800b308:	4629      	mov	r1, r5
 800b30a:	4632      	mov	r2, r6
 800b30c:	4648      	mov	r0, r9
 800b30e:	f000 fc63 	bl	800bbd8 <__lshift>
 800b312:	4605      	mov	r5, r0
 800b314:	9b08      	ldr	r3, [sp, #32]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d05c      	beq.n	800b3d4 <_dtoa_r+0xa3c>
 800b31a:	6869      	ldr	r1, [r5, #4]
 800b31c:	4648      	mov	r0, r9
 800b31e:	f000 fa0b 	bl	800b738 <_Balloc>
 800b322:	4606      	mov	r6, r0
 800b324:	b928      	cbnz	r0, 800b332 <_dtoa_r+0x99a>
 800b326:	4b82      	ldr	r3, [pc, #520]	@ (800b530 <_dtoa_r+0xb98>)
 800b328:	4602      	mov	r2, r0
 800b32a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b32e:	f7ff bb4a 	b.w	800a9c6 <_dtoa_r+0x2e>
 800b332:	692a      	ldr	r2, [r5, #16]
 800b334:	3202      	adds	r2, #2
 800b336:	0092      	lsls	r2, r2, #2
 800b338:	f105 010c 	add.w	r1, r5, #12
 800b33c:	300c      	adds	r0, #12
 800b33e:	f7ff fa8c 	bl	800a85a <memcpy>
 800b342:	2201      	movs	r2, #1
 800b344:	4631      	mov	r1, r6
 800b346:	4648      	mov	r0, r9
 800b348:	f000 fc46 	bl	800bbd8 <__lshift>
 800b34c:	f10a 0301 	add.w	r3, sl, #1
 800b350:	9300      	str	r3, [sp, #0]
 800b352:	eb0a 030b 	add.w	r3, sl, fp
 800b356:	9308      	str	r3, [sp, #32]
 800b358:	9b04      	ldr	r3, [sp, #16]
 800b35a:	f003 0301 	and.w	r3, r3, #1
 800b35e:	462f      	mov	r7, r5
 800b360:	9306      	str	r3, [sp, #24]
 800b362:	4605      	mov	r5, r0
 800b364:	9b00      	ldr	r3, [sp, #0]
 800b366:	9802      	ldr	r0, [sp, #8]
 800b368:	4621      	mov	r1, r4
 800b36a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b36e:	f7ff fa89 	bl	800a884 <quorem>
 800b372:	4603      	mov	r3, r0
 800b374:	3330      	adds	r3, #48	@ 0x30
 800b376:	9003      	str	r0, [sp, #12]
 800b378:	4639      	mov	r1, r7
 800b37a:	9802      	ldr	r0, [sp, #8]
 800b37c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b37e:	f000 fc97 	bl	800bcb0 <__mcmp>
 800b382:	462a      	mov	r2, r5
 800b384:	9004      	str	r0, [sp, #16]
 800b386:	4621      	mov	r1, r4
 800b388:	4648      	mov	r0, r9
 800b38a:	f000 fcad 	bl	800bce8 <__mdiff>
 800b38e:	68c2      	ldr	r2, [r0, #12]
 800b390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b392:	4606      	mov	r6, r0
 800b394:	bb02      	cbnz	r2, 800b3d8 <_dtoa_r+0xa40>
 800b396:	4601      	mov	r1, r0
 800b398:	9802      	ldr	r0, [sp, #8]
 800b39a:	f000 fc89 	bl	800bcb0 <__mcmp>
 800b39e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3a0:	4602      	mov	r2, r0
 800b3a2:	4631      	mov	r1, r6
 800b3a4:	4648      	mov	r0, r9
 800b3a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b3a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3aa:	f000 fa05 	bl	800b7b8 <_Bfree>
 800b3ae:	9b07      	ldr	r3, [sp, #28]
 800b3b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b3b2:	9e00      	ldr	r6, [sp, #0]
 800b3b4:	ea42 0103 	orr.w	r1, r2, r3
 800b3b8:	9b06      	ldr	r3, [sp, #24]
 800b3ba:	4319      	orrs	r1, r3
 800b3bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3be:	d10d      	bne.n	800b3dc <_dtoa_r+0xa44>
 800b3c0:	2b39      	cmp	r3, #57	@ 0x39
 800b3c2:	d027      	beq.n	800b414 <_dtoa_r+0xa7c>
 800b3c4:	9a04      	ldr	r2, [sp, #16]
 800b3c6:	2a00      	cmp	r2, #0
 800b3c8:	dd01      	ble.n	800b3ce <_dtoa_r+0xa36>
 800b3ca:	9b03      	ldr	r3, [sp, #12]
 800b3cc:	3331      	adds	r3, #49	@ 0x31
 800b3ce:	f88b 3000 	strb.w	r3, [fp]
 800b3d2:	e52e      	b.n	800ae32 <_dtoa_r+0x49a>
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	e7b9      	b.n	800b34c <_dtoa_r+0x9b4>
 800b3d8:	2201      	movs	r2, #1
 800b3da:	e7e2      	b.n	800b3a2 <_dtoa_r+0xa0a>
 800b3dc:	9904      	ldr	r1, [sp, #16]
 800b3de:	2900      	cmp	r1, #0
 800b3e0:	db04      	blt.n	800b3ec <_dtoa_r+0xa54>
 800b3e2:	9807      	ldr	r0, [sp, #28]
 800b3e4:	4301      	orrs	r1, r0
 800b3e6:	9806      	ldr	r0, [sp, #24]
 800b3e8:	4301      	orrs	r1, r0
 800b3ea:	d120      	bne.n	800b42e <_dtoa_r+0xa96>
 800b3ec:	2a00      	cmp	r2, #0
 800b3ee:	ddee      	ble.n	800b3ce <_dtoa_r+0xa36>
 800b3f0:	9902      	ldr	r1, [sp, #8]
 800b3f2:	9300      	str	r3, [sp, #0]
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	4648      	mov	r0, r9
 800b3f8:	f000 fbee 	bl	800bbd8 <__lshift>
 800b3fc:	4621      	mov	r1, r4
 800b3fe:	9002      	str	r0, [sp, #8]
 800b400:	f000 fc56 	bl	800bcb0 <__mcmp>
 800b404:	2800      	cmp	r0, #0
 800b406:	9b00      	ldr	r3, [sp, #0]
 800b408:	dc02      	bgt.n	800b410 <_dtoa_r+0xa78>
 800b40a:	d1e0      	bne.n	800b3ce <_dtoa_r+0xa36>
 800b40c:	07da      	lsls	r2, r3, #31
 800b40e:	d5de      	bpl.n	800b3ce <_dtoa_r+0xa36>
 800b410:	2b39      	cmp	r3, #57	@ 0x39
 800b412:	d1da      	bne.n	800b3ca <_dtoa_r+0xa32>
 800b414:	2339      	movs	r3, #57	@ 0x39
 800b416:	f88b 3000 	strb.w	r3, [fp]
 800b41a:	4633      	mov	r3, r6
 800b41c:	461e      	mov	r6, r3
 800b41e:	3b01      	subs	r3, #1
 800b420:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b424:	2a39      	cmp	r2, #57	@ 0x39
 800b426:	d04e      	beq.n	800b4c6 <_dtoa_r+0xb2e>
 800b428:	3201      	adds	r2, #1
 800b42a:	701a      	strb	r2, [r3, #0]
 800b42c:	e501      	b.n	800ae32 <_dtoa_r+0x49a>
 800b42e:	2a00      	cmp	r2, #0
 800b430:	dd03      	ble.n	800b43a <_dtoa_r+0xaa2>
 800b432:	2b39      	cmp	r3, #57	@ 0x39
 800b434:	d0ee      	beq.n	800b414 <_dtoa_r+0xa7c>
 800b436:	3301      	adds	r3, #1
 800b438:	e7c9      	b.n	800b3ce <_dtoa_r+0xa36>
 800b43a:	9a00      	ldr	r2, [sp, #0]
 800b43c:	9908      	ldr	r1, [sp, #32]
 800b43e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b442:	428a      	cmp	r2, r1
 800b444:	d028      	beq.n	800b498 <_dtoa_r+0xb00>
 800b446:	9902      	ldr	r1, [sp, #8]
 800b448:	2300      	movs	r3, #0
 800b44a:	220a      	movs	r2, #10
 800b44c:	4648      	mov	r0, r9
 800b44e:	f000 f9d5 	bl	800b7fc <__multadd>
 800b452:	42af      	cmp	r7, r5
 800b454:	9002      	str	r0, [sp, #8]
 800b456:	f04f 0300 	mov.w	r3, #0
 800b45a:	f04f 020a 	mov.w	r2, #10
 800b45e:	4639      	mov	r1, r7
 800b460:	4648      	mov	r0, r9
 800b462:	d107      	bne.n	800b474 <_dtoa_r+0xadc>
 800b464:	f000 f9ca 	bl	800b7fc <__multadd>
 800b468:	4607      	mov	r7, r0
 800b46a:	4605      	mov	r5, r0
 800b46c:	9b00      	ldr	r3, [sp, #0]
 800b46e:	3301      	adds	r3, #1
 800b470:	9300      	str	r3, [sp, #0]
 800b472:	e777      	b.n	800b364 <_dtoa_r+0x9cc>
 800b474:	f000 f9c2 	bl	800b7fc <__multadd>
 800b478:	4629      	mov	r1, r5
 800b47a:	4607      	mov	r7, r0
 800b47c:	2300      	movs	r3, #0
 800b47e:	220a      	movs	r2, #10
 800b480:	4648      	mov	r0, r9
 800b482:	f000 f9bb 	bl	800b7fc <__multadd>
 800b486:	4605      	mov	r5, r0
 800b488:	e7f0      	b.n	800b46c <_dtoa_r+0xad4>
 800b48a:	f1bb 0f00 	cmp.w	fp, #0
 800b48e:	bfcc      	ite	gt
 800b490:	465e      	movgt	r6, fp
 800b492:	2601      	movle	r6, #1
 800b494:	4456      	add	r6, sl
 800b496:	2700      	movs	r7, #0
 800b498:	9902      	ldr	r1, [sp, #8]
 800b49a:	9300      	str	r3, [sp, #0]
 800b49c:	2201      	movs	r2, #1
 800b49e:	4648      	mov	r0, r9
 800b4a0:	f000 fb9a 	bl	800bbd8 <__lshift>
 800b4a4:	4621      	mov	r1, r4
 800b4a6:	9002      	str	r0, [sp, #8]
 800b4a8:	f000 fc02 	bl	800bcb0 <__mcmp>
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	dcb4      	bgt.n	800b41a <_dtoa_r+0xa82>
 800b4b0:	d102      	bne.n	800b4b8 <_dtoa_r+0xb20>
 800b4b2:	9b00      	ldr	r3, [sp, #0]
 800b4b4:	07db      	lsls	r3, r3, #31
 800b4b6:	d4b0      	bmi.n	800b41a <_dtoa_r+0xa82>
 800b4b8:	4633      	mov	r3, r6
 800b4ba:	461e      	mov	r6, r3
 800b4bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4c0:	2a30      	cmp	r2, #48	@ 0x30
 800b4c2:	d0fa      	beq.n	800b4ba <_dtoa_r+0xb22>
 800b4c4:	e4b5      	b.n	800ae32 <_dtoa_r+0x49a>
 800b4c6:	459a      	cmp	sl, r3
 800b4c8:	d1a8      	bne.n	800b41c <_dtoa_r+0xa84>
 800b4ca:	2331      	movs	r3, #49	@ 0x31
 800b4cc:	f108 0801 	add.w	r8, r8, #1
 800b4d0:	f88a 3000 	strb.w	r3, [sl]
 800b4d4:	e4ad      	b.n	800ae32 <_dtoa_r+0x49a>
 800b4d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b4d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b534 <_dtoa_r+0xb9c>
 800b4dc:	b11b      	cbz	r3, 800b4e6 <_dtoa_r+0xb4e>
 800b4de:	f10a 0308 	add.w	r3, sl, #8
 800b4e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b4e4:	6013      	str	r3, [r2, #0]
 800b4e6:	4650      	mov	r0, sl
 800b4e8:	b017      	add	sp, #92	@ 0x5c
 800b4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ee:	9b07      	ldr	r3, [sp, #28]
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	f77f ae2e 	ble.w	800b152 <_dtoa_r+0x7ba>
 800b4f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4f8:	9308      	str	r3, [sp, #32]
 800b4fa:	2001      	movs	r0, #1
 800b4fc:	e64d      	b.n	800b19a <_dtoa_r+0x802>
 800b4fe:	f1bb 0f00 	cmp.w	fp, #0
 800b502:	f77f aed9 	ble.w	800b2b8 <_dtoa_r+0x920>
 800b506:	4656      	mov	r6, sl
 800b508:	9802      	ldr	r0, [sp, #8]
 800b50a:	4621      	mov	r1, r4
 800b50c:	f7ff f9ba 	bl	800a884 <quorem>
 800b510:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b514:	f806 3b01 	strb.w	r3, [r6], #1
 800b518:	eba6 020a 	sub.w	r2, r6, sl
 800b51c:	4593      	cmp	fp, r2
 800b51e:	ddb4      	ble.n	800b48a <_dtoa_r+0xaf2>
 800b520:	9902      	ldr	r1, [sp, #8]
 800b522:	2300      	movs	r3, #0
 800b524:	220a      	movs	r2, #10
 800b526:	4648      	mov	r0, r9
 800b528:	f000 f968 	bl	800b7fc <__multadd>
 800b52c:	9002      	str	r0, [sp, #8]
 800b52e:	e7eb      	b.n	800b508 <_dtoa_r+0xb70>
 800b530:	0800e221 	.word	0x0800e221
 800b534:	0800e1a5 	.word	0x0800e1a5

0800b538 <_free_r>:
 800b538:	b538      	push	{r3, r4, r5, lr}
 800b53a:	4605      	mov	r5, r0
 800b53c:	2900      	cmp	r1, #0
 800b53e:	d041      	beq.n	800b5c4 <_free_r+0x8c>
 800b540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b544:	1f0c      	subs	r4, r1, #4
 800b546:	2b00      	cmp	r3, #0
 800b548:	bfb8      	it	lt
 800b54a:	18e4      	addlt	r4, r4, r3
 800b54c:	f000 f8e8 	bl	800b720 <__malloc_lock>
 800b550:	4a1d      	ldr	r2, [pc, #116]	@ (800b5c8 <_free_r+0x90>)
 800b552:	6813      	ldr	r3, [r2, #0]
 800b554:	b933      	cbnz	r3, 800b564 <_free_r+0x2c>
 800b556:	6063      	str	r3, [r4, #4]
 800b558:	6014      	str	r4, [r2, #0]
 800b55a:	4628      	mov	r0, r5
 800b55c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b560:	f000 b8e4 	b.w	800b72c <__malloc_unlock>
 800b564:	42a3      	cmp	r3, r4
 800b566:	d908      	bls.n	800b57a <_free_r+0x42>
 800b568:	6820      	ldr	r0, [r4, #0]
 800b56a:	1821      	adds	r1, r4, r0
 800b56c:	428b      	cmp	r3, r1
 800b56e:	bf01      	itttt	eq
 800b570:	6819      	ldreq	r1, [r3, #0]
 800b572:	685b      	ldreq	r3, [r3, #4]
 800b574:	1809      	addeq	r1, r1, r0
 800b576:	6021      	streq	r1, [r4, #0]
 800b578:	e7ed      	b.n	800b556 <_free_r+0x1e>
 800b57a:	461a      	mov	r2, r3
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	b10b      	cbz	r3, 800b584 <_free_r+0x4c>
 800b580:	42a3      	cmp	r3, r4
 800b582:	d9fa      	bls.n	800b57a <_free_r+0x42>
 800b584:	6811      	ldr	r1, [r2, #0]
 800b586:	1850      	adds	r0, r2, r1
 800b588:	42a0      	cmp	r0, r4
 800b58a:	d10b      	bne.n	800b5a4 <_free_r+0x6c>
 800b58c:	6820      	ldr	r0, [r4, #0]
 800b58e:	4401      	add	r1, r0
 800b590:	1850      	adds	r0, r2, r1
 800b592:	4283      	cmp	r3, r0
 800b594:	6011      	str	r1, [r2, #0]
 800b596:	d1e0      	bne.n	800b55a <_free_r+0x22>
 800b598:	6818      	ldr	r0, [r3, #0]
 800b59a:	685b      	ldr	r3, [r3, #4]
 800b59c:	6053      	str	r3, [r2, #4]
 800b59e:	4408      	add	r0, r1
 800b5a0:	6010      	str	r0, [r2, #0]
 800b5a2:	e7da      	b.n	800b55a <_free_r+0x22>
 800b5a4:	d902      	bls.n	800b5ac <_free_r+0x74>
 800b5a6:	230c      	movs	r3, #12
 800b5a8:	602b      	str	r3, [r5, #0]
 800b5aa:	e7d6      	b.n	800b55a <_free_r+0x22>
 800b5ac:	6820      	ldr	r0, [r4, #0]
 800b5ae:	1821      	adds	r1, r4, r0
 800b5b0:	428b      	cmp	r3, r1
 800b5b2:	bf04      	itt	eq
 800b5b4:	6819      	ldreq	r1, [r3, #0]
 800b5b6:	685b      	ldreq	r3, [r3, #4]
 800b5b8:	6063      	str	r3, [r4, #4]
 800b5ba:	bf04      	itt	eq
 800b5bc:	1809      	addeq	r1, r1, r0
 800b5be:	6021      	streq	r1, [r4, #0]
 800b5c0:	6054      	str	r4, [r2, #4]
 800b5c2:	e7ca      	b.n	800b55a <_free_r+0x22>
 800b5c4:	bd38      	pop	{r3, r4, r5, pc}
 800b5c6:	bf00      	nop
 800b5c8:	200138b0 	.word	0x200138b0

0800b5cc <malloc>:
 800b5cc:	4b02      	ldr	r3, [pc, #8]	@ (800b5d8 <malloc+0xc>)
 800b5ce:	4601      	mov	r1, r0
 800b5d0:	6818      	ldr	r0, [r3, #0]
 800b5d2:	f000 b825 	b.w	800b620 <_malloc_r>
 800b5d6:	bf00      	nop
 800b5d8:	2000001c 	.word	0x2000001c

0800b5dc <sbrk_aligned>:
 800b5dc:	b570      	push	{r4, r5, r6, lr}
 800b5de:	4e0f      	ldr	r6, [pc, #60]	@ (800b61c <sbrk_aligned+0x40>)
 800b5e0:	460c      	mov	r4, r1
 800b5e2:	6831      	ldr	r1, [r6, #0]
 800b5e4:	4605      	mov	r5, r0
 800b5e6:	b911      	cbnz	r1, 800b5ee <sbrk_aligned+0x12>
 800b5e8:	f001 fe04 	bl	800d1f4 <_sbrk_r>
 800b5ec:	6030      	str	r0, [r6, #0]
 800b5ee:	4621      	mov	r1, r4
 800b5f0:	4628      	mov	r0, r5
 800b5f2:	f001 fdff 	bl	800d1f4 <_sbrk_r>
 800b5f6:	1c43      	adds	r3, r0, #1
 800b5f8:	d103      	bne.n	800b602 <sbrk_aligned+0x26>
 800b5fa:	f04f 34ff 	mov.w	r4, #4294967295
 800b5fe:	4620      	mov	r0, r4
 800b600:	bd70      	pop	{r4, r5, r6, pc}
 800b602:	1cc4      	adds	r4, r0, #3
 800b604:	f024 0403 	bic.w	r4, r4, #3
 800b608:	42a0      	cmp	r0, r4
 800b60a:	d0f8      	beq.n	800b5fe <sbrk_aligned+0x22>
 800b60c:	1a21      	subs	r1, r4, r0
 800b60e:	4628      	mov	r0, r5
 800b610:	f001 fdf0 	bl	800d1f4 <_sbrk_r>
 800b614:	3001      	adds	r0, #1
 800b616:	d1f2      	bne.n	800b5fe <sbrk_aligned+0x22>
 800b618:	e7ef      	b.n	800b5fa <sbrk_aligned+0x1e>
 800b61a:	bf00      	nop
 800b61c:	200138ac 	.word	0x200138ac

0800b620 <_malloc_r>:
 800b620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b624:	1ccd      	adds	r5, r1, #3
 800b626:	f025 0503 	bic.w	r5, r5, #3
 800b62a:	3508      	adds	r5, #8
 800b62c:	2d0c      	cmp	r5, #12
 800b62e:	bf38      	it	cc
 800b630:	250c      	movcc	r5, #12
 800b632:	2d00      	cmp	r5, #0
 800b634:	4606      	mov	r6, r0
 800b636:	db01      	blt.n	800b63c <_malloc_r+0x1c>
 800b638:	42a9      	cmp	r1, r5
 800b63a:	d904      	bls.n	800b646 <_malloc_r+0x26>
 800b63c:	230c      	movs	r3, #12
 800b63e:	6033      	str	r3, [r6, #0]
 800b640:	2000      	movs	r0, #0
 800b642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b646:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b71c <_malloc_r+0xfc>
 800b64a:	f000 f869 	bl	800b720 <__malloc_lock>
 800b64e:	f8d8 3000 	ldr.w	r3, [r8]
 800b652:	461c      	mov	r4, r3
 800b654:	bb44      	cbnz	r4, 800b6a8 <_malloc_r+0x88>
 800b656:	4629      	mov	r1, r5
 800b658:	4630      	mov	r0, r6
 800b65a:	f7ff ffbf 	bl	800b5dc <sbrk_aligned>
 800b65e:	1c43      	adds	r3, r0, #1
 800b660:	4604      	mov	r4, r0
 800b662:	d158      	bne.n	800b716 <_malloc_r+0xf6>
 800b664:	f8d8 4000 	ldr.w	r4, [r8]
 800b668:	4627      	mov	r7, r4
 800b66a:	2f00      	cmp	r7, #0
 800b66c:	d143      	bne.n	800b6f6 <_malloc_r+0xd6>
 800b66e:	2c00      	cmp	r4, #0
 800b670:	d04b      	beq.n	800b70a <_malloc_r+0xea>
 800b672:	6823      	ldr	r3, [r4, #0]
 800b674:	4639      	mov	r1, r7
 800b676:	4630      	mov	r0, r6
 800b678:	eb04 0903 	add.w	r9, r4, r3
 800b67c:	f001 fdba 	bl	800d1f4 <_sbrk_r>
 800b680:	4581      	cmp	r9, r0
 800b682:	d142      	bne.n	800b70a <_malloc_r+0xea>
 800b684:	6821      	ldr	r1, [r4, #0]
 800b686:	1a6d      	subs	r5, r5, r1
 800b688:	4629      	mov	r1, r5
 800b68a:	4630      	mov	r0, r6
 800b68c:	f7ff ffa6 	bl	800b5dc <sbrk_aligned>
 800b690:	3001      	adds	r0, #1
 800b692:	d03a      	beq.n	800b70a <_malloc_r+0xea>
 800b694:	6823      	ldr	r3, [r4, #0]
 800b696:	442b      	add	r3, r5
 800b698:	6023      	str	r3, [r4, #0]
 800b69a:	f8d8 3000 	ldr.w	r3, [r8]
 800b69e:	685a      	ldr	r2, [r3, #4]
 800b6a0:	bb62      	cbnz	r2, 800b6fc <_malloc_r+0xdc>
 800b6a2:	f8c8 7000 	str.w	r7, [r8]
 800b6a6:	e00f      	b.n	800b6c8 <_malloc_r+0xa8>
 800b6a8:	6822      	ldr	r2, [r4, #0]
 800b6aa:	1b52      	subs	r2, r2, r5
 800b6ac:	d420      	bmi.n	800b6f0 <_malloc_r+0xd0>
 800b6ae:	2a0b      	cmp	r2, #11
 800b6b0:	d917      	bls.n	800b6e2 <_malloc_r+0xc2>
 800b6b2:	1961      	adds	r1, r4, r5
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	6025      	str	r5, [r4, #0]
 800b6b8:	bf18      	it	ne
 800b6ba:	6059      	strne	r1, [r3, #4]
 800b6bc:	6863      	ldr	r3, [r4, #4]
 800b6be:	bf08      	it	eq
 800b6c0:	f8c8 1000 	streq.w	r1, [r8]
 800b6c4:	5162      	str	r2, [r4, r5]
 800b6c6:	604b      	str	r3, [r1, #4]
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	f000 f82f 	bl	800b72c <__malloc_unlock>
 800b6ce:	f104 000b 	add.w	r0, r4, #11
 800b6d2:	1d23      	adds	r3, r4, #4
 800b6d4:	f020 0007 	bic.w	r0, r0, #7
 800b6d8:	1ac2      	subs	r2, r0, r3
 800b6da:	bf1c      	itt	ne
 800b6dc:	1a1b      	subne	r3, r3, r0
 800b6de:	50a3      	strne	r3, [r4, r2]
 800b6e0:	e7af      	b.n	800b642 <_malloc_r+0x22>
 800b6e2:	6862      	ldr	r2, [r4, #4]
 800b6e4:	42a3      	cmp	r3, r4
 800b6e6:	bf0c      	ite	eq
 800b6e8:	f8c8 2000 	streq.w	r2, [r8]
 800b6ec:	605a      	strne	r2, [r3, #4]
 800b6ee:	e7eb      	b.n	800b6c8 <_malloc_r+0xa8>
 800b6f0:	4623      	mov	r3, r4
 800b6f2:	6864      	ldr	r4, [r4, #4]
 800b6f4:	e7ae      	b.n	800b654 <_malloc_r+0x34>
 800b6f6:	463c      	mov	r4, r7
 800b6f8:	687f      	ldr	r7, [r7, #4]
 800b6fa:	e7b6      	b.n	800b66a <_malloc_r+0x4a>
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	42a3      	cmp	r3, r4
 800b702:	d1fb      	bne.n	800b6fc <_malloc_r+0xdc>
 800b704:	2300      	movs	r3, #0
 800b706:	6053      	str	r3, [r2, #4]
 800b708:	e7de      	b.n	800b6c8 <_malloc_r+0xa8>
 800b70a:	230c      	movs	r3, #12
 800b70c:	6033      	str	r3, [r6, #0]
 800b70e:	4630      	mov	r0, r6
 800b710:	f000 f80c 	bl	800b72c <__malloc_unlock>
 800b714:	e794      	b.n	800b640 <_malloc_r+0x20>
 800b716:	6005      	str	r5, [r0, #0]
 800b718:	e7d6      	b.n	800b6c8 <_malloc_r+0xa8>
 800b71a:	bf00      	nop
 800b71c:	200138b0 	.word	0x200138b0

0800b720 <__malloc_lock>:
 800b720:	4801      	ldr	r0, [pc, #4]	@ (800b728 <__malloc_lock+0x8>)
 800b722:	f7ff b898 	b.w	800a856 <__retarget_lock_acquire_recursive>
 800b726:	bf00      	nop
 800b728:	200138a8 	.word	0x200138a8

0800b72c <__malloc_unlock>:
 800b72c:	4801      	ldr	r0, [pc, #4]	@ (800b734 <__malloc_unlock+0x8>)
 800b72e:	f7ff b893 	b.w	800a858 <__retarget_lock_release_recursive>
 800b732:	bf00      	nop
 800b734:	200138a8 	.word	0x200138a8

0800b738 <_Balloc>:
 800b738:	b570      	push	{r4, r5, r6, lr}
 800b73a:	69c6      	ldr	r6, [r0, #28]
 800b73c:	4604      	mov	r4, r0
 800b73e:	460d      	mov	r5, r1
 800b740:	b976      	cbnz	r6, 800b760 <_Balloc+0x28>
 800b742:	2010      	movs	r0, #16
 800b744:	f7ff ff42 	bl	800b5cc <malloc>
 800b748:	4602      	mov	r2, r0
 800b74a:	61e0      	str	r0, [r4, #28]
 800b74c:	b920      	cbnz	r0, 800b758 <_Balloc+0x20>
 800b74e:	4b18      	ldr	r3, [pc, #96]	@ (800b7b0 <_Balloc+0x78>)
 800b750:	4818      	ldr	r0, [pc, #96]	@ (800b7b4 <_Balloc+0x7c>)
 800b752:	216b      	movs	r1, #107	@ 0x6b
 800b754:	f001 fd68 	bl	800d228 <__assert_func>
 800b758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b75c:	6006      	str	r6, [r0, #0]
 800b75e:	60c6      	str	r6, [r0, #12]
 800b760:	69e6      	ldr	r6, [r4, #28]
 800b762:	68f3      	ldr	r3, [r6, #12]
 800b764:	b183      	cbz	r3, 800b788 <_Balloc+0x50>
 800b766:	69e3      	ldr	r3, [r4, #28]
 800b768:	68db      	ldr	r3, [r3, #12]
 800b76a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b76e:	b9b8      	cbnz	r0, 800b7a0 <_Balloc+0x68>
 800b770:	2101      	movs	r1, #1
 800b772:	fa01 f605 	lsl.w	r6, r1, r5
 800b776:	1d72      	adds	r2, r6, #5
 800b778:	0092      	lsls	r2, r2, #2
 800b77a:	4620      	mov	r0, r4
 800b77c:	f001 fd72 	bl	800d264 <_calloc_r>
 800b780:	b160      	cbz	r0, 800b79c <_Balloc+0x64>
 800b782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b786:	e00e      	b.n	800b7a6 <_Balloc+0x6e>
 800b788:	2221      	movs	r2, #33	@ 0x21
 800b78a:	2104      	movs	r1, #4
 800b78c:	4620      	mov	r0, r4
 800b78e:	f001 fd69 	bl	800d264 <_calloc_r>
 800b792:	69e3      	ldr	r3, [r4, #28]
 800b794:	60f0      	str	r0, [r6, #12]
 800b796:	68db      	ldr	r3, [r3, #12]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d1e4      	bne.n	800b766 <_Balloc+0x2e>
 800b79c:	2000      	movs	r0, #0
 800b79e:	bd70      	pop	{r4, r5, r6, pc}
 800b7a0:	6802      	ldr	r2, [r0, #0]
 800b7a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b7ac:	e7f7      	b.n	800b79e <_Balloc+0x66>
 800b7ae:	bf00      	nop
 800b7b0:	0800e1b2 	.word	0x0800e1b2
 800b7b4:	0800e232 	.word	0x0800e232

0800b7b8 <_Bfree>:
 800b7b8:	b570      	push	{r4, r5, r6, lr}
 800b7ba:	69c6      	ldr	r6, [r0, #28]
 800b7bc:	4605      	mov	r5, r0
 800b7be:	460c      	mov	r4, r1
 800b7c0:	b976      	cbnz	r6, 800b7e0 <_Bfree+0x28>
 800b7c2:	2010      	movs	r0, #16
 800b7c4:	f7ff ff02 	bl	800b5cc <malloc>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	61e8      	str	r0, [r5, #28]
 800b7cc:	b920      	cbnz	r0, 800b7d8 <_Bfree+0x20>
 800b7ce:	4b09      	ldr	r3, [pc, #36]	@ (800b7f4 <_Bfree+0x3c>)
 800b7d0:	4809      	ldr	r0, [pc, #36]	@ (800b7f8 <_Bfree+0x40>)
 800b7d2:	218f      	movs	r1, #143	@ 0x8f
 800b7d4:	f001 fd28 	bl	800d228 <__assert_func>
 800b7d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7dc:	6006      	str	r6, [r0, #0]
 800b7de:	60c6      	str	r6, [r0, #12]
 800b7e0:	b13c      	cbz	r4, 800b7f2 <_Bfree+0x3a>
 800b7e2:	69eb      	ldr	r3, [r5, #28]
 800b7e4:	6862      	ldr	r2, [r4, #4]
 800b7e6:	68db      	ldr	r3, [r3, #12]
 800b7e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7ec:	6021      	str	r1, [r4, #0]
 800b7ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b7f2:	bd70      	pop	{r4, r5, r6, pc}
 800b7f4:	0800e1b2 	.word	0x0800e1b2
 800b7f8:	0800e232 	.word	0x0800e232

0800b7fc <__multadd>:
 800b7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b800:	690d      	ldr	r5, [r1, #16]
 800b802:	4607      	mov	r7, r0
 800b804:	460c      	mov	r4, r1
 800b806:	461e      	mov	r6, r3
 800b808:	f101 0c14 	add.w	ip, r1, #20
 800b80c:	2000      	movs	r0, #0
 800b80e:	f8dc 3000 	ldr.w	r3, [ip]
 800b812:	b299      	uxth	r1, r3
 800b814:	fb02 6101 	mla	r1, r2, r1, r6
 800b818:	0c1e      	lsrs	r6, r3, #16
 800b81a:	0c0b      	lsrs	r3, r1, #16
 800b81c:	fb02 3306 	mla	r3, r2, r6, r3
 800b820:	b289      	uxth	r1, r1
 800b822:	3001      	adds	r0, #1
 800b824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b828:	4285      	cmp	r5, r0
 800b82a:	f84c 1b04 	str.w	r1, [ip], #4
 800b82e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b832:	dcec      	bgt.n	800b80e <__multadd+0x12>
 800b834:	b30e      	cbz	r6, 800b87a <__multadd+0x7e>
 800b836:	68a3      	ldr	r3, [r4, #8]
 800b838:	42ab      	cmp	r3, r5
 800b83a:	dc19      	bgt.n	800b870 <__multadd+0x74>
 800b83c:	6861      	ldr	r1, [r4, #4]
 800b83e:	4638      	mov	r0, r7
 800b840:	3101      	adds	r1, #1
 800b842:	f7ff ff79 	bl	800b738 <_Balloc>
 800b846:	4680      	mov	r8, r0
 800b848:	b928      	cbnz	r0, 800b856 <__multadd+0x5a>
 800b84a:	4602      	mov	r2, r0
 800b84c:	4b0c      	ldr	r3, [pc, #48]	@ (800b880 <__multadd+0x84>)
 800b84e:	480d      	ldr	r0, [pc, #52]	@ (800b884 <__multadd+0x88>)
 800b850:	21ba      	movs	r1, #186	@ 0xba
 800b852:	f001 fce9 	bl	800d228 <__assert_func>
 800b856:	6922      	ldr	r2, [r4, #16]
 800b858:	3202      	adds	r2, #2
 800b85a:	f104 010c 	add.w	r1, r4, #12
 800b85e:	0092      	lsls	r2, r2, #2
 800b860:	300c      	adds	r0, #12
 800b862:	f7fe fffa 	bl	800a85a <memcpy>
 800b866:	4621      	mov	r1, r4
 800b868:	4638      	mov	r0, r7
 800b86a:	f7ff ffa5 	bl	800b7b8 <_Bfree>
 800b86e:	4644      	mov	r4, r8
 800b870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b874:	3501      	adds	r5, #1
 800b876:	615e      	str	r6, [r3, #20]
 800b878:	6125      	str	r5, [r4, #16]
 800b87a:	4620      	mov	r0, r4
 800b87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b880:	0800e221 	.word	0x0800e221
 800b884:	0800e232 	.word	0x0800e232

0800b888 <__s2b>:
 800b888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b88c:	460c      	mov	r4, r1
 800b88e:	4615      	mov	r5, r2
 800b890:	461f      	mov	r7, r3
 800b892:	2209      	movs	r2, #9
 800b894:	3308      	adds	r3, #8
 800b896:	4606      	mov	r6, r0
 800b898:	fb93 f3f2 	sdiv	r3, r3, r2
 800b89c:	2100      	movs	r1, #0
 800b89e:	2201      	movs	r2, #1
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	db09      	blt.n	800b8b8 <__s2b+0x30>
 800b8a4:	4630      	mov	r0, r6
 800b8a6:	f7ff ff47 	bl	800b738 <_Balloc>
 800b8aa:	b940      	cbnz	r0, 800b8be <__s2b+0x36>
 800b8ac:	4602      	mov	r2, r0
 800b8ae:	4b19      	ldr	r3, [pc, #100]	@ (800b914 <__s2b+0x8c>)
 800b8b0:	4819      	ldr	r0, [pc, #100]	@ (800b918 <__s2b+0x90>)
 800b8b2:	21d3      	movs	r1, #211	@ 0xd3
 800b8b4:	f001 fcb8 	bl	800d228 <__assert_func>
 800b8b8:	0052      	lsls	r2, r2, #1
 800b8ba:	3101      	adds	r1, #1
 800b8bc:	e7f0      	b.n	800b8a0 <__s2b+0x18>
 800b8be:	9b08      	ldr	r3, [sp, #32]
 800b8c0:	6143      	str	r3, [r0, #20]
 800b8c2:	2d09      	cmp	r5, #9
 800b8c4:	f04f 0301 	mov.w	r3, #1
 800b8c8:	6103      	str	r3, [r0, #16]
 800b8ca:	dd16      	ble.n	800b8fa <__s2b+0x72>
 800b8cc:	f104 0909 	add.w	r9, r4, #9
 800b8d0:	46c8      	mov	r8, r9
 800b8d2:	442c      	add	r4, r5
 800b8d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b8d8:	4601      	mov	r1, r0
 800b8da:	3b30      	subs	r3, #48	@ 0x30
 800b8dc:	220a      	movs	r2, #10
 800b8de:	4630      	mov	r0, r6
 800b8e0:	f7ff ff8c 	bl	800b7fc <__multadd>
 800b8e4:	45a0      	cmp	r8, r4
 800b8e6:	d1f5      	bne.n	800b8d4 <__s2b+0x4c>
 800b8e8:	f1a5 0408 	sub.w	r4, r5, #8
 800b8ec:	444c      	add	r4, r9
 800b8ee:	1b2d      	subs	r5, r5, r4
 800b8f0:	1963      	adds	r3, r4, r5
 800b8f2:	42bb      	cmp	r3, r7
 800b8f4:	db04      	blt.n	800b900 <__s2b+0x78>
 800b8f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8fa:	340a      	adds	r4, #10
 800b8fc:	2509      	movs	r5, #9
 800b8fe:	e7f6      	b.n	800b8ee <__s2b+0x66>
 800b900:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b904:	4601      	mov	r1, r0
 800b906:	3b30      	subs	r3, #48	@ 0x30
 800b908:	220a      	movs	r2, #10
 800b90a:	4630      	mov	r0, r6
 800b90c:	f7ff ff76 	bl	800b7fc <__multadd>
 800b910:	e7ee      	b.n	800b8f0 <__s2b+0x68>
 800b912:	bf00      	nop
 800b914:	0800e221 	.word	0x0800e221
 800b918:	0800e232 	.word	0x0800e232

0800b91c <__hi0bits>:
 800b91c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b920:	4603      	mov	r3, r0
 800b922:	bf36      	itet	cc
 800b924:	0403      	lslcc	r3, r0, #16
 800b926:	2000      	movcs	r0, #0
 800b928:	2010      	movcc	r0, #16
 800b92a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b92e:	bf3c      	itt	cc
 800b930:	021b      	lslcc	r3, r3, #8
 800b932:	3008      	addcc	r0, #8
 800b934:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b938:	bf3c      	itt	cc
 800b93a:	011b      	lslcc	r3, r3, #4
 800b93c:	3004      	addcc	r0, #4
 800b93e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b942:	bf3c      	itt	cc
 800b944:	009b      	lslcc	r3, r3, #2
 800b946:	3002      	addcc	r0, #2
 800b948:	2b00      	cmp	r3, #0
 800b94a:	db05      	blt.n	800b958 <__hi0bits+0x3c>
 800b94c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b950:	f100 0001 	add.w	r0, r0, #1
 800b954:	bf08      	it	eq
 800b956:	2020      	moveq	r0, #32
 800b958:	4770      	bx	lr

0800b95a <__lo0bits>:
 800b95a:	6803      	ldr	r3, [r0, #0]
 800b95c:	4602      	mov	r2, r0
 800b95e:	f013 0007 	ands.w	r0, r3, #7
 800b962:	d00b      	beq.n	800b97c <__lo0bits+0x22>
 800b964:	07d9      	lsls	r1, r3, #31
 800b966:	d421      	bmi.n	800b9ac <__lo0bits+0x52>
 800b968:	0798      	lsls	r0, r3, #30
 800b96a:	bf49      	itett	mi
 800b96c:	085b      	lsrmi	r3, r3, #1
 800b96e:	089b      	lsrpl	r3, r3, #2
 800b970:	2001      	movmi	r0, #1
 800b972:	6013      	strmi	r3, [r2, #0]
 800b974:	bf5c      	itt	pl
 800b976:	6013      	strpl	r3, [r2, #0]
 800b978:	2002      	movpl	r0, #2
 800b97a:	4770      	bx	lr
 800b97c:	b299      	uxth	r1, r3
 800b97e:	b909      	cbnz	r1, 800b984 <__lo0bits+0x2a>
 800b980:	0c1b      	lsrs	r3, r3, #16
 800b982:	2010      	movs	r0, #16
 800b984:	b2d9      	uxtb	r1, r3
 800b986:	b909      	cbnz	r1, 800b98c <__lo0bits+0x32>
 800b988:	3008      	adds	r0, #8
 800b98a:	0a1b      	lsrs	r3, r3, #8
 800b98c:	0719      	lsls	r1, r3, #28
 800b98e:	bf04      	itt	eq
 800b990:	091b      	lsreq	r3, r3, #4
 800b992:	3004      	addeq	r0, #4
 800b994:	0799      	lsls	r1, r3, #30
 800b996:	bf04      	itt	eq
 800b998:	089b      	lsreq	r3, r3, #2
 800b99a:	3002      	addeq	r0, #2
 800b99c:	07d9      	lsls	r1, r3, #31
 800b99e:	d403      	bmi.n	800b9a8 <__lo0bits+0x4e>
 800b9a0:	085b      	lsrs	r3, r3, #1
 800b9a2:	f100 0001 	add.w	r0, r0, #1
 800b9a6:	d003      	beq.n	800b9b0 <__lo0bits+0x56>
 800b9a8:	6013      	str	r3, [r2, #0]
 800b9aa:	4770      	bx	lr
 800b9ac:	2000      	movs	r0, #0
 800b9ae:	4770      	bx	lr
 800b9b0:	2020      	movs	r0, #32
 800b9b2:	4770      	bx	lr

0800b9b4 <__i2b>:
 800b9b4:	b510      	push	{r4, lr}
 800b9b6:	460c      	mov	r4, r1
 800b9b8:	2101      	movs	r1, #1
 800b9ba:	f7ff febd 	bl	800b738 <_Balloc>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	b928      	cbnz	r0, 800b9ce <__i2b+0x1a>
 800b9c2:	4b05      	ldr	r3, [pc, #20]	@ (800b9d8 <__i2b+0x24>)
 800b9c4:	4805      	ldr	r0, [pc, #20]	@ (800b9dc <__i2b+0x28>)
 800b9c6:	f240 1145 	movw	r1, #325	@ 0x145
 800b9ca:	f001 fc2d 	bl	800d228 <__assert_func>
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	6144      	str	r4, [r0, #20]
 800b9d2:	6103      	str	r3, [r0, #16]
 800b9d4:	bd10      	pop	{r4, pc}
 800b9d6:	bf00      	nop
 800b9d8:	0800e221 	.word	0x0800e221
 800b9dc:	0800e232 	.word	0x0800e232

0800b9e0 <__multiply>:
 800b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e4:	4617      	mov	r7, r2
 800b9e6:	690a      	ldr	r2, [r1, #16]
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	bfa8      	it	ge
 800b9ee:	463b      	movge	r3, r7
 800b9f0:	4689      	mov	r9, r1
 800b9f2:	bfa4      	itt	ge
 800b9f4:	460f      	movge	r7, r1
 800b9f6:	4699      	movge	r9, r3
 800b9f8:	693d      	ldr	r5, [r7, #16]
 800b9fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	6879      	ldr	r1, [r7, #4]
 800ba02:	eb05 060a 	add.w	r6, r5, sl
 800ba06:	42b3      	cmp	r3, r6
 800ba08:	b085      	sub	sp, #20
 800ba0a:	bfb8      	it	lt
 800ba0c:	3101      	addlt	r1, #1
 800ba0e:	f7ff fe93 	bl	800b738 <_Balloc>
 800ba12:	b930      	cbnz	r0, 800ba22 <__multiply+0x42>
 800ba14:	4602      	mov	r2, r0
 800ba16:	4b41      	ldr	r3, [pc, #260]	@ (800bb1c <__multiply+0x13c>)
 800ba18:	4841      	ldr	r0, [pc, #260]	@ (800bb20 <__multiply+0x140>)
 800ba1a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ba1e:	f001 fc03 	bl	800d228 <__assert_func>
 800ba22:	f100 0414 	add.w	r4, r0, #20
 800ba26:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ba2a:	4623      	mov	r3, r4
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	4573      	cmp	r3, lr
 800ba30:	d320      	bcc.n	800ba74 <__multiply+0x94>
 800ba32:	f107 0814 	add.w	r8, r7, #20
 800ba36:	f109 0114 	add.w	r1, r9, #20
 800ba3a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ba3e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ba42:	9302      	str	r3, [sp, #8]
 800ba44:	1beb      	subs	r3, r5, r7
 800ba46:	3b15      	subs	r3, #21
 800ba48:	f023 0303 	bic.w	r3, r3, #3
 800ba4c:	3304      	adds	r3, #4
 800ba4e:	3715      	adds	r7, #21
 800ba50:	42bd      	cmp	r5, r7
 800ba52:	bf38      	it	cc
 800ba54:	2304      	movcc	r3, #4
 800ba56:	9301      	str	r3, [sp, #4]
 800ba58:	9b02      	ldr	r3, [sp, #8]
 800ba5a:	9103      	str	r1, [sp, #12]
 800ba5c:	428b      	cmp	r3, r1
 800ba5e:	d80c      	bhi.n	800ba7a <__multiply+0x9a>
 800ba60:	2e00      	cmp	r6, #0
 800ba62:	dd03      	ble.n	800ba6c <__multiply+0x8c>
 800ba64:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d055      	beq.n	800bb18 <__multiply+0x138>
 800ba6c:	6106      	str	r6, [r0, #16]
 800ba6e:	b005      	add	sp, #20
 800ba70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba74:	f843 2b04 	str.w	r2, [r3], #4
 800ba78:	e7d9      	b.n	800ba2e <__multiply+0x4e>
 800ba7a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ba7e:	f1ba 0f00 	cmp.w	sl, #0
 800ba82:	d01f      	beq.n	800bac4 <__multiply+0xe4>
 800ba84:	46c4      	mov	ip, r8
 800ba86:	46a1      	mov	r9, r4
 800ba88:	2700      	movs	r7, #0
 800ba8a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ba8e:	f8d9 3000 	ldr.w	r3, [r9]
 800ba92:	fa1f fb82 	uxth.w	fp, r2
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba9c:	443b      	add	r3, r7
 800ba9e:	f8d9 7000 	ldr.w	r7, [r9]
 800baa2:	0c12      	lsrs	r2, r2, #16
 800baa4:	0c3f      	lsrs	r7, r7, #16
 800baa6:	fb0a 7202 	mla	r2, sl, r2, r7
 800baaa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800baae:	b29b      	uxth	r3, r3
 800bab0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bab4:	4565      	cmp	r5, ip
 800bab6:	f849 3b04 	str.w	r3, [r9], #4
 800baba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800babe:	d8e4      	bhi.n	800ba8a <__multiply+0xaa>
 800bac0:	9b01      	ldr	r3, [sp, #4]
 800bac2:	50e7      	str	r7, [r4, r3]
 800bac4:	9b03      	ldr	r3, [sp, #12]
 800bac6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800baca:	3104      	adds	r1, #4
 800bacc:	f1b9 0f00 	cmp.w	r9, #0
 800bad0:	d020      	beq.n	800bb14 <__multiply+0x134>
 800bad2:	6823      	ldr	r3, [r4, #0]
 800bad4:	4647      	mov	r7, r8
 800bad6:	46a4      	mov	ip, r4
 800bad8:	f04f 0a00 	mov.w	sl, #0
 800badc:	f8b7 b000 	ldrh.w	fp, [r7]
 800bae0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bae4:	fb09 220b 	mla	r2, r9, fp, r2
 800bae8:	4452      	add	r2, sl
 800baea:	b29b      	uxth	r3, r3
 800baec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800baf0:	f84c 3b04 	str.w	r3, [ip], #4
 800baf4:	f857 3b04 	ldr.w	r3, [r7], #4
 800baf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bafc:	f8bc 3000 	ldrh.w	r3, [ip]
 800bb00:	fb09 330a 	mla	r3, r9, sl, r3
 800bb04:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bb08:	42bd      	cmp	r5, r7
 800bb0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb0e:	d8e5      	bhi.n	800badc <__multiply+0xfc>
 800bb10:	9a01      	ldr	r2, [sp, #4]
 800bb12:	50a3      	str	r3, [r4, r2]
 800bb14:	3404      	adds	r4, #4
 800bb16:	e79f      	b.n	800ba58 <__multiply+0x78>
 800bb18:	3e01      	subs	r6, #1
 800bb1a:	e7a1      	b.n	800ba60 <__multiply+0x80>
 800bb1c:	0800e221 	.word	0x0800e221
 800bb20:	0800e232 	.word	0x0800e232

0800bb24 <__pow5mult>:
 800bb24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb28:	4615      	mov	r5, r2
 800bb2a:	f012 0203 	ands.w	r2, r2, #3
 800bb2e:	4607      	mov	r7, r0
 800bb30:	460e      	mov	r6, r1
 800bb32:	d007      	beq.n	800bb44 <__pow5mult+0x20>
 800bb34:	4c25      	ldr	r4, [pc, #148]	@ (800bbcc <__pow5mult+0xa8>)
 800bb36:	3a01      	subs	r2, #1
 800bb38:	2300      	movs	r3, #0
 800bb3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb3e:	f7ff fe5d 	bl	800b7fc <__multadd>
 800bb42:	4606      	mov	r6, r0
 800bb44:	10ad      	asrs	r5, r5, #2
 800bb46:	d03d      	beq.n	800bbc4 <__pow5mult+0xa0>
 800bb48:	69fc      	ldr	r4, [r7, #28]
 800bb4a:	b97c      	cbnz	r4, 800bb6c <__pow5mult+0x48>
 800bb4c:	2010      	movs	r0, #16
 800bb4e:	f7ff fd3d 	bl	800b5cc <malloc>
 800bb52:	4602      	mov	r2, r0
 800bb54:	61f8      	str	r0, [r7, #28]
 800bb56:	b928      	cbnz	r0, 800bb64 <__pow5mult+0x40>
 800bb58:	4b1d      	ldr	r3, [pc, #116]	@ (800bbd0 <__pow5mult+0xac>)
 800bb5a:	481e      	ldr	r0, [pc, #120]	@ (800bbd4 <__pow5mult+0xb0>)
 800bb5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bb60:	f001 fb62 	bl	800d228 <__assert_func>
 800bb64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb68:	6004      	str	r4, [r0, #0]
 800bb6a:	60c4      	str	r4, [r0, #12]
 800bb6c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb74:	b94c      	cbnz	r4, 800bb8a <__pow5mult+0x66>
 800bb76:	f240 2171 	movw	r1, #625	@ 0x271
 800bb7a:	4638      	mov	r0, r7
 800bb7c:	f7ff ff1a 	bl	800b9b4 <__i2b>
 800bb80:	2300      	movs	r3, #0
 800bb82:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb86:	4604      	mov	r4, r0
 800bb88:	6003      	str	r3, [r0, #0]
 800bb8a:	f04f 0900 	mov.w	r9, #0
 800bb8e:	07eb      	lsls	r3, r5, #31
 800bb90:	d50a      	bpl.n	800bba8 <__pow5mult+0x84>
 800bb92:	4631      	mov	r1, r6
 800bb94:	4622      	mov	r2, r4
 800bb96:	4638      	mov	r0, r7
 800bb98:	f7ff ff22 	bl	800b9e0 <__multiply>
 800bb9c:	4631      	mov	r1, r6
 800bb9e:	4680      	mov	r8, r0
 800bba0:	4638      	mov	r0, r7
 800bba2:	f7ff fe09 	bl	800b7b8 <_Bfree>
 800bba6:	4646      	mov	r6, r8
 800bba8:	106d      	asrs	r5, r5, #1
 800bbaa:	d00b      	beq.n	800bbc4 <__pow5mult+0xa0>
 800bbac:	6820      	ldr	r0, [r4, #0]
 800bbae:	b938      	cbnz	r0, 800bbc0 <__pow5mult+0x9c>
 800bbb0:	4622      	mov	r2, r4
 800bbb2:	4621      	mov	r1, r4
 800bbb4:	4638      	mov	r0, r7
 800bbb6:	f7ff ff13 	bl	800b9e0 <__multiply>
 800bbba:	6020      	str	r0, [r4, #0]
 800bbbc:	f8c0 9000 	str.w	r9, [r0]
 800bbc0:	4604      	mov	r4, r0
 800bbc2:	e7e4      	b.n	800bb8e <__pow5mult+0x6a>
 800bbc4:	4630      	mov	r0, r6
 800bbc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbca:	bf00      	nop
 800bbcc:	0800e344 	.word	0x0800e344
 800bbd0:	0800e1b2 	.word	0x0800e1b2
 800bbd4:	0800e232 	.word	0x0800e232

0800bbd8 <__lshift>:
 800bbd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbdc:	460c      	mov	r4, r1
 800bbde:	6849      	ldr	r1, [r1, #4]
 800bbe0:	6923      	ldr	r3, [r4, #16]
 800bbe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbe6:	68a3      	ldr	r3, [r4, #8]
 800bbe8:	4607      	mov	r7, r0
 800bbea:	4691      	mov	r9, r2
 800bbec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbf0:	f108 0601 	add.w	r6, r8, #1
 800bbf4:	42b3      	cmp	r3, r6
 800bbf6:	db0b      	blt.n	800bc10 <__lshift+0x38>
 800bbf8:	4638      	mov	r0, r7
 800bbfa:	f7ff fd9d 	bl	800b738 <_Balloc>
 800bbfe:	4605      	mov	r5, r0
 800bc00:	b948      	cbnz	r0, 800bc16 <__lshift+0x3e>
 800bc02:	4602      	mov	r2, r0
 800bc04:	4b28      	ldr	r3, [pc, #160]	@ (800bca8 <__lshift+0xd0>)
 800bc06:	4829      	ldr	r0, [pc, #164]	@ (800bcac <__lshift+0xd4>)
 800bc08:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bc0c:	f001 fb0c 	bl	800d228 <__assert_func>
 800bc10:	3101      	adds	r1, #1
 800bc12:	005b      	lsls	r3, r3, #1
 800bc14:	e7ee      	b.n	800bbf4 <__lshift+0x1c>
 800bc16:	2300      	movs	r3, #0
 800bc18:	f100 0114 	add.w	r1, r0, #20
 800bc1c:	f100 0210 	add.w	r2, r0, #16
 800bc20:	4618      	mov	r0, r3
 800bc22:	4553      	cmp	r3, sl
 800bc24:	db33      	blt.n	800bc8e <__lshift+0xb6>
 800bc26:	6920      	ldr	r0, [r4, #16]
 800bc28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc2c:	f104 0314 	add.w	r3, r4, #20
 800bc30:	f019 091f 	ands.w	r9, r9, #31
 800bc34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc3c:	d02b      	beq.n	800bc96 <__lshift+0xbe>
 800bc3e:	f1c9 0e20 	rsb	lr, r9, #32
 800bc42:	468a      	mov	sl, r1
 800bc44:	2200      	movs	r2, #0
 800bc46:	6818      	ldr	r0, [r3, #0]
 800bc48:	fa00 f009 	lsl.w	r0, r0, r9
 800bc4c:	4310      	orrs	r0, r2
 800bc4e:	f84a 0b04 	str.w	r0, [sl], #4
 800bc52:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc56:	459c      	cmp	ip, r3
 800bc58:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc5c:	d8f3      	bhi.n	800bc46 <__lshift+0x6e>
 800bc5e:	ebac 0304 	sub.w	r3, ip, r4
 800bc62:	3b15      	subs	r3, #21
 800bc64:	f023 0303 	bic.w	r3, r3, #3
 800bc68:	3304      	adds	r3, #4
 800bc6a:	f104 0015 	add.w	r0, r4, #21
 800bc6e:	4560      	cmp	r0, ip
 800bc70:	bf88      	it	hi
 800bc72:	2304      	movhi	r3, #4
 800bc74:	50ca      	str	r2, [r1, r3]
 800bc76:	b10a      	cbz	r2, 800bc7c <__lshift+0xa4>
 800bc78:	f108 0602 	add.w	r6, r8, #2
 800bc7c:	3e01      	subs	r6, #1
 800bc7e:	4638      	mov	r0, r7
 800bc80:	612e      	str	r6, [r5, #16]
 800bc82:	4621      	mov	r1, r4
 800bc84:	f7ff fd98 	bl	800b7b8 <_Bfree>
 800bc88:	4628      	mov	r0, r5
 800bc8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc8e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc92:	3301      	adds	r3, #1
 800bc94:	e7c5      	b.n	800bc22 <__lshift+0x4a>
 800bc96:	3904      	subs	r1, #4
 800bc98:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc9c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bca0:	459c      	cmp	ip, r3
 800bca2:	d8f9      	bhi.n	800bc98 <__lshift+0xc0>
 800bca4:	e7ea      	b.n	800bc7c <__lshift+0xa4>
 800bca6:	bf00      	nop
 800bca8:	0800e221 	.word	0x0800e221
 800bcac:	0800e232 	.word	0x0800e232

0800bcb0 <__mcmp>:
 800bcb0:	690a      	ldr	r2, [r1, #16]
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	6900      	ldr	r0, [r0, #16]
 800bcb6:	1a80      	subs	r0, r0, r2
 800bcb8:	b530      	push	{r4, r5, lr}
 800bcba:	d10e      	bne.n	800bcda <__mcmp+0x2a>
 800bcbc:	3314      	adds	r3, #20
 800bcbe:	3114      	adds	r1, #20
 800bcc0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bcc4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bcc8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bccc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bcd0:	4295      	cmp	r5, r2
 800bcd2:	d003      	beq.n	800bcdc <__mcmp+0x2c>
 800bcd4:	d205      	bcs.n	800bce2 <__mcmp+0x32>
 800bcd6:	f04f 30ff 	mov.w	r0, #4294967295
 800bcda:	bd30      	pop	{r4, r5, pc}
 800bcdc:	42a3      	cmp	r3, r4
 800bcde:	d3f3      	bcc.n	800bcc8 <__mcmp+0x18>
 800bce0:	e7fb      	b.n	800bcda <__mcmp+0x2a>
 800bce2:	2001      	movs	r0, #1
 800bce4:	e7f9      	b.n	800bcda <__mcmp+0x2a>
	...

0800bce8 <__mdiff>:
 800bce8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcec:	4689      	mov	r9, r1
 800bcee:	4606      	mov	r6, r0
 800bcf0:	4611      	mov	r1, r2
 800bcf2:	4648      	mov	r0, r9
 800bcf4:	4614      	mov	r4, r2
 800bcf6:	f7ff ffdb 	bl	800bcb0 <__mcmp>
 800bcfa:	1e05      	subs	r5, r0, #0
 800bcfc:	d112      	bne.n	800bd24 <__mdiff+0x3c>
 800bcfe:	4629      	mov	r1, r5
 800bd00:	4630      	mov	r0, r6
 800bd02:	f7ff fd19 	bl	800b738 <_Balloc>
 800bd06:	4602      	mov	r2, r0
 800bd08:	b928      	cbnz	r0, 800bd16 <__mdiff+0x2e>
 800bd0a:	4b3f      	ldr	r3, [pc, #252]	@ (800be08 <__mdiff+0x120>)
 800bd0c:	f240 2137 	movw	r1, #567	@ 0x237
 800bd10:	483e      	ldr	r0, [pc, #248]	@ (800be0c <__mdiff+0x124>)
 800bd12:	f001 fa89 	bl	800d228 <__assert_func>
 800bd16:	2301      	movs	r3, #1
 800bd18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd1c:	4610      	mov	r0, r2
 800bd1e:	b003      	add	sp, #12
 800bd20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd24:	bfbc      	itt	lt
 800bd26:	464b      	movlt	r3, r9
 800bd28:	46a1      	movlt	r9, r4
 800bd2a:	4630      	mov	r0, r6
 800bd2c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bd30:	bfba      	itte	lt
 800bd32:	461c      	movlt	r4, r3
 800bd34:	2501      	movlt	r5, #1
 800bd36:	2500      	movge	r5, #0
 800bd38:	f7ff fcfe 	bl	800b738 <_Balloc>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	b918      	cbnz	r0, 800bd48 <__mdiff+0x60>
 800bd40:	4b31      	ldr	r3, [pc, #196]	@ (800be08 <__mdiff+0x120>)
 800bd42:	f240 2145 	movw	r1, #581	@ 0x245
 800bd46:	e7e3      	b.n	800bd10 <__mdiff+0x28>
 800bd48:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bd4c:	6926      	ldr	r6, [r4, #16]
 800bd4e:	60c5      	str	r5, [r0, #12]
 800bd50:	f109 0310 	add.w	r3, r9, #16
 800bd54:	f109 0514 	add.w	r5, r9, #20
 800bd58:	f104 0e14 	add.w	lr, r4, #20
 800bd5c:	f100 0b14 	add.w	fp, r0, #20
 800bd60:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd64:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd68:	9301      	str	r3, [sp, #4]
 800bd6a:	46d9      	mov	r9, fp
 800bd6c:	f04f 0c00 	mov.w	ip, #0
 800bd70:	9b01      	ldr	r3, [sp, #4]
 800bd72:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd76:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bd7a:	9301      	str	r3, [sp, #4]
 800bd7c:	fa1f f38a 	uxth.w	r3, sl
 800bd80:	4619      	mov	r1, r3
 800bd82:	b283      	uxth	r3, r0
 800bd84:	1acb      	subs	r3, r1, r3
 800bd86:	0c00      	lsrs	r0, r0, #16
 800bd88:	4463      	add	r3, ip
 800bd8a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd8e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd98:	4576      	cmp	r6, lr
 800bd9a:	f849 3b04 	str.w	r3, [r9], #4
 800bd9e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bda2:	d8e5      	bhi.n	800bd70 <__mdiff+0x88>
 800bda4:	1b33      	subs	r3, r6, r4
 800bda6:	3b15      	subs	r3, #21
 800bda8:	f023 0303 	bic.w	r3, r3, #3
 800bdac:	3415      	adds	r4, #21
 800bdae:	3304      	adds	r3, #4
 800bdb0:	42a6      	cmp	r6, r4
 800bdb2:	bf38      	it	cc
 800bdb4:	2304      	movcc	r3, #4
 800bdb6:	441d      	add	r5, r3
 800bdb8:	445b      	add	r3, fp
 800bdba:	461e      	mov	r6, r3
 800bdbc:	462c      	mov	r4, r5
 800bdbe:	4544      	cmp	r4, r8
 800bdc0:	d30e      	bcc.n	800bde0 <__mdiff+0xf8>
 800bdc2:	f108 0103 	add.w	r1, r8, #3
 800bdc6:	1b49      	subs	r1, r1, r5
 800bdc8:	f021 0103 	bic.w	r1, r1, #3
 800bdcc:	3d03      	subs	r5, #3
 800bdce:	45a8      	cmp	r8, r5
 800bdd0:	bf38      	it	cc
 800bdd2:	2100      	movcc	r1, #0
 800bdd4:	440b      	add	r3, r1
 800bdd6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bdda:	b191      	cbz	r1, 800be02 <__mdiff+0x11a>
 800bddc:	6117      	str	r7, [r2, #16]
 800bdde:	e79d      	b.n	800bd1c <__mdiff+0x34>
 800bde0:	f854 1b04 	ldr.w	r1, [r4], #4
 800bde4:	46e6      	mov	lr, ip
 800bde6:	0c08      	lsrs	r0, r1, #16
 800bde8:	fa1c fc81 	uxtah	ip, ip, r1
 800bdec:	4471      	add	r1, lr
 800bdee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bdf2:	b289      	uxth	r1, r1
 800bdf4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bdf8:	f846 1b04 	str.w	r1, [r6], #4
 800bdfc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be00:	e7dd      	b.n	800bdbe <__mdiff+0xd6>
 800be02:	3f01      	subs	r7, #1
 800be04:	e7e7      	b.n	800bdd6 <__mdiff+0xee>
 800be06:	bf00      	nop
 800be08:	0800e221 	.word	0x0800e221
 800be0c:	0800e232 	.word	0x0800e232

0800be10 <__ulp>:
 800be10:	b082      	sub	sp, #8
 800be12:	ed8d 0b00 	vstr	d0, [sp]
 800be16:	9a01      	ldr	r2, [sp, #4]
 800be18:	4b0f      	ldr	r3, [pc, #60]	@ (800be58 <__ulp+0x48>)
 800be1a:	4013      	ands	r3, r2
 800be1c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800be20:	2b00      	cmp	r3, #0
 800be22:	dc08      	bgt.n	800be36 <__ulp+0x26>
 800be24:	425b      	negs	r3, r3
 800be26:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800be2a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800be2e:	da04      	bge.n	800be3a <__ulp+0x2a>
 800be30:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800be34:	4113      	asrs	r3, r2
 800be36:	2200      	movs	r2, #0
 800be38:	e008      	b.n	800be4c <__ulp+0x3c>
 800be3a:	f1a2 0314 	sub.w	r3, r2, #20
 800be3e:	2b1e      	cmp	r3, #30
 800be40:	bfda      	itte	le
 800be42:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800be46:	40da      	lsrle	r2, r3
 800be48:	2201      	movgt	r2, #1
 800be4a:	2300      	movs	r3, #0
 800be4c:	4619      	mov	r1, r3
 800be4e:	4610      	mov	r0, r2
 800be50:	ec41 0b10 	vmov	d0, r0, r1
 800be54:	b002      	add	sp, #8
 800be56:	4770      	bx	lr
 800be58:	7ff00000 	.word	0x7ff00000

0800be5c <__b2d>:
 800be5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be60:	6906      	ldr	r6, [r0, #16]
 800be62:	f100 0814 	add.w	r8, r0, #20
 800be66:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800be6a:	1f37      	subs	r7, r6, #4
 800be6c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800be70:	4610      	mov	r0, r2
 800be72:	f7ff fd53 	bl	800b91c <__hi0bits>
 800be76:	f1c0 0320 	rsb	r3, r0, #32
 800be7a:	280a      	cmp	r0, #10
 800be7c:	600b      	str	r3, [r1, #0]
 800be7e:	491b      	ldr	r1, [pc, #108]	@ (800beec <__b2d+0x90>)
 800be80:	dc15      	bgt.n	800beae <__b2d+0x52>
 800be82:	f1c0 0c0b 	rsb	ip, r0, #11
 800be86:	fa22 f30c 	lsr.w	r3, r2, ip
 800be8a:	45b8      	cmp	r8, r7
 800be8c:	ea43 0501 	orr.w	r5, r3, r1
 800be90:	bf34      	ite	cc
 800be92:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be96:	2300      	movcs	r3, #0
 800be98:	3015      	adds	r0, #21
 800be9a:	fa02 f000 	lsl.w	r0, r2, r0
 800be9e:	fa23 f30c 	lsr.w	r3, r3, ip
 800bea2:	4303      	orrs	r3, r0
 800bea4:	461c      	mov	r4, r3
 800bea6:	ec45 4b10 	vmov	d0, r4, r5
 800beaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beae:	45b8      	cmp	r8, r7
 800beb0:	bf3a      	itte	cc
 800beb2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800beb6:	f1a6 0708 	subcc.w	r7, r6, #8
 800beba:	2300      	movcs	r3, #0
 800bebc:	380b      	subs	r0, #11
 800bebe:	d012      	beq.n	800bee6 <__b2d+0x8a>
 800bec0:	f1c0 0120 	rsb	r1, r0, #32
 800bec4:	fa23 f401 	lsr.w	r4, r3, r1
 800bec8:	4082      	lsls	r2, r0
 800beca:	4322      	orrs	r2, r4
 800becc:	4547      	cmp	r7, r8
 800bece:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800bed2:	bf8c      	ite	hi
 800bed4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bed8:	2200      	movls	r2, #0
 800beda:	4083      	lsls	r3, r0
 800bedc:	40ca      	lsrs	r2, r1
 800bede:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800bee2:	4313      	orrs	r3, r2
 800bee4:	e7de      	b.n	800bea4 <__b2d+0x48>
 800bee6:	ea42 0501 	orr.w	r5, r2, r1
 800beea:	e7db      	b.n	800bea4 <__b2d+0x48>
 800beec:	3ff00000 	.word	0x3ff00000

0800bef0 <__d2b>:
 800bef0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bef4:	460f      	mov	r7, r1
 800bef6:	2101      	movs	r1, #1
 800bef8:	ec59 8b10 	vmov	r8, r9, d0
 800befc:	4616      	mov	r6, r2
 800befe:	f7ff fc1b 	bl	800b738 <_Balloc>
 800bf02:	4604      	mov	r4, r0
 800bf04:	b930      	cbnz	r0, 800bf14 <__d2b+0x24>
 800bf06:	4602      	mov	r2, r0
 800bf08:	4b23      	ldr	r3, [pc, #140]	@ (800bf98 <__d2b+0xa8>)
 800bf0a:	4824      	ldr	r0, [pc, #144]	@ (800bf9c <__d2b+0xac>)
 800bf0c:	f240 310f 	movw	r1, #783	@ 0x30f
 800bf10:	f001 f98a 	bl	800d228 <__assert_func>
 800bf14:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf1c:	b10d      	cbz	r5, 800bf22 <__d2b+0x32>
 800bf1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf22:	9301      	str	r3, [sp, #4]
 800bf24:	f1b8 0300 	subs.w	r3, r8, #0
 800bf28:	d023      	beq.n	800bf72 <__d2b+0x82>
 800bf2a:	4668      	mov	r0, sp
 800bf2c:	9300      	str	r3, [sp, #0]
 800bf2e:	f7ff fd14 	bl	800b95a <__lo0bits>
 800bf32:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf36:	b1d0      	cbz	r0, 800bf6e <__d2b+0x7e>
 800bf38:	f1c0 0320 	rsb	r3, r0, #32
 800bf3c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf40:	430b      	orrs	r3, r1
 800bf42:	40c2      	lsrs	r2, r0
 800bf44:	6163      	str	r3, [r4, #20]
 800bf46:	9201      	str	r2, [sp, #4]
 800bf48:	9b01      	ldr	r3, [sp, #4]
 800bf4a:	61a3      	str	r3, [r4, #24]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	bf0c      	ite	eq
 800bf50:	2201      	moveq	r2, #1
 800bf52:	2202      	movne	r2, #2
 800bf54:	6122      	str	r2, [r4, #16]
 800bf56:	b1a5      	cbz	r5, 800bf82 <__d2b+0x92>
 800bf58:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bf5c:	4405      	add	r5, r0
 800bf5e:	603d      	str	r5, [r7, #0]
 800bf60:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bf64:	6030      	str	r0, [r6, #0]
 800bf66:	4620      	mov	r0, r4
 800bf68:	b003      	add	sp, #12
 800bf6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf6e:	6161      	str	r1, [r4, #20]
 800bf70:	e7ea      	b.n	800bf48 <__d2b+0x58>
 800bf72:	a801      	add	r0, sp, #4
 800bf74:	f7ff fcf1 	bl	800b95a <__lo0bits>
 800bf78:	9b01      	ldr	r3, [sp, #4]
 800bf7a:	6163      	str	r3, [r4, #20]
 800bf7c:	3020      	adds	r0, #32
 800bf7e:	2201      	movs	r2, #1
 800bf80:	e7e8      	b.n	800bf54 <__d2b+0x64>
 800bf82:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf86:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf8a:	6038      	str	r0, [r7, #0]
 800bf8c:	6918      	ldr	r0, [r3, #16]
 800bf8e:	f7ff fcc5 	bl	800b91c <__hi0bits>
 800bf92:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf96:	e7e5      	b.n	800bf64 <__d2b+0x74>
 800bf98:	0800e221 	.word	0x0800e221
 800bf9c:	0800e232 	.word	0x0800e232

0800bfa0 <__ratio>:
 800bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	b085      	sub	sp, #20
 800bfa6:	e9cd 1000 	strd	r1, r0, [sp]
 800bfaa:	a902      	add	r1, sp, #8
 800bfac:	f7ff ff56 	bl	800be5c <__b2d>
 800bfb0:	9800      	ldr	r0, [sp, #0]
 800bfb2:	a903      	add	r1, sp, #12
 800bfb4:	ec55 4b10 	vmov	r4, r5, d0
 800bfb8:	f7ff ff50 	bl	800be5c <__b2d>
 800bfbc:	9b01      	ldr	r3, [sp, #4]
 800bfbe:	6919      	ldr	r1, [r3, #16]
 800bfc0:	9b00      	ldr	r3, [sp, #0]
 800bfc2:	691b      	ldr	r3, [r3, #16]
 800bfc4:	1ac9      	subs	r1, r1, r3
 800bfc6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bfca:	1a9b      	subs	r3, r3, r2
 800bfcc:	ec5b ab10 	vmov	sl, fp, d0
 800bfd0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	bfce      	itee	gt
 800bfd8:	462a      	movgt	r2, r5
 800bfda:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bfde:	465a      	movle	r2, fp
 800bfe0:	462f      	mov	r7, r5
 800bfe2:	46d9      	mov	r9, fp
 800bfe4:	bfcc      	ite	gt
 800bfe6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bfea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bfee:	464b      	mov	r3, r9
 800bff0:	4652      	mov	r2, sl
 800bff2:	4620      	mov	r0, r4
 800bff4:	4639      	mov	r1, r7
 800bff6:	f7f4 fc49 	bl	800088c <__aeabi_ddiv>
 800bffa:	ec41 0b10 	vmov	d0, r0, r1
 800bffe:	b005      	add	sp, #20
 800c000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c004 <__copybits>:
 800c004:	3901      	subs	r1, #1
 800c006:	b570      	push	{r4, r5, r6, lr}
 800c008:	1149      	asrs	r1, r1, #5
 800c00a:	6914      	ldr	r4, [r2, #16]
 800c00c:	3101      	adds	r1, #1
 800c00e:	f102 0314 	add.w	r3, r2, #20
 800c012:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c016:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c01a:	1f05      	subs	r5, r0, #4
 800c01c:	42a3      	cmp	r3, r4
 800c01e:	d30c      	bcc.n	800c03a <__copybits+0x36>
 800c020:	1aa3      	subs	r3, r4, r2
 800c022:	3b11      	subs	r3, #17
 800c024:	f023 0303 	bic.w	r3, r3, #3
 800c028:	3211      	adds	r2, #17
 800c02a:	42a2      	cmp	r2, r4
 800c02c:	bf88      	it	hi
 800c02e:	2300      	movhi	r3, #0
 800c030:	4418      	add	r0, r3
 800c032:	2300      	movs	r3, #0
 800c034:	4288      	cmp	r0, r1
 800c036:	d305      	bcc.n	800c044 <__copybits+0x40>
 800c038:	bd70      	pop	{r4, r5, r6, pc}
 800c03a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c03e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c042:	e7eb      	b.n	800c01c <__copybits+0x18>
 800c044:	f840 3b04 	str.w	r3, [r0], #4
 800c048:	e7f4      	b.n	800c034 <__copybits+0x30>

0800c04a <__any_on>:
 800c04a:	f100 0214 	add.w	r2, r0, #20
 800c04e:	6900      	ldr	r0, [r0, #16]
 800c050:	114b      	asrs	r3, r1, #5
 800c052:	4298      	cmp	r0, r3
 800c054:	b510      	push	{r4, lr}
 800c056:	db11      	blt.n	800c07c <__any_on+0x32>
 800c058:	dd0a      	ble.n	800c070 <__any_on+0x26>
 800c05a:	f011 011f 	ands.w	r1, r1, #31
 800c05e:	d007      	beq.n	800c070 <__any_on+0x26>
 800c060:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c064:	fa24 f001 	lsr.w	r0, r4, r1
 800c068:	fa00 f101 	lsl.w	r1, r0, r1
 800c06c:	428c      	cmp	r4, r1
 800c06e:	d10b      	bne.n	800c088 <__any_on+0x3e>
 800c070:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c074:	4293      	cmp	r3, r2
 800c076:	d803      	bhi.n	800c080 <__any_on+0x36>
 800c078:	2000      	movs	r0, #0
 800c07a:	bd10      	pop	{r4, pc}
 800c07c:	4603      	mov	r3, r0
 800c07e:	e7f7      	b.n	800c070 <__any_on+0x26>
 800c080:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c084:	2900      	cmp	r1, #0
 800c086:	d0f5      	beq.n	800c074 <__any_on+0x2a>
 800c088:	2001      	movs	r0, #1
 800c08a:	e7f6      	b.n	800c07a <__any_on+0x30>

0800c08c <sulp>:
 800c08c:	b570      	push	{r4, r5, r6, lr}
 800c08e:	4604      	mov	r4, r0
 800c090:	460d      	mov	r5, r1
 800c092:	ec45 4b10 	vmov	d0, r4, r5
 800c096:	4616      	mov	r6, r2
 800c098:	f7ff feba 	bl	800be10 <__ulp>
 800c09c:	ec51 0b10 	vmov	r0, r1, d0
 800c0a0:	b17e      	cbz	r6, 800c0c2 <sulp+0x36>
 800c0a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c0a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	dd09      	ble.n	800c0c2 <sulp+0x36>
 800c0ae:	051b      	lsls	r3, r3, #20
 800c0b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c0b4:	2400      	movs	r4, #0
 800c0b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c0ba:	4622      	mov	r2, r4
 800c0bc:	462b      	mov	r3, r5
 800c0be:	f7f4 fabb 	bl	8000638 <__aeabi_dmul>
 800c0c2:	ec41 0b10 	vmov	d0, r0, r1
 800c0c6:	bd70      	pop	{r4, r5, r6, pc}

0800c0c8 <_strtod_l>:
 800c0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0cc:	b09f      	sub	sp, #124	@ 0x7c
 800c0ce:	460c      	mov	r4, r1
 800c0d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c0d6:	9005      	str	r0, [sp, #20]
 800c0d8:	f04f 0a00 	mov.w	sl, #0
 800c0dc:	f04f 0b00 	mov.w	fp, #0
 800c0e0:	460a      	mov	r2, r1
 800c0e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c0e4:	7811      	ldrb	r1, [r2, #0]
 800c0e6:	292b      	cmp	r1, #43	@ 0x2b
 800c0e8:	d04a      	beq.n	800c180 <_strtod_l+0xb8>
 800c0ea:	d838      	bhi.n	800c15e <_strtod_l+0x96>
 800c0ec:	290d      	cmp	r1, #13
 800c0ee:	d832      	bhi.n	800c156 <_strtod_l+0x8e>
 800c0f0:	2908      	cmp	r1, #8
 800c0f2:	d832      	bhi.n	800c15a <_strtod_l+0x92>
 800c0f4:	2900      	cmp	r1, #0
 800c0f6:	d03b      	beq.n	800c170 <_strtod_l+0xa8>
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	920e      	str	r2, [sp, #56]	@ 0x38
 800c0fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c0fe:	782a      	ldrb	r2, [r5, #0]
 800c100:	2a30      	cmp	r2, #48	@ 0x30
 800c102:	f040 80b2 	bne.w	800c26a <_strtod_l+0x1a2>
 800c106:	786a      	ldrb	r2, [r5, #1]
 800c108:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c10c:	2a58      	cmp	r2, #88	@ 0x58
 800c10e:	d16e      	bne.n	800c1ee <_strtod_l+0x126>
 800c110:	9302      	str	r3, [sp, #8]
 800c112:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c114:	9301      	str	r3, [sp, #4]
 800c116:	ab1a      	add	r3, sp, #104	@ 0x68
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	4a8f      	ldr	r2, [pc, #572]	@ (800c358 <_strtod_l+0x290>)
 800c11c:	9805      	ldr	r0, [sp, #20]
 800c11e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c120:	a919      	add	r1, sp, #100	@ 0x64
 800c122:	f001 f91b 	bl	800d35c <__gethex>
 800c126:	f010 060f 	ands.w	r6, r0, #15
 800c12a:	4604      	mov	r4, r0
 800c12c:	d005      	beq.n	800c13a <_strtod_l+0x72>
 800c12e:	2e06      	cmp	r6, #6
 800c130:	d128      	bne.n	800c184 <_strtod_l+0xbc>
 800c132:	3501      	adds	r5, #1
 800c134:	2300      	movs	r3, #0
 800c136:	9519      	str	r5, [sp, #100]	@ 0x64
 800c138:	930e      	str	r3, [sp, #56]	@ 0x38
 800c13a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	f040 858e 	bne.w	800cc5e <_strtod_l+0xb96>
 800c142:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c144:	b1cb      	cbz	r3, 800c17a <_strtod_l+0xb2>
 800c146:	4652      	mov	r2, sl
 800c148:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c14c:	ec43 2b10 	vmov	d0, r2, r3
 800c150:	b01f      	add	sp, #124	@ 0x7c
 800c152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c156:	2920      	cmp	r1, #32
 800c158:	d1ce      	bne.n	800c0f8 <_strtod_l+0x30>
 800c15a:	3201      	adds	r2, #1
 800c15c:	e7c1      	b.n	800c0e2 <_strtod_l+0x1a>
 800c15e:	292d      	cmp	r1, #45	@ 0x2d
 800c160:	d1ca      	bne.n	800c0f8 <_strtod_l+0x30>
 800c162:	2101      	movs	r1, #1
 800c164:	910e      	str	r1, [sp, #56]	@ 0x38
 800c166:	1c51      	adds	r1, r2, #1
 800c168:	9119      	str	r1, [sp, #100]	@ 0x64
 800c16a:	7852      	ldrb	r2, [r2, #1]
 800c16c:	2a00      	cmp	r2, #0
 800c16e:	d1c5      	bne.n	800c0fc <_strtod_l+0x34>
 800c170:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c172:	9419      	str	r4, [sp, #100]	@ 0x64
 800c174:	2b00      	cmp	r3, #0
 800c176:	f040 8570 	bne.w	800cc5a <_strtod_l+0xb92>
 800c17a:	4652      	mov	r2, sl
 800c17c:	465b      	mov	r3, fp
 800c17e:	e7e5      	b.n	800c14c <_strtod_l+0x84>
 800c180:	2100      	movs	r1, #0
 800c182:	e7ef      	b.n	800c164 <_strtod_l+0x9c>
 800c184:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c186:	b13a      	cbz	r2, 800c198 <_strtod_l+0xd0>
 800c188:	2135      	movs	r1, #53	@ 0x35
 800c18a:	a81c      	add	r0, sp, #112	@ 0x70
 800c18c:	f7ff ff3a 	bl	800c004 <__copybits>
 800c190:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c192:	9805      	ldr	r0, [sp, #20]
 800c194:	f7ff fb10 	bl	800b7b8 <_Bfree>
 800c198:	3e01      	subs	r6, #1
 800c19a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c19c:	2e04      	cmp	r6, #4
 800c19e:	d806      	bhi.n	800c1ae <_strtod_l+0xe6>
 800c1a0:	e8df f006 	tbb	[pc, r6]
 800c1a4:	201d0314 	.word	0x201d0314
 800c1a8:	14          	.byte	0x14
 800c1a9:	00          	.byte	0x00
 800c1aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c1ae:	05e1      	lsls	r1, r4, #23
 800c1b0:	bf48      	it	mi
 800c1b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c1b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c1ba:	0d1b      	lsrs	r3, r3, #20
 800c1bc:	051b      	lsls	r3, r3, #20
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d1bb      	bne.n	800c13a <_strtod_l+0x72>
 800c1c2:	f7fe fb1d 	bl	800a800 <__errno>
 800c1c6:	2322      	movs	r3, #34	@ 0x22
 800c1c8:	6003      	str	r3, [r0, #0]
 800c1ca:	e7b6      	b.n	800c13a <_strtod_l+0x72>
 800c1cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c1d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c1d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c1d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c1dc:	e7e7      	b.n	800c1ae <_strtod_l+0xe6>
 800c1de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c360 <_strtod_l+0x298>
 800c1e2:	e7e4      	b.n	800c1ae <_strtod_l+0xe6>
 800c1e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c1e8:	f04f 3aff 	mov.w	sl, #4294967295
 800c1ec:	e7df      	b.n	800c1ae <_strtod_l+0xe6>
 800c1ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1f0:	1c5a      	adds	r2, r3, #1
 800c1f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1f4:	785b      	ldrb	r3, [r3, #1]
 800c1f6:	2b30      	cmp	r3, #48	@ 0x30
 800c1f8:	d0f9      	beq.n	800c1ee <_strtod_l+0x126>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d09d      	beq.n	800c13a <_strtod_l+0x72>
 800c1fe:	2301      	movs	r3, #1
 800c200:	2700      	movs	r7, #0
 800c202:	9308      	str	r3, [sp, #32]
 800c204:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c206:	930c      	str	r3, [sp, #48]	@ 0x30
 800c208:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c20a:	46b9      	mov	r9, r7
 800c20c:	220a      	movs	r2, #10
 800c20e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c210:	7805      	ldrb	r5, [r0, #0]
 800c212:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c216:	b2d9      	uxtb	r1, r3
 800c218:	2909      	cmp	r1, #9
 800c21a:	d928      	bls.n	800c26e <_strtod_l+0x1a6>
 800c21c:	494f      	ldr	r1, [pc, #316]	@ (800c35c <_strtod_l+0x294>)
 800c21e:	2201      	movs	r2, #1
 800c220:	f000 ffd6 	bl	800d1d0 <strncmp>
 800c224:	2800      	cmp	r0, #0
 800c226:	d032      	beq.n	800c28e <_strtod_l+0x1c6>
 800c228:	2000      	movs	r0, #0
 800c22a:	462a      	mov	r2, r5
 800c22c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c22e:	464d      	mov	r5, r9
 800c230:	4603      	mov	r3, r0
 800c232:	2a65      	cmp	r2, #101	@ 0x65
 800c234:	d001      	beq.n	800c23a <_strtod_l+0x172>
 800c236:	2a45      	cmp	r2, #69	@ 0x45
 800c238:	d114      	bne.n	800c264 <_strtod_l+0x19c>
 800c23a:	b91d      	cbnz	r5, 800c244 <_strtod_l+0x17c>
 800c23c:	9a08      	ldr	r2, [sp, #32]
 800c23e:	4302      	orrs	r2, r0
 800c240:	d096      	beq.n	800c170 <_strtod_l+0xa8>
 800c242:	2500      	movs	r5, #0
 800c244:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c246:	1c62      	adds	r2, r4, #1
 800c248:	9219      	str	r2, [sp, #100]	@ 0x64
 800c24a:	7862      	ldrb	r2, [r4, #1]
 800c24c:	2a2b      	cmp	r2, #43	@ 0x2b
 800c24e:	d07a      	beq.n	800c346 <_strtod_l+0x27e>
 800c250:	2a2d      	cmp	r2, #45	@ 0x2d
 800c252:	d07e      	beq.n	800c352 <_strtod_l+0x28a>
 800c254:	f04f 0c00 	mov.w	ip, #0
 800c258:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c25c:	2909      	cmp	r1, #9
 800c25e:	f240 8085 	bls.w	800c36c <_strtod_l+0x2a4>
 800c262:	9419      	str	r4, [sp, #100]	@ 0x64
 800c264:	f04f 0800 	mov.w	r8, #0
 800c268:	e0a5      	b.n	800c3b6 <_strtod_l+0x2ee>
 800c26a:	2300      	movs	r3, #0
 800c26c:	e7c8      	b.n	800c200 <_strtod_l+0x138>
 800c26e:	f1b9 0f08 	cmp.w	r9, #8
 800c272:	bfd8      	it	le
 800c274:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c276:	f100 0001 	add.w	r0, r0, #1
 800c27a:	bfda      	itte	le
 800c27c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c280:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c282:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c286:	f109 0901 	add.w	r9, r9, #1
 800c28a:	9019      	str	r0, [sp, #100]	@ 0x64
 800c28c:	e7bf      	b.n	800c20e <_strtod_l+0x146>
 800c28e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c290:	1c5a      	adds	r2, r3, #1
 800c292:	9219      	str	r2, [sp, #100]	@ 0x64
 800c294:	785a      	ldrb	r2, [r3, #1]
 800c296:	f1b9 0f00 	cmp.w	r9, #0
 800c29a:	d03b      	beq.n	800c314 <_strtod_l+0x24c>
 800c29c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c29e:	464d      	mov	r5, r9
 800c2a0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c2a4:	2b09      	cmp	r3, #9
 800c2a6:	d912      	bls.n	800c2ce <_strtod_l+0x206>
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	e7c2      	b.n	800c232 <_strtod_l+0x16a>
 800c2ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c2ae:	1c5a      	adds	r2, r3, #1
 800c2b0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2b2:	785a      	ldrb	r2, [r3, #1]
 800c2b4:	3001      	adds	r0, #1
 800c2b6:	2a30      	cmp	r2, #48	@ 0x30
 800c2b8:	d0f8      	beq.n	800c2ac <_strtod_l+0x1e4>
 800c2ba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c2be:	2b08      	cmp	r3, #8
 800c2c0:	f200 84d2 	bhi.w	800cc68 <_strtod_l+0xba0>
 800c2c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c2c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800c2c8:	2000      	movs	r0, #0
 800c2ca:	930c      	str	r3, [sp, #48]	@ 0x30
 800c2cc:	4605      	mov	r5, r0
 800c2ce:	3a30      	subs	r2, #48	@ 0x30
 800c2d0:	f100 0301 	add.w	r3, r0, #1
 800c2d4:	d018      	beq.n	800c308 <_strtod_l+0x240>
 800c2d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c2d8:	4419      	add	r1, r3
 800c2da:	910a      	str	r1, [sp, #40]	@ 0x28
 800c2dc:	462e      	mov	r6, r5
 800c2de:	f04f 0e0a 	mov.w	lr, #10
 800c2e2:	1c71      	adds	r1, r6, #1
 800c2e4:	eba1 0c05 	sub.w	ip, r1, r5
 800c2e8:	4563      	cmp	r3, ip
 800c2ea:	dc15      	bgt.n	800c318 <_strtod_l+0x250>
 800c2ec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c2f0:	182b      	adds	r3, r5, r0
 800c2f2:	2b08      	cmp	r3, #8
 800c2f4:	f105 0501 	add.w	r5, r5, #1
 800c2f8:	4405      	add	r5, r0
 800c2fa:	dc1a      	bgt.n	800c332 <_strtod_l+0x26a>
 800c2fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c2fe:	230a      	movs	r3, #10
 800c300:	fb03 2301 	mla	r3, r3, r1, r2
 800c304:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c306:	2300      	movs	r3, #0
 800c308:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c30a:	1c51      	adds	r1, r2, #1
 800c30c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c30e:	7852      	ldrb	r2, [r2, #1]
 800c310:	4618      	mov	r0, r3
 800c312:	e7c5      	b.n	800c2a0 <_strtod_l+0x1d8>
 800c314:	4648      	mov	r0, r9
 800c316:	e7ce      	b.n	800c2b6 <_strtod_l+0x1ee>
 800c318:	2e08      	cmp	r6, #8
 800c31a:	dc05      	bgt.n	800c328 <_strtod_l+0x260>
 800c31c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c31e:	fb0e f606 	mul.w	r6, lr, r6
 800c322:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c324:	460e      	mov	r6, r1
 800c326:	e7dc      	b.n	800c2e2 <_strtod_l+0x21a>
 800c328:	2910      	cmp	r1, #16
 800c32a:	bfd8      	it	le
 800c32c:	fb0e f707 	mulle.w	r7, lr, r7
 800c330:	e7f8      	b.n	800c324 <_strtod_l+0x25c>
 800c332:	2b0f      	cmp	r3, #15
 800c334:	bfdc      	itt	le
 800c336:	230a      	movle	r3, #10
 800c338:	fb03 2707 	mlale	r7, r3, r7, r2
 800c33c:	e7e3      	b.n	800c306 <_strtod_l+0x23e>
 800c33e:	2300      	movs	r3, #0
 800c340:	930a      	str	r3, [sp, #40]	@ 0x28
 800c342:	2301      	movs	r3, #1
 800c344:	e77a      	b.n	800c23c <_strtod_l+0x174>
 800c346:	f04f 0c00 	mov.w	ip, #0
 800c34a:	1ca2      	adds	r2, r4, #2
 800c34c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c34e:	78a2      	ldrb	r2, [r4, #2]
 800c350:	e782      	b.n	800c258 <_strtod_l+0x190>
 800c352:	f04f 0c01 	mov.w	ip, #1
 800c356:	e7f8      	b.n	800c34a <_strtod_l+0x282>
 800c358:	0800e454 	.word	0x0800e454
 800c35c:	0800e28b 	.word	0x0800e28b
 800c360:	7ff00000 	.word	0x7ff00000
 800c364:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c366:	1c51      	adds	r1, r2, #1
 800c368:	9119      	str	r1, [sp, #100]	@ 0x64
 800c36a:	7852      	ldrb	r2, [r2, #1]
 800c36c:	2a30      	cmp	r2, #48	@ 0x30
 800c36e:	d0f9      	beq.n	800c364 <_strtod_l+0x29c>
 800c370:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c374:	2908      	cmp	r1, #8
 800c376:	f63f af75 	bhi.w	800c264 <_strtod_l+0x19c>
 800c37a:	3a30      	subs	r2, #48	@ 0x30
 800c37c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c37e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c380:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c382:	f04f 080a 	mov.w	r8, #10
 800c386:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c388:	1c56      	adds	r6, r2, #1
 800c38a:	9619      	str	r6, [sp, #100]	@ 0x64
 800c38c:	7852      	ldrb	r2, [r2, #1]
 800c38e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c392:	f1be 0f09 	cmp.w	lr, #9
 800c396:	d939      	bls.n	800c40c <_strtod_l+0x344>
 800c398:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c39a:	1a76      	subs	r6, r6, r1
 800c39c:	2e08      	cmp	r6, #8
 800c39e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c3a2:	dc03      	bgt.n	800c3ac <_strtod_l+0x2e4>
 800c3a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c3a6:	4588      	cmp	r8, r1
 800c3a8:	bfa8      	it	ge
 800c3aa:	4688      	movge	r8, r1
 800c3ac:	f1bc 0f00 	cmp.w	ip, #0
 800c3b0:	d001      	beq.n	800c3b6 <_strtod_l+0x2ee>
 800c3b2:	f1c8 0800 	rsb	r8, r8, #0
 800c3b6:	2d00      	cmp	r5, #0
 800c3b8:	d14e      	bne.n	800c458 <_strtod_l+0x390>
 800c3ba:	9908      	ldr	r1, [sp, #32]
 800c3bc:	4308      	orrs	r0, r1
 800c3be:	f47f aebc 	bne.w	800c13a <_strtod_l+0x72>
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	f47f aed4 	bne.w	800c170 <_strtod_l+0xa8>
 800c3c8:	2a69      	cmp	r2, #105	@ 0x69
 800c3ca:	d028      	beq.n	800c41e <_strtod_l+0x356>
 800c3cc:	dc25      	bgt.n	800c41a <_strtod_l+0x352>
 800c3ce:	2a49      	cmp	r2, #73	@ 0x49
 800c3d0:	d025      	beq.n	800c41e <_strtod_l+0x356>
 800c3d2:	2a4e      	cmp	r2, #78	@ 0x4e
 800c3d4:	f47f aecc 	bne.w	800c170 <_strtod_l+0xa8>
 800c3d8:	499a      	ldr	r1, [pc, #616]	@ (800c644 <_strtod_l+0x57c>)
 800c3da:	a819      	add	r0, sp, #100	@ 0x64
 800c3dc:	f001 f9e0 	bl	800d7a0 <__match>
 800c3e0:	2800      	cmp	r0, #0
 800c3e2:	f43f aec5 	beq.w	800c170 <_strtod_l+0xa8>
 800c3e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3e8:	781b      	ldrb	r3, [r3, #0]
 800c3ea:	2b28      	cmp	r3, #40	@ 0x28
 800c3ec:	d12e      	bne.n	800c44c <_strtod_l+0x384>
 800c3ee:	4996      	ldr	r1, [pc, #600]	@ (800c648 <_strtod_l+0x580>)
 800c3f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800c3f2:	a819      	add	r0, sp, #100	@ 0x64
 800c3f4:	f001 f9e8 	bl	800d7c8 <__hexnan>
 800c3f8:	2805      	cmp	r0, #5
 800c3fa:	d127      	bne.n	800c44c <_strtod_l+0x384>
 800c3fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c3fe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c402:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c406:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c40a:	e696      	b.n	800c13a <_strtod_l+0x72>
 800c40c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c40e:	fb08 2101 	mla	r1, r8, r1, r2
 800c412:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c416:	9209      	str	r2, [sp, #36]	@ 0x24
 800c418:	e7b5      	b.n	800c386 <_strtod_l+0x2be>
 800c41a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c41c:	e7da      	b.n	800c3d4 <_strtod_l+0x30c>
 800c41e:	498b      	ldr	r1, [pc, #556]	@ (800c64c <_strtod_l+0x584>)
 800c420:	a819      	add	r0, sp, #100	@ 0x64
 800c422:	f001 f9bd 	bl	800d7a0 <__match>
 800c426:	2800      	cmp	r0, #0
 800c428:	f43f aea2 	beq.w	800c170 <_strtod_l+0xa8>
 800c42c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c42e:	4988      	ldr	r1, [pc, #544]	@ (800c650 <_strtod_l+0x588>)
 800c430:	3b01      	subs	r3, #1
 800c432:	a819      	add	r0, sp, #100	@ 0x64
 800c434:	9319      	str	r3, [sp, #100]	@ 0x64
 800c436:	f001 f9b3 	bl	800d7a0 <__match>
 800c43a:	b910      	cbnz	r0, 800c442 <_strtod_l+0x37a>
 800c43c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c43e:	3301      	adds	r3, #1
 800c440:	9319      	str	r3, [sp, #100]	@ 0x64
 800c442:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c660 <_strtod_l+0x598>
 800c446:	f04f 0a00 	mov.w	sl, #0
 800c44a:	e676      	b.n	800c13a <_strtod_l+0x72>
 800c44c:	4881      	ldr	r0, [pc, #516]	@ (800c654 <_strtod_l+0x58c>)
 800c44e:	f000 fee3 	bl	800d218 <nan>
 800c452:	ec5b ab10 	vmov	sl, fp, d0
 800c456:	e670      	b.n	800c13a <_strtod_l+0x72>
 800c458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c45a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c45c:	eba8 0303 	sub.w	r3, r8, r3
 800c460:	f1b9 0f00 	cmp.w	r9, #0
 800c464:	bf08      	it	eq
 800c466:	46a9      	moveq	r9, r5
 800c468:	2d10      	cmp	r5, #16
 800c46a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c46c:	462c      	mov	r4, r5
 800c46e:	bfa8      	it	ge
 800c470:	2410      	movge	r4, #16
 800c472:	f7f4 f867 	bl	8000544 <__aeabi_ui2d>
 800c476:	2d09      	cmp	r5, #9
 800c478:	4682      	mov	sl, r0
 800c47a:	468b      	mov	fp, r1
 800c47c:	dc13      	bgt.n	800c4a6 <_strtod_l+0x3de>
 800c47e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c480:	2b00      	cmp	r3, #0
 800c482:	f43f ae5a 	beq.w	800c13a <_strtod_l+0x72>
 800c486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c488:	dd78      	ble.n	800c57c <_strtod_l+0x4b4>
 800c48a:	2b16      	cmp	r3, #22
 800c48c:	dc5f      	bgt.n	800c54e <_strtod_l+0x486>
 800c48e:	4972      	ldr	r1, [pc, #456]	@ (800c658 <_strtod_l+0x590>)
 800c490:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c494:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c498:	4652      	mov	r2, sl
 800c49a:	465b      	mov	r3, fp
 800c49c:	f7f4 f8cc 	bl	8000638 <__aeabi_dmul>
 800c4a0:	4682      	mov	sl, r0
 800c4a2:	468b      	mov	fp, r1
 800c4a4:	e649      	b.n	800c13a <_strtod_l+0x72>
 800c4a6:	4b6c      	ldr	r3, [pc, #432]	@ (800c658 <_strtod_l+0x590>)
 800c4a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c4ac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c4b0:	f7f4 f8c2 	bl	8000638 <__aeabi_dmul>
 800c4b4:	4682      	mov	sl, r0
 800c4b6:	4638      	mov	r0, r7
 800c4b8:	468b      	mov	fp, r1
 800c4ba:	f7f4 f843 	bl	8000544 <__aeabi_ui2d>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	460b      	mov	r3, r1
 800c4c2:	4650      	mov	r0, sl
 800c4c4:	4659      	mov	r1, fp
 800c4c6:	f7f3 ff01 	bl	80002cc <__adddf3>
 800c4ca:	2d0f      	cmp	r5, #15
 800c4cc:	4682      	mov	sl, r0
 800c4ce:	468b      	mov	fp, r1
 800c4d0:	ddd5      	ble.n	800c47e <_strtod_l+0x3b6>
 800c4d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4d4:	1b2c      	subs	r4, r5, r4
 800c4d6:	441c      	add	r4, r3
 800c4d8:	2c00      	cmp	r4, #0
 800c4da:	f340 8093 	ble.w	800c604 <_strtod_l+0x53c>
 800c4de:	f014 030f 	ands.w	r3, r4, #15
 800c4e2:	d00a      	beq.n	800c4fa <_strtod_l+0x432>
 800c4e4:	495c      	ldr	r1, [pc, #368]	@ (800c658 <_strtod_l+0x590>)
 800c4e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c4ea:	4652      	mov	r2, sl
 800c4ec:	465b      	mov	r3, fp
 800c4ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4f2:	f7f4 f8a1 	bl	8000638 <__aeabi_dmul>
 800c4f6:	4682      	mov	sl, r0
 800c4f8:	468b      	mov	fp, r1
 800c4fa:	f034 040f 	bics.w	r4, r4, #15
 800c4fe:	d073      	beq.n	800c5e8 <_strtod_l+0x520>
 800c500:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c504:	dd49      	ble.n	800c59a <_strtod_l+0x4d2>
 800c506:	2400      	movs	r4, #0
 800c508:	46a0      	mov	r8, r4
 800c50a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c50c:	46a1      	mov	r9, r4
 800c50e:	9a05      	ldr	r2, [sp, #20]
 800c510:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c660 <_strtod_l+0x598>
 800c514:	2322      	movs	r3, #34	@ 0x22
 800c516:	6013      	str	r3, [r2, #0]
 800c518:	f04f 0a00 	mov.w	sl, #0
 800c51c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c51e:	2b00      	cmp	r3, #0
 800c520:	f43f ae0b 	beq.w	800c13a <_strtod_l+0x72>
 800c524:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c526:	9805      	ldr	r0, [sp, #20]
 800c528:	f7ff f946 	bl	800b7b8 <_Bfree>
 800c52c:	9805      	ldr	r0, [sp, #20]
 800c52e:	4649      	mov	r1, r9
 800c530:	f7ff f942 	bl	800b7b8 <_Bfree>
 800c534:	9805      	ldr	r0, [sp, #20]
 800c536:	4641      	mov	r1, r8
 800c538:	f7ff f93e 	bl	800b7b8 <_Bfree>
 800c53c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c53e:	9805      	ldr	r0, [sp, #20]
 800c540:	f7ff f93a 	bl	800b7b8 <_Bfree>
 800c544:	9805      	ldr	r0, [sp, #20]
 800c546:	4621      	mov	r1, r4
 800c548:	f7ff f936 	bl	800b7b8 <_Bfree>
 800c54c:	e5f5      	b.n	800c13a <_strtod_l+0x72>
 800c54e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c550:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c554:	4293      	cmp	r3, r2
 800c556:	dbbc      	blt.n	800c4d2 <_strtod_l+0x40a>
 800c558:	4c3f      	ldr	r4, [pc, #252]	@ (800c658 <_strtod_l+0x590>)
 800c55a:	f1c5 050f 	rsb	r5, r5, #15
 800c55e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c562:	4652      	mov	r2, sl
 800c564:	465b      	mov	r3, fp
 800c566:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c56a:	f7f4 f865 	bl	8000638 <__aeabi_dmul>
 800c56e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c570:	1b5d      	subs	r5, r3, r5
 800c572:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c576:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c57a:	e78f      	b.n	800c49c <_strtod_l+0x3d4>
 800c57c:	3316      	adds	r3, #22
 800c57e:	dba8      	blt.n	800c4d2 <_strtod_l+0x40a>
 800c580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c582:	eba3 0808 	sub.w	r8, r3, r8
 800c586:	4b34      	ldr	r3, [pc, #208]	@ (800c658 <_strtod_l+0x590>)
 800c588:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c58c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c590:	4650      	mov	r0, sl
 800c592:	4659      	mov	r1, fp
 800c594:	f7f4 f97a 	bl	800088c <__aeabi_ddiv>
 800c598:	e782      	b.n	800c4a0 <_strtod_l+0x3d8>
 800c59a:	2300      	movs	r3, #0
 800c59c:	4f2f      	ldr	r7, [pc, #188]	@ (800c65c <_strtod_l+0x594>)
 800c59e:	1124      	asrs	r4, r4, #4
 800c5a0:	4650      	mov	r0, sl
 800c5a2:	4659      	mov	r1, fp
 800c5a4:	461e      	mov	r6, r3
 800c5a6:	2c01      	cmp	r4, #1
 800c5a8:	dc21      	bgt.n	800c5ee <_strtod_l+0x526>
 800c5aa:	b10b      	cbz	r3, 800c5b0 <_strtod_l+0x4e8>
 800c5ac:	4682      	mov	sl, r0
 800c5ae:	468b      	mov	fp, r1
 800c5b0:	492a      	ldr	r1, [pc, #168]	@ (800c65c <_strtod_l+0x594>)
 800c5b2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c5b6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c5ba:	4652      	mov	r2, sl
 800c5bc:	465b      	mov	r3, fp
 800c5be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5c2:	f7f4 f839 	bl	8000638 <__aeabi_dmul>
 800c5c6:	4b26      	ldr	r3, [pc, #152]	@ (800c660 <_strtod_l+0x598>)
 800c5c8:	460a      	mov	r2, r1
 800c5ca:	400b      	ands	r3, r1
 800c5cc:	4925      	ldr	r1, [pc, #148]	@ (800c664 <_strtod_l+0x59c>)
 800c5ce:	428b      	cmp	r3, r1
 800c5d0:	4682      	mov	sl, r0
 800c5d2:	d898      	bhi.n	800c506 <_strtod_l+0x43e>
 800c5d4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c5d8:	428b      	cmp	r3, r1
 800c5da:	bf86      	itte	hi
 800c5dc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c668 <_strtod_l+0x5a0>
 800c5e0:	f04f 3aff 	movhi.w	sl, #4294967295
 800c5e4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	9308      	str	r3, [sp, #32]
 800c5ec:	e076      	b.n	800c6dc <_strtod_l+0x614>
 800c5ee:	07e2      	lsls	r2, r4, #31
 800c5f0:	d504      	bpl.n	800c5fc <_strtod_l+0x534>
 800c5f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5f6:	f7f4 f81f 	bl	8000638 <__aeabi_dmul>
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	3601      	adds	r6, #1
 800c5fe:	1064      	asrs	r4, r4, #1
 800c600:	3708      	adds	r7, #8
 800c602:	e7d0      	b.n	800c5a6 <_strtod_l+0x4de>
 800c604:	d0f0      	beq.n	800c5e8 <_strtod_l+0x520>
 800c606:	4264      	negs	r4, r4
 800c608:	f014 020f 	ands.w	r2, r4, #15
 800c60c:	d00a      	beq.n	800c624 <_strtod_l+0x55c>
 800c60e:	4b12      	ldr	r3, [pc, #72]	@ (800c658 <_strtod_l+0x590>)
 800c610:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c614:	4650      	mov	r0, sl
 800c616:	4659      	mov	r1, fp
 800c618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61c:	f7f4 f936 	bl	800088c <__aeabi_ddiv>
 800c620:	4682      	mov	sl, r0
 800c622:	468b      	mov	fp, r1
 800c624:	1124      	asrs	r4, r4, #4
 800c626:	d0df      	beq.n	800c5e8 <_strtod_l+0x520>
 800c628:	2c1f      	cmp	r4, #31
 800c62a:	dd1f      	ble.n	800c66c <_strtod_l+0x5a4>
 800c62c:	2400      	movs	r4, #0
 800c62e:	46a0      	mov	r8, r4
 800c630:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c632:	46a1      	mov	r9, r4
 800c634:	9a05      	ldr	r2, [sp, #20]
 800c636:	2322      	movs	r3, #34	@ 0x22
 800c638:	f04f 0a00 	mov.w	sl, #0
 800c63c:	f04f 0b00 	mov.w	fp, #0
 800c640:	6013      	str	r3, [r2, #0]
 800c642:	e76b      	b.n	800c51c <_strtod_l+0x454>
 800c644:	0800e179 	.word	0x0800e179
 800c648:	0800e440 	.word	0x0800e440
 800c64c:	0800e171 	.word	0x0800e171
 800c650:	0800e1a8 	.word	0x0800e1a8
 800c654:	0800e2e1 	.word	0x0800e2e1
 800c658:	0800e378 	.word	0x0800e378
 800c65c:	0800e350 	.word	0x0800e350
 800c660:	7ff00000 	.word	0x7ff00000
 800c664:	7ca00000 	.word	0x7ca00000
 800c668:	7fefffff 	.word	0x7fefffff
 800c66c:	f014 0310 	ands.w	r3, r4, #16
 800c670:	bf18      	it	ne
 800c672:	236a      	movne	r3, #106	@ 0x6a
 800c674:	4ea9      	ldr	r6, [pc, #676]	@ (800c91c <_strtod_l+0x854>)
 800c676:	9308      	str	r3, [sp, #32]
 800c678:	4650      	mov	r0, sl
 800c67a:	4659      	mov	r1, fp
 800c67c:	2300      	movs	r3, #0
 800c67e:	07e7      	lsls	r7, r4, #31
 800c680:	d504      	bpl.n	800c68c <_strtod_l+0x5c4>
 800c682:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c686:	f7f3 ffd7 	bl	8000638 <__aeabi_dmul>
 800c68a:	2301      	movs	r3, #1
 800c68c:	1064      	asrs	r4, r4, #1
 800c68e:	f106 0608 	add.w	r6, r6, #8
 800c692:	d1f4      	bne.n	800c67e <_strtod_l+0x5b6>
 800c694:	b10b      	cbz	r3, 800c69a <_strtod_l+0x5d2>
 800c696:	4682      	mov	sl, r0
 800c698:	468b      	mov	fp, r1
 800c69a:	9b08      	ldr	r3, [sp, #32]
 800c69c:	b1b3      	cbz	r3, 800c6cc <_strtod_l+0x604>
 800c69e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c6a2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	4659      	mov	r1, fp
 800c6aa:	dd0f      	ble.n	800c6cc <_strtod_l+0x604>
 800c6ac:	2b1f      	cmp	r3, #31
 800c6ae:	dd56      	ble.n	800c75e <_strtod_l+0x696>
 800c6b0:	2b34      	cmp	r3, #52	@ 0x34
 800c6b2:	bfde      	ittt	le
 800c6b4:	f04f 33ff 	movle.w	r3, #4294967295
 800c6b8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c6bc:	4093      	lslle	r3, r2
 800c6be:	f04f 0a00 	mov.w	sl, #0
 800c6c2:	bfcc      	ite	gt
 800c6c4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c6c8:	ea03 0b01 	andle.w	fp, r3, r1
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	4650      	mov	r0, sl
 800c6d2:	4659      	mov	r1, fp
 800c6d4:	f7f4 fa18 	bl	8000b08 <__aeabi_dcmpeq>
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	d1a7      	bne.n	800c62c <_strtod_l+0x564>
 800c6dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6de:	9300      	str	r3, [sp, #0]
 800c6e0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c6e2:	9805      	ldr	r0, [sp, #20]
 800c6e4:	462b      	mov	r3, r5
 800c6e6:	464a      	mov	r2, r9
 800c6e8:	f7ff f8ce 	bl	800b888 <__s2b>
 800c6ec:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c6ee:	2800      	cmp	r0, #0
 800c6f0:	f43f af09 	beq.w	800c506 <_strtod_l+0x43e>
 800c6f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6f8:	2a00      	cmp	r2, #0
 800c6fa:	eba3 0308 	sub.w	r3, r3, r8
 800c6fe:	bfa8      	it	ge
 800c700:	2300      	movge	r3, #0
 800c702:	9312      	str	r3, [sp, #72]	@ 0x48
 800c704:	2400      	movs	r4, #0
 800c706:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c70a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c70c:	46a0      	mov	r8, r4
 800c70e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c710:	9805      	ldr	r0, [sp, #20]
 800c712:	6859      	ldr	r1, [r3, #4]
 800c714:	f7ff f810 	bl	800b738 <_Balloc>
 800c718:	4681      	mov	r9, r0
 800c71a:	2800      	cmp	r0, #0
 800c71c:	f43f aef7 	beq.w	800c50e <_strtod_l+0x446>
 800c720:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c722:	691a      	ldr	r2, [r3, #16]
 800c724:	3202      	adds	r2, #2
 800c726:	f103 010c 	add.w	r1, r3, #12
 800c72a:	0092      	lsls	r2, r2, #2
 800c72c:	300c      	adds	r0, #12
 800c72e:	f7fe f894 	bl	800a85a <memcpy>
 800c732:	ec4b ab10 	vmov	d0, sl, fp
 800c736:	9805      	ldr	r0, [sp, #20]
 800c738:	aa1c      	add	r2, sp, #112	@ 0x70
 800c73a:	a91b      	add	r1, sp, #108	@ 0x6c
 800c73c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c740:	f7ff fbd6 	bl	800bef0 <__d2b>
 800c744:	901a      	str	r0, [sp, #104]	@ 0x68
 800c746:	2800      	cmp	r0, #0
 800c748:	f43f aee1 	beq.w	800c50e <_strtod_l+0x446>
 800c74c:	9805      	ldr	r0, [sp, #20]
 800c74e:	2101      	movs	r1, #1
 800c750:	f7ff f930 	bl	800b9b4 <__i2b>
 800c754:	4680      	mov	r8, r0
 800c756:	b948      	cbnz	r0, 800c76c <_strtod_l+0x6a4>
 800c758:	f04f 0800 	mov.w	r8, #0
 800c75c:	e6d7      	b.n	800c50e <_strtod_l+0x446>
 800c75e:	f04f 32ff 	mov.w	r2, #4294967295
 800c762:	fa02 f303 	lsl.w	r3, r2, r3
 800c766:	ea03 0a0a 	and.w	sl, r3, sl
 800c76a:	e7af      	b.n	800c6cc <_strtod_l+0x604>
 800c76c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c76e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c770:	2d00      	cmp	r5, #0
 800c772:	bfab      	itete	ge
 800c774:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c776:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c778:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c77a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c77c:	bfac      	ite	ge
 800c77e:	18ef      	addge	r7, r5, r3
 800c780:	1b5e      	sublt	r6, r3, r5
 800c782:	9b08      	ldr	r3, [sp, #32]
 800c784:	1aed      	subs	r5, r5, r3
 800c786:	4415      	add	r5, r2
 800c788:	4b65      	ldr	r3, [pc, #404]	@ (800c920 <_strtod_l+0x858>)
 800c78a:	3d01      	subs	r5, #1
 800c78c:	429d      	cmp	r5, r3
 800c78e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c792:	da50      	bge.n	800c836 <_strtod_l+0x76e>
 800c794:	1b5b      	subs	r3, r3, r5
 800c796:	2b1f      	cmp	r3, #31
 800c798:	eba2 0203 	sub.w	r2, r2, r3
 800c79c:	f04f 0101 	mov.w	r1, #1
 800c7a0:	dc3d      	bgt.n	800c81e <_strtod_l+0x756>
 800c7a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c7a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7ac:	18bd      	adds	r5, r7, r2
 800c7ae:	9b08      	ldr	r3, [sp, #32]
 800c7b0:	42af      	cmp	r7, r5
 800c7b2:	4416      	add	r6, r2
 800c7b4:	441e      	add	r6, r3
 800c7b6:	463b      	mov	r3, r7
 800c7b8:	bfa8      	it	ge
 800c7ba:	462b      	movge	r3, r5
 800c7bc:	42b3      	cmp	r3, r6
 800c7be:	bfa8      	it	ge
 800c7c0:	4633      	movge	r3, r6
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	bfc2      	ittt	gt
 800c7c6:	1aed      	subgt	r5, r5, r3
 800c7c8:	1af6      	subgt	r6, r6, r3
 800c7ca:	1aff      	subgt	r7, r7, r3
 800c7cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	dd16      	ble.n	800c800 <_strtod_l+0x738>
 800c7d2:	4641      	mov	r1, r8
 800c7d4:	9805      	ldr	r0, [sp, #20]
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	f7ff f9a4 	bl	800bb24 <__pow5mult>
 800c7dc:	4680      	mov	r8, r0
 800c7de:	2800      	cmp	r0, #0
 800c7e0:	d0ba      	beq.n	800c758 <_strtod_l+0x690>
 800c7e2:	4601      	mov	r1, r0
 800c7e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c7e6:	9805      	ldr	r0, [sp, #20]
 800c7e8:	f7ff f8fa 	bl	800b9e0 <__multiply>
 800c7ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800c7ee:	2800      	cmp	r0, #0
 800c7f0:	f43f ae8d 	beq.w	800c50e <_strtod_l+0x446>
 800c7f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7f6:	9805      	ldr	r0, [sp, #20]
 800c7f8:	f7fe ffde 	bl	800b7b8 <_Bfree>
 800c7fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800c800:	2d00      	cmp	r5, #0
 800c802:	dc1d      	bgt.n	800c840 <_strtod_l+0x778>
 800c804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c806:	2b00      	cmp	r3, #0
 800c808:	dd23      	ble.n	800c852 <_strtod_l+0x78a>
 800c80a:	4649      	mov	r1, r9
 800c80c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c80e:	9805      	ldr	r0, [sp, #20]
 800c810:	f7ff f988 	bl	800bb24 <__pow5mult>
 800c814:	4681      	mov	r9, r0
 800c816:	b9e0      	cbnz	r0, 800c852 <_strtod_l+0x78a>
 800c818:	f04f 0900 	mov.w	r9, #0
 800c81c:	e677      	b.n	800c50e <_strtod_l+0x446>
 800c81e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c822:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c826:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c82a:	35e2      	adds	r5, #226	@ 0xe2
 800c82c:	fa01 f305 	lsl.w	r3, r1, r5
 800c830:	9310      	str	r3, [sp, #64]	@ 0x40
 800c832:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c834:	e7ba      	b.n	800c7ac <_strtod_l+0x6e4>
 800c836:	2300      	movs	r3, #0
 800c838:	9310      	str	r3, [sp, #64]	@ 0x40
 800c83a:	2301      	movs	r3, #1
 800c83c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c83e:	e7b5      	b.n	800c7ac <_strtod_l+0x6e4>
 800c840:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c842:	9805      	ldr	r0, [sp, #20]
 800c844:	462a      	mov	r2, r5
 800c846:	f7ff f9c7 	bl	800bbd8 <__lshift>
 800c84a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d1d9      	bne.n	800c804 <_strtod_l+0x73c>
 800c850:	e65d      	b.n	800c50e <_strtod_l+0x446>
 800c852:	2e00      	cmp	r6, #0
 800c854:	dd07      	ble.n	800c866 <_strtod_l+0x79e>
 800c856:	4649      	mov	r1, r9
 800c858:	9805      	ldr	r0, [sp, #20]
 800c85a:	4632      	mov	r2, r6
 800c85c:	f7ff f9bc 	bl	800bbd8 <__lshift>
 800c860:	4681      	mov	r9, r0
 800c862:	2800      	cmp	r0, #0
 800c864:	d0d8      	beq.n	800c818 <_strtod_l+0x750>
 800c866:	2f00      	cmp	r7, #0
 800c868:	dd08      	ble.n	800c87c <_strtod_l+0x7b4>
 800c86a:	4641      	mov	r1, r8
 800c86c:	9805      	ldr	r0, [sp, #20]
 800c86e:	463a      	mov	r2, r7
 800c870:	f7ff f9b2 	bl	800bbd8 <__lshift>
 800c874:	4680      	mov	r8, r0
 800c876:	2800      	cmp	r0, #0
 800c878:	f43f ae49 	beq.w	800c50e <_strtod_l+0x446>
 800c87c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c87e:	9805      	ldr	r0, [sp, #20]
 800c880:	464a      	mov	r2, r9
 800c882:	f7ff fa31 	bl	800bce8 <__mdiff>
 800c886:	4604      	mov	r4, r0
 800c888:	2800      	cmp	r0, #0
 800c88a:	f43f ae40 	beq.w	800c50e <_strtod_l+0x446>
 800c88e:	68c3      	ldr	r3, [r0, #12]
 800c890:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c892:	2300      	movs	r3, #0
 800c894:	60c3      	str	r3, [r0, #12]
 800c896:	4641      	mov	r1, r8
 800c898:	f7ff fa0a 	bl	800bcb0 <__mcmp>
 800c89c:	2800      	cmp	r0, #0
 800c89e:	da45      	bge.n	800c92c <_strtod_l+0x864>
 800c8a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8a2:	ea53 030a 	orrs.w	r3, r3, sl
 800c8a6:	d16b      	bne.n	800c980 <_strtod_l+0x8b8>
 800c8a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d167      	bne.n	800c980 <_strtod_l+0x8b8>
 800c8b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c8b4:	0d1b      	lsrs	r3, r3, #20
 800c8b6:	051b      	lsls	r3, r3, #20
 800c8b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c8bc:	d960      	bls.n	800c980 <_strtod_l+0x8b8>
 800c8be:	6963      	ldr	r3, [r4, #20]
 800c8c0:	b913      	cbnz	r3, 800c8c8 <_strtod_l+0x800>
 800c8c2:	6923      	ldr	r3, [r4, #16]
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	dd5b      	ble.n	800c980 <_strtod_l+0x8b8>
 800c8c8:	4621      	mov	r1, r4
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	9805      	ldr	r0, [sp, #20]
 800c8ce:	f7ff f983 	bl	800bbd8 <__lshift>
 800c8d2:	4641      	mov	r1, r8
 800c8d4:	4604      	mov	r4, r0
 800c8d6:	f7ff f9eb 	bl	800bcb0 <__mcmp>
 800c8da:	2800      	cmp	r0, #0
 800c8dc:	dd50      	ble.n	800c980 <_strtod_l+0x8b8>
 800c8de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c8e2:	9a08      	ldr	r2, [sp, #32]
 800c8e4:	0d1b      	lsrs	r3, r3, #20
 800c8e6:	051b      	lsls	r3, r3, #20
 800c8e8:	2a00      	cmp	r2, #0
 800c8ea:	d06a      	beq.n	800c9c2 <_strtod_l+0x8fa>
 800c8ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c8f0:	d867      	bhi.n	800c9c2 <_strtod_l+0x8fa>
 800c8f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c8f6:	f67f ae9d 	bls.w	800c634 <_strtod_l+0x56c>
 800c8fa:	4b0a      	ldr	r3, [pc, #40]	@ (800c924 <_strtod_l+0x85c>)
 800c8fc:	4650      	mov	r0, sl
 800c8fe:	4659      	mov	r1, fp
 800c900:	2200      	movs	r2, #0
 800c902:	f7f3 fe99 	bl	8000638 <__aeabi_dmul>
 800c906:	4b08      	ldr	r3, [pc, #32]	@ (800c928 <_strtod_l+0x860>)
 800c908:	400b      	ands	r3, r1
 800c90a:	4682      	mov	sl, r0
 800c90c:	468b      	mov	fp, r1
 800c90e:	2b00      	cmp	r3, #0
 800c910:	f47f ae08 	bne.w	800c524 <_strtod_l+0x45c>
 800c914:	9a05      	ldr	r2, [sp, #20]
 800c916:	2322      	movs	r3, #34	@ 0x22
 800c918:	6013      	str	r3, [r2, #0]
 800c91a:	e603      	b.n	800c524 <_strtod_l+0x45c>
 800c91c:	0800e468 	.word	0x0800e468
 800c920:	fffffc02 	.word	0xfffffc02
 800c924:	39500000 	.word	0x39500000
 800c928:	7ff00000 	.word	0x7ff00000
 800c92c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c930:	d165      	bne.n	800c9fe <_strtod_l+0x936>
 800c932:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c934:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c938:	b35a      	cbz	r2, 800c992 <_strtod_l+0x8ca>
 800c93a:	4a9f      	ldr	r2, [pc, #636]	@ (800cbb8 <_strtod_l+0xaf0>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d12b      	bne.n	800c998 <_strtod_l+0x8d0>
 800c940:	9b08      	ldr	r3, [sp, #32]
 800c942:	4651      	mov	r1, sl
 800c944:	b303      	cbz	r3, 800c988 <_strtod_l+0x8c0>
 800c946:	4b9d      	ldr	r3, [pc, #628]	@ (800cbbc <_strtod_l+0xaf4>)
 800c948:	465a      	mov	r2, fp
 800c94a:	4013      	ands	r3, r2
 800c94c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c950:	f04f 32ff 	mov.w	r2, #4294967295
 800c954:	d81b      	bhi.n	800c98e <_strtod_l+0x8c6>
 800c956:	0d1b      	lsrs	r3, r3, #20
 800c958:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c95c:	fa02 f303 	lsl.w	r3, r2, r3
 800c960:	4299      	cmp	r1, r3
 800c962:	d119      	bne.n	800c998 <_strtod_l+0x8d0>
 800c964:	4b96      	ldr	r3, [pc, #600]	@ (800cbc0 <_strtod_l+0xaf8>)
 800c966:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c968:	429a      	cmp	r2, r3
 800c96a:	d102      	bne.n	800c972 <_strtod_l+0x8aa>
 800c96c:	3101      	adds	r1, #1
 800c96e:	f43f adce 	beq.w	800c50e <_strtod_l+0x446>
 800c972:	4b92      	ldr	r3, [pc, #584]	@ (800cbbc <_strtod_l+0xaf4>)
 800c974:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c976:	401a      	ands	r2, r3
 800c978:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c97c:	f04f 0a00 	mov.w	sl, #0
 800c980:	9b08      	ldr	r3, [sp, #32]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d1b9      	bne.n	800c8fa <_strtod_l+0x832>
 800c986:	e5cd      	b.n	800c524 <_strtod_l+0x45c>
 800c988:	f04f 33ff 	mov.w	r3, #4294967295
 800c98c:	e7e8      	b.n	800c960 <_strtod_l+0x898>
 800c98e:	4613      	mov	r3, r2
 800c990:	e7e6      	b.n	800c960 <_strtod_l+0x898>
 800c992:	ea53 030a 	orrs.w	r3, r3, sl
 800c996:	d0a2      	beq.n	800c8de <_strtod_l+0x816>
 800c998:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c99a:	b1db      	cbz	r3, 800c9d4 <_strtod_l+0x90c>
 800c99c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c99e:	4213      	tst	r3, r2
 800c9a0:	d0ee      	beq.n	800c980 <_strtod_l+0x8b8>
 800c9a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9a4:	9a08      	ldr	r2, [sp, #32]
 800c9a6:	4650      	mov	r0, sl
 800c9a8:	4659      	mov	r1, fp
 800c9aa:	b1bb      	cbz	r3, 800c9dc <_strtod_l+0x914>
 800c9ac:	f7ff fb6e 	bl	800c08c <sulp>
 800c9b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9b4:	ec53 2b10 	vmov	r2, r3, d0
 800c9b8:	f7f3 fc88 	bl	80002cc <__adddf3>
 800c9bc:	4682      	mov	sl, r0
 800c9be:	468b      	mov	fp, r1
 800c9c0:	e7de      	b.n	800c980 <_strtod_l+0x8b8>
 800c9c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c9c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c9ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c9ce:	f04f 3aff 	mov.w	sl, #4294967295
 800c9d2:	e7d5      	b.n	800c980 <_strtod_l+0x8b8>
 800c9d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c9d6:	ea13 0f0a 	tst.w	r3, sl
 800c9da:	e7e1      	b.n	800c9a0 <_strtod_l+0x8d8>
 800c9dc:	f7ff fb56 	bl	800c08c <sulp>
 800c9e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9e4:	ec53 2b10 	vmov	r2, r3, d0
 800c9e8:	f7f3 fc6e 	bl	80002c8 <__aeabi_dsub>
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	4682      	mov	sl, r0
 800c9f2:	468b      	mov	fp, r1
 800c9f4:	f7f4 f888 	bl	8000b08 <__aeabi_dcmpeq>
 800c9f8:	2800      	cmp	r0, #0
 800c9fa:	d0c1      	beq.n	800c980 <_strtod_l+0x8b8>
 800c9fc:	e61a      	b.n	800c634 <_strtod_l+0x56c>
 800c9fe:	4641      	mov	r1, r8
 800ca00:	4620      	mov	r0, r4
 800ca02:	f7ff facd 	bl	800bfa0 <__ratio>
 800ca06:	ec57 6b10 	vmov	r6, r7, d0
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ca10:	4630      	mov	r0, r6
 800ca12:	4639      	mov	r1, r7
 800ca14:	f7f4 f88c 	bl	8000b30 <__aeabi_dcmple>
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	d06f      	beq.n	800cafc <_strtod_l+0xa34>
 800ca1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d17a      	bne.n	800cb18 <_strtod_l+0xa50>
 800ca22:	f1ba 0f00 	cmp.w	sl, #0
 800ca26:	d158      	bne.n	800cada <_strtod_l+0xa12>
 800ca28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d15a      	bne.n	800cae8 <_strtod_l+0xa20>
 800ca32:	4b64      	ldr	r3, [pc, #400]	@ (800cbc4 <_strtod_l+0xafc>)
 800ca34:	2200      	movs	r2, #0
 800ca36:	4630      	mov	r0, r6
 800ca38:	4639      	mov	r1, r7
 800ca3a:	f7f4 f86f 	bl	8000b1c <__aeabi_dcmplt>
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	d159      	bne.n	800caf6 <_strtod_l+0xa2e>
 800ca42:	4630      	mov	r0, r6
 800ca44:	4639      	mov	r1, r7
 800ca46:	4b60      	ldr	r3, [pc, #384]	@ (800cbc8 <_strtod_l+0xb00>)
 800ca48:	2200      	movs	r2, #0
 800ca4a:	f7f3 fdf5 	bl	8000638 <__aeabi_dmul>
 800ca4e:	4606      	mov	r6, r0
 800ca50:	460f      	mov	r7, r1
 800ca52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ca56:	9606      	str	r6, [sp, #24]
 800ca58:	9307      	str	r3, [sp, #28]
 800ca5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca5e:	4d57      	ldr	r5, [pc, #348]	@ (800cbbc <_strtod_l+0xaf4>)
 800ca60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ca64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca66:	401d      	ands	r5, r3
 800ca68:	4b58      	ldr	r3, [pc, #352]	@ (800cbcc <_strtod_l+0xb04>)
 800ca6a:	429d      	cmp	r5, r3
 800ca6c:	f040 80b2 	bne.w	800cbd4 <_strtod_l+0xb0c>
 800ca70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ca76:	ec4b ab10 	vmov	d0, sl, fp
 800ca7a:	f7ff f9c9 	bl	800be10 <__ulp>
 800ca7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca82:	ec51 0b10 	vmov	r0, r1, d0
 800ca86:	f7f3 fdd7 	bl	8000638 <__aeabi_dmul>
 800ca8a:	4652      	mov	r2, sl
 800ca8c:	465b      	mov	r3, fp
 800ca8e:	f7f3 fc1d 	bl	80002cc <__adddf3>
 800ca92:	460b      	mov	r3, r1
 800ca94:	4949      	ldr	r1, [pc, #292]	@ (800cbbc <_strtod_l+0xaf4>)
 800ca96:	4a4e      	ldr	r2, [pc, #312]	@ (800cbd0 <_strtod_l+0xb08>)
 800ca98:	4019      	ands	r1, r3
 800ca9a:	4291      	cmp	r1, r2
 800ca9c:	4682      	mov	sl, r0
 800ca9e:	d942      	bls.n	800cb26 <_strtod_l+0xa5e>
 800caa0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800caa2:	4b47      	ldr	r3, [pc, #284]	@ (800cbc0 <_strtod_l+0xaf8>)
 800caa4:	429a      	cmp	r2, r3
 800caa6:	d103      	bne.n	800cab0 <_strtod_l+0x9e8>
 800caa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800caaa:	3301      	adds	r3, #1
 800caac:	f43f ad2f 	beq.w	800c50e <_strtod_l+0x446>
 800cab0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cbc0 <_strtod_l+0xaf8>
 800cab4:	f04f 3aff 	mov.w	sl, #4294967295
 800cab8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800caba:	9805      	ldr	r0, [sp, #20]
 800cabc:	f7fe fe7c 	bl	800b7b8 <_Bfree>
 800cac0:	9805      	ldr	r0, [sp, #20]
 800cac2:	4649      	mov	r1, r9
 800cac4:	f7fe fe78 	bl	800b7b8 <_Bfree>
 800cac8:	9805      	ldr	r0, [sp, #20]
 800caca:	4641      	mov	r1, r8
 800cacc:	f7fe fe74 	bl	800b7b8 <_Bfree>
 800cad0:	9805      	ldr	r0, [sp, #20]
 800cad2:	4621      	mov	r1, r4
 800cad4:	f7fe fe70 	bl	800b7b8 <_Bfree>
 800cad8:	e619      	b.n	800c70e <_strtod_l+0x646>
 800cada:	f1ba 0f01 	cmp.w	sl, #1
 800cade:	d103      	bne.n	800cae8 <_strtod_l+0xa20>
 800cae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	f43f ada6 	beq.w	800c634 <_strtod_l+0x56c>
 800cae8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cb98 <_strtod_l+0xad0>
 800caec:	4f35      	ldr	r7, [pc, #212]	@ (800cbc4 <_strtod_l+0xafc>)
 800caee:	ed8d 7b06 	vstr	d7, [sp, #24]
 800caf2:	2600      	movs	r6, #0
 800caf4:	e7b1      	b.n	800ca5a <_strtod_l+0x992>
 800caf6:	4f34      	ldr	r7, [pc, #208]	@ (800cbc8 <_strtod_l+0xb00>)
 800caf8:	2600      	movs	r6, #0
 800cafa:	e7aa      	b.n	800ca52 <_strtod_l+0x98a>
 800cafc:	4b32      	ldr	r3, [pc, #200]	@ (800cbc8 <_strtod_l+0xb00>)
 800cafe:	4630      	mov	r0, r6
 800cb00:	4639      	mov	r1, r7
 800cb02:	2200      	movs	r2, #0
 800cb04:	f7f3 fd98 	bl	8000638 <__aeabi_dmul>
 800cb08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb0a:	4606      	mov	r6, r0
 800cb0c:	460f      	mov	r7, r1
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d09f      	beq.n	800ca52 <_strtod_l+0x98a>
 800cb12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cb16:	e7a0      	b.n	800ca5a <_strtod_l+0x992>
 800cb18:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cba0 <_strtod_l+0xad8>
 800cb1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cb20:	ec57 6b17 	vmov	r6, r7, d7
 800cb24:	e799      	b.n	800ca5a <_strtod_l+0x992>
 800cb26:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cb2a:	9b08      	ldr	r3, [sp, #32]
 800cb2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d1c1      	bne.n	800cab8 <_strtod_l+0x9f0>
 800cb34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb38:	0d1b      	lsrs	r3, r3, #20
 800cb3a:	051b      	lsls	r3, r3, #20
 800cb3c:	429d      	cmp	r5, r3
 800cb3e:	d1bb      	bne.n	800cab8 <_strtod_l+0x9f0>
 800cb40:	4630      	mov	r0, r6
 800cb42:	4639      	mov	r1, r7
 800cb44:	f7f4 f8d8 	bl	8000cf8 <__aeabi_d2lz>
 800cb48:	f7f3 fd48 	bl	80005dc <__aeabi_l2d>
 800cb4c:	4602      	mov	r2, r0
 800cb4e:	460b      	mov	r3, r1
 800cb50:	4630      	mov	r0, r6
 800cb52:	4639      	mov	r1, r7
 800cb54:	f7f3 fbb8 	bl	80002c8 <__aeabi_dsub>
 800cb58:	460b      	mov	r3, r1
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cb60:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cb64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb66:	ea46 060a 	orr.w	r6, r6, sl
 800cb6a:	431e      	orrs	r6, r3
 800cb6c:	d06f      	beq.n	800cc4e <_strtod_l+0xb86>
 800cb6e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cba8 <_strtod_l+0xae0>)
 800cb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb74:	f7f3 ffd2 	bl	8000b1c <__aeabi_dcmplt>
 800cb78:	2800      	cmp	r0, #0
 800cb7a:	f47f acd3 	bne.w	800c524 <_strtod_l+0x45c>
 800cb7e:	a30c      	add	r3, pc, #48	@ (adr r3, 800cbb0 <_strtod_l+0xae8>)
 800cb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb88:	f7f3 ffe6 	bl	8000b58 <__aeabi_dcmpgt>
 800cb8c:	2800      	cmp	r0, #0
 800cb8e:	d093      	beq.n	800cab8 <_strtod_l+0x9f0>
 800cb90:	e4c8      	b.n	800c524 <_strtod_l+0x45c>
 800cb92:	bf00      	nop
 800cb94:	f3af 8000 	nop.w
 800cb98:	00000000 	.word	0x00000000
 800cb9c:	bff00000 	.word	0xbff00000
 800cba0:	00000000 	.word	0x00000000
 800cba4:	3ff00000 	.word	0x3ff00000
 800cba8:	94a03595 	.word	0x94a03595
 800cbac:	3fdfffff 	.word	0x3fdfffff
 800cbb0:	35afe535 	.word	0x35afe535
 800cbb4:	3fe00000 	.word	0x3fe00000
 800cbb8:	000fffff 	.word	0x000fffff
 800cbbc:	7ff00000 	.word	0x7ff00000
 800cbc0:	7fefffff 	.word	0x7fefffff
 800cbc4:	3ff00000 	.word	0x3ff00000
 800cbc8:	3fe00000 	.word	0x3fe00000
 800cbcc:	7fe00000 	.word	0x7fe00000
 800cbd0:	7c9fffff 	.word	0x7c9fffff
 800cbd4:	9b08      	ldr	r3, [sp, #32]
 800cbd6:	b323      	cbz	r3, 800cc22 <_strtod_l+0xb5a>
 800cbd8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cbdc:	d821      	bhi.n	800cc22 <_strtod_l+0xb5a>
 800cbde:	a328      	add	r3, pc, #160	@ (adr r3, 800cc80 <_strtod_l+0xbb8>)
 800cbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	4639      	mov	r1, r7
 800cbe8:	f7f3 ffa2 	bl	8000b30 <__aeabi_dcmple>
 800cbec:	b1a0      	cbz	r0, 800cc18 <_strtod_l+0xb50>
 800cbee:	4639      	mov	r1, r7
 800cbf0:	4630      	mov	r0, r6
 800cbf2:	f7f3 fff9 	bl	8000be8 <__aeabi_d2uiz>
 800cbf6:	2801      	cmp	r0, #1
 800cbf8:	bf38      	it	cc
 800cbfa:	2001      	movcc	r0, #1
 800cbfc:	f7f3 fca2 	bl	8000544 <__aeabi_ui2d>
 800cc00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc02:	4606      	mov	r6, r0
 800cc04:	460f      	mov	r7, r1
 800cc06:	b9fb      	cbnz	r3, 800cc48 <_strtod_l+0xb80>
 800cc08:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cc0c:	9014      	str	r0, [sp, #80]	@ 0x50
 800cc0e:	9315      	str	r3, [sp, #84]	@ 0x54
 800cc10:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cc14:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cc18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc1a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cc1e:	1b5b      	subs	r3, r3, r5
 800cc20:	9311      	str	r3, [sp, #68]	@ 0x44
 800cc22:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cc26:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cc2a:	f7ff f8f1 	bl	800be10 <__ulp>
 800cc2e:	4650      	mov	r0, sl
 800cc30:	ec53 2b10 	vmov	r2, r3, d0
 800cc34:	4659      	mov	r1, fp
 800cc36:	f7f3 fcff 	bl	8000638 <__aeabi_dmul>
 800cc3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cc3e:	f7f3 fb45 	bl	80002cc <__adddf3>
 800cc42:	4682      	mov	sl, r0
 800cc44:	468b      	mov	fp, r1
 800cc46:	e770      	b.n	800cb2a <_strtod_l+0xa62>
 800cc48:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cc4c:	e7e0      	b.n	800cc10 <_strtod_l+0xb48>
 800cc4e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cc88 <_strtod_l+0xbc0>)
 800cc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc54:	f7f3 ff62 	bl	8000b1c <__aeabi_dcmplt>
 800cc58:	e798      	b.n	800cb8c <_strtod_l+0xac4>
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	930e      	str	r3, [sp, #56]	@ 0x38
 800cc5e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cc60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc62:	6013      	str	r3, [r2, #0]
 800cc64:	f7ff ba6d 	b.w	800c142 <_strtod_l+0x7a>
 800cc68:	2a65      	cmp	r2, #101	@ 0x65
 800cc6a:	f43f ab68 	beq.w	800c33e <_strtod_l+0x276>
 800cc6e:	2a45      	cmp	r2, #69	@ 0x45
 800cc70:	f43f ab65 	beq.w	800c33e <_strtod_l+0x276>
 800cc74:	2301      	movs	r3, #1
 800cc76:	f7ff bba0 	b.w	800c3ba <_strtod_l+0x2f2>
 800cc7a:	bf00      	nop
 800cc7c:	f3af 8000 	nop.w
 800cc80:	ffc00000 	.word	0xffc00000
 800cc84:	41dfffff 	.word	0x41dfffff
 800cc88:	94a03595 	.word	0x94a03595
 800cc8c:	3fcfffff 	.word	0x3fcfffff

0800cc90 <_strtod_r>:
 800cc90:	4b01      	ldr	r3, [pc, #4]	@ (800cc98 <_strtod_r+0x8>)
 800cc92:	f7ff ba19 	b.w	800c0c8 <_strtod_l>
 800cc96:	bf00      	nop
 800cc98:	2000006c 	.word	0x2000006c

0800cc9c <_strtol_l.isra.0>:
 800cc9c:	2b24      	cmp	r3, #36	@ 0x24
 800cc9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cca2:	4686      	mov	lr, r0
 800cca4:	4690      	mov	r8, r2
 800cca6:	d801      	bhi.n	800ccac <_strtol_l.isra.0+0x10>
 800cca8:	2b01      	cmp	r3, #1
 800ccaa:	d106      	bne.n	800ccba <_strtol_l.isra.0+0x1e>
 800ccac:	f7fd fda8 	bl	800a800 <__errno>
 800ccb0:	2316      	movs	r3, #22
 800ccb2:	6003      	str	r3, [r0, #0]
 800ccb4:	2000      	movs	r0, #0
 800ccb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccba:	4834      	ldr	r0, [pc, #208]	@ (800cd8c <_strtol_l.isra.0+0xf0>)
 800ccbc:	460d      	mov	r5, r1
 800ccbe:	462a      	mov	r2, r5
 800ccc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccc4:	5d06      	ldrb	r6, [r0, r4]
 800ccc6:	f016 0608 	ands.w	r6, r6, #8
 800ccca:	d1f8      	bne.n	800ccbe <_strtol_l.isra.0+0x22>
 800cccc:	2c2d      	cmp	r4, #45	@ 0x2d
 800ccce:	d110      	bne.n	800ccf2 <_strtol_l.isra.0+0x56>
 800ccd0:	782c      	ldrb	r4, [r5, #0]
 800ccd2:	2601      	movs	r6, #1
 800ccd4:	1c95      	adds	r5, r2, #2
 800ccd6:	f033 0210 	bics.w	r2, r3, #16
 800ccda:	d115      	bne.n	800cd08 <_strtol_l.isra.0+0x6c>
 800ccdc:	2c30      	cmp	r4, #48	@ 0x30
 800ccde:	d10d      	bne.n	800ccfc <_strtol_l.isra.0+0x60>
 800cce0:	782a      	ldrb	r2, [r5, #0]
 800cce2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cce6:	2a58      	cmp	r2, #88	@ 0x58
 800cce8:	d108      	bne.n	800ccfc <_strtol_l.isra.0+0x60>
 800ccea:	786c      	ldrb	r4, [r5, #1]
 800ccec:	3502      	adds	r5, #2
 800ccee:	2310      	movs	r3, #16
 800ccf0:	e00a      	b.n	800cd08 <_strtol_l.isra.0+0x6c>
 800ccf2:	2c2b      	cmp	r4, #43	@ 0x2b
 800ccf4:	bf04      	itt	eq
 800ccf6:	782c      	ldrbeq	r4, [r5, #0]
 800ccf8:	1c95      	addeq	r5, r2, #2
 800ccfa:	e7ec      	b.n	800ccd6 <_strtol_l.isra.0+0x3a>
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d1f6      	bne.n	800ccee <_strtol_l.isra.0+0x52>
 800cd00:	2c30      	cmp	r4, #48	@ 0x30
 800cd02:	bf14      	ite	ne
 800cd04:	230a      	movne	r3, #10
 800cd06:	2308      	moveq	r3, #8
 800cd08:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cd0c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cd10:	2200      	movs	r2, #0
 800cd12:	fbbc f9f3 	udiv	r9, ip, r3
 800cd16:	4610      	mov	r0, r2
 800cd18:	fb03 ca19 	mls	sl, r3, r9, ip
 800cd1c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cd20:	2f09      	cmp	r7, #9
 800cd22:	d80f      	bhi.n	800cd44 <_strtol_l.isra.0+0xa8>
 800cd24:	463c      	mov	r4, r7
 800cd26:	42a3      	cmp	r3, r4
 800cd28:	dd1b      	ble.n	800cd62 <_strtol_l.isra.0+0xc6>
 800cd2a:	1c57      	adds	r7, r2, #1
 800cd2c:	d007      	beq.n	800cd3e <_strtol_l.isra.0+0xa2>
 800cd2e:	4581      	cmp	r9, r0
 800cd30:	d314      	bcc.n	800cd5c <_strtol_l.isra.0+0xc0>
 800cd32:	d101      	bne.n	800cd38 <_strtol_l.isra.0+0x9c>
 800cd34:	45a2      	cmp	sl, r4
 800cd36:	db11      	blt.n	800cd5c <_strtol_l.isra.0+0xc0>
 800cd38:	fb00 4003 	mla	r0, r0, r3, r4
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cd42:	e7eb      	b.n	800cd1c <_strtol_l.isra.0+0x80>
 800cd44:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cd48:	2f19      	cmp	r7, #25
 800cd4a:	d801      	bhi.n	800cd50 <_strtol_l.isra.0+0xb4>
 800cd4c:	3c37      	subs	r4, #55	@ 0x37
 800cd4e:	e7ea      	b.n	800cd26 <_strtol_l.isra.0+0x8a>
 800cd50:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cd54:	2f19      	cmp	r7, #25
 800cd56:	d804      	bhi.n	800cd62 <_strtol_l.isra.0+0xc6>
 800cd58:	3c57      	subs	r4, #87	@ 0x57
 800cd5a:	e7e4      	b.n	800cd26 <_strtol_l.isra.0+0x8a>
 800cd5c:	f04f 32ff 	mov.w	r2, #4294967295
 800cd60:	e7ed      	b.n	800cd3e <_strtol_l.isra.0+0xa2>
 800cd62:	1c53      	adds	r3, r2, #1
 800cd64:	d108      	bne.n	800cd78 <_strtol_l.isra.0+0xdc>
 800cd66:	2322      	movs	r3, #34	@ 0x22
 800cd68:	f8ce 3000 	str.w	r3, [lr]
 800cd6c:	4660      	mov	r0, ip
 800cd6e:	f1b8 0f00 	cmp.w	r8, #0
 800cd72:	d0a0      	beq.n	800ccb6 <_strtol_l.isra.0+0x1a>
 800cd74:	1e69      	subs	r1, r5, #1
 800cd76:	e006      	b.n	800cd86 <_strtol_l.isra.0+0xea>
 800cd78:	b106      	cbz	r6, 800cd7c <_strtol_l.isra.0+0xe0>
 800cd7a:	4240      	negs	r0, r0
 800cd7c:	f1b8 0f00 	cmp.w	r8, #0
 800cd80:	d099      	beq.n	800ccb6 <_strtol_l.isra.0+0x1a>
 800cd82:	2a00      	cmp	r2, #0
 800cd84:	d1f6      	bne.n	800cd74 <_strtol_l.isra.0+0xd8>
 800cd86:	f8c8 1000 	str.w	r1, [r8]
 800cd8a:	e794      	b.n	800ccb6 <_strtol_l.isra.0+0x1a>
 800cd8c:	0800e491 	.word	0x0800e491

0800cd90 <_strtol_r>:
 800cd90:	f7ff bf84 	b.w	800cc9c <_strtol_l.isra.0>

0800cd94 <__ssputs_r>:
 800cd94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd98:	688e      	ldr	r6, [r1, #8]
 800cd9a:	461f      	mov	r7, r3
 800cd9c:	42be      	cmp	r6, r7
 800cd9e:	680b      	ldr	r3, [r1, #0]
 800cda0:	4682      	mov	sl, r0
 800cda2:	460c      	mov	r4, r1
 800cda4:	4690      	mov	r8, r2
 800cda6:	d82d      	bhi.n	800ce04 <__ssputs_r+0x70>
 800cda8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cdac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cdb0:	d026      	beq.n	800ce00 <__ssputs_r+0x6c>
 800cdb2:	6965      	ldr	r5, [r4, #20]
 800cdb4:	6909      	ldr	r1, [r1, #16]
 800cdb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cdba:	eba3 0901 	sub.w	r9, r3, r1
 800cdbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cdc2:	1c7b      	adds	r3, r7, #1
 800cdc4:	444b      	add	r3, r9
 800cdc6:	106d      	asrs	r5, r5, #1
 800cdc8:	429d      	cmp	r5, r3
 800cdca:	bf38      	it	cc
 800cdcc:	461d      	movcc	r5, r3
 800cdce:	0553      	lsls	r3, r2, #21
 800cdd0:	d527      	bpl.n	800ce22 <__ssputs_r+0x8e>
 800cdd2:	4629      	mov	r1, r5
 800cdd4:	f7fe fc24 	bl	800b620 <_malloc_r>
 800cdd8:	4606      	mov	r6, r0
 800cdda:	b360      	cbz	r0, 800ce36 <__ssputs_r+0xa2>
 800cddc:	6921      	ldr	r1, [r4, #16]
 800cdde:	464a      	mov	r2, r9
 800cde0:	f7fd fd3b 	bl	800a85a <memcpy>
 800cde4:	89a3      	ldrh	r3, [r4, #12]
 800cde6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cdea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdee:	81a3      	strh	r3, [r4, #12]
 800cdf0:	6126      	str	r6, [r4, #16]
 800cdf2:	6165      	str	r5, [r4, #20]
 800cdf4:	444e      	add	r6, r9
 800cdf6:	eba5 0509 	sub.w	r5, r5, r9
 800cdfa:	6026      	str	r6, [r4, #0]
 800cdfc:	60a5      	str	r5, [r4, #8]
 800cdfe:	463e      	mov	r6, r7
 800ce00:	42be      	cmp	r6, r7
 800ce02:	d900      	bls.n	800ce06 <__ssputs_r+0x72>
 800ce04:	463e      	mov	r6, r7
 800ce06:	6820      	ldr	r0, [r4, #0]
 800ce08:	4632      	mov	r2, r6
 800ce0a:	4641      	mov	r1, r8
 800ce0c:	f000 f9c6 	bl	800d19c <memmove>
 800ce10:	68a3      	ldr	r3, [r4, #8]
 800ce12:	1b9b      	subs	r3, r3, r6
 800ce14:	60a3      	str	r3, [r4, #8]
 800ce16:	6823      	ldr	r3, [r4, #0]
 800ce18:	4433      	add	r3, r6
 800ce1a:	6023      	str	r3, [r4, #0]
 800ce1c:	2000      	movs	r0, #0
 800ce1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce22:	462a      	mov	r2, r5
 800ce24:	f000 fd7d 	bl	800d922 <_realloc_r>
 800ce28:	4606      	mov	r6, r0
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d1e0      	bne.n	800cdf0 <__ssputs_r+0x5c>
 800ce2e:	6921      	ldr	r1, [r4, #16]
 800ce30:	4650      	mov	r0, sl
 800ce32:	f7fe fb81 	bl	800b538 <_free_r>
 800ce36:	230c      	movs	r3, #12
 800ce38:	f8ca 3000 	str.w	r3, [sl]
 800ce3c:	89a3      	ldrh	r3, [r4, #12]
 800ce3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce42:	81a3      	strh	r3, [r4, #12]
 800ce44:	f04f 30ff 	mov.w	r0, #4294967295
 800ce48:	e7e9      	b.n	800ce1e <__ssputs_r+0x8a>
	...

0800ce4c <_svfiprintf_r>:
 800ce4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce50:	4698      	mov	r8, r3
 800ce52:	898b      	ldrh	r3, [r1, #12]
 800ce54:	061b      	lsls	r3, r3, #24
 800ce56:	b09d      	sub	sp, #116	@ 0x74
 800ce58:	4607      	mov	r7, r0
 800ce5a:	460d      	mov	r5, r1
 800ce5c:	4614      	mov	r4, r2
 800ce5e:	d510      	bpl.n	800ce82 <_svfiprintf_r+0x36>
 800ce60:	690b      	ldr	r3, [r1, #16]
 800ce62:	b973      	cbnz	r3, 800ce82 <_svfiprintf_r+0x36>
 800ce64:	2140      	movs	r1, #64	@ 0x40
 800ce66:	f7fe fbdb 	bl	800b620 <_malloc_r>
 800ce6a:	6028      	str	r0, [r5, #0]
 800ce6c:	6128      	str	r0, [r5, #16]
 800ce6e:	b930      	cbnz	r0, 800ce7e <_svfiprintf_r+0x32>
 800ce70:	230c      	movs	r3, #12
 800ce72:	603b      	str	r3, [r7, #0]
 800ce74:	f04f 30ff 	mov.w	r0, #4294967295
 800ce78:	b01d      	add	sp, #116	@ 0x74
 800ce7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce7e:	2340      	movs	r3, #64	@ 0x40
 800ce80:	616b      	str	r3, [r5, #20]
 800ce82:	2300      	movs	r3, #0
 800ce84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce86:	2320      	movs	r3, #32
 800ce88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce90:	2330      	movs	r3, #48	@ 0x30
 800ce92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d030 <_svfiprintf_r+0x1e4>
 800ce96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce9a:	f04f 0901 	mov.w	r9, #1
 800ce9e:	4623      	mov	r3, r4
 800cea0:	469a      	mov	sl, r3
 800cea2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cea6:	b10a      	cbz	r2, 800ceac <_svfiprintf_r+0x60>
 800cea8:	2a25      	cmp	r2, #37	@ 0x25
 800ceaa:	d1f9      	bne.n	800cea0 <_svfiprintf_r+0x54>
 800ceac:	ebba 0b04 	subs.w	fp, sl, r4
 800ceb0:	d00b      	beq.n	800ceca <_svfiprintf_r+0x7e>
 800ceb2:	465b      	mov	r3, fp
 800ceb4:	4622      	mov	r2, r4
 800ceb6:	4629      	mov	r1, r5
 800ceb8:	4638      	mov	r0, r7
 800ceba:	f7ff ff6b 	bl	800cd94 <__ssputs_r>
 800cebe:	3001      	adds	r0, #1
 800cec0:	f000 80a7 	beq.w	800d012 <_svfiprintf_r+0x1c6>
 800cec4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cec6:	445a      	add	r2, fp
 800cec8:	9209      	str	r2, [sp, #36]	@ 0x24
 800ceca:	f89a 3000 	ldrb.w	r3, [sl]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	f000 809f 	beq.w	800d012 <_svfiprintf_r+0x1c6>
 800ced4:	2300      	movs	r3, #0
 800ced6:	f04f 32ff 	mov.w	r2, #4294967295
 800ceda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cede:	f10a 0a01 	add.w	sl, sl, #1
 800cee2:	9304      	str	r3, [sp, #16]
 800cee4:	9307      	str	r3, [sp, #28]
 800cee6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ceea:	931a      	str	r3, [sp, #104]	@ 0x68
 800ceec:	4654      	mov	r4, sl
 800ceee:	2205      	movs	r2, #5
 800cef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cef4:	484e      	ldr	r0, [pc, #312]	@ (800d030 <_svfiprintf_r+0x1e4>)
 800cef6:	f7f3 f98b 	bl	8000210 <memchr>
 800cefa:	9a04      	ldr	r2, [sp, #16]
 800cefc:	b9d8      	cbnz	r0, 800cf36 <_svfiprintf_r+0xea>
 800cefe:	06d0      	lsls	r0, r2, #27
 800cf00:	bf44      	itt	mi
 800cf02:	2320      	movmi	r3, #32
 800cf04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf08:	0711      	lsls	r1, r2, #28
 800cf0a:	bf44      	itt	mi
 800cf0c:	232b      	movmi	r3, #43	@ 0x2b
 800cf0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf12:	f89a 3000 	ldrb.w	r3, [sl]
 800cf16:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf18:	d015      	beq.n	800cf46 <_svfiprintf_r+0xfa>
 800cf1a:	9a07      	ldr	r2, [sp, #28]
 800cf1c:	4654      	mov	r4, sl
 800cf1e:	2000      	movs	r0, #0
 800cf20:	f04f 0c0a 	mov.w	ip, #10
 800cf24:	4621      	mov	r1, r4
 800cf26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf2a:	3b30      	subs	r3, #48	@ 0x30
 800cf2c:	2b09      	cmp	r3, #9
 800cf2e:	d94b      	bls.n	800cfc8 <_svfiprintf_r+0x17c>
 800cf30:	b1b0      	cbz	r0, 800cf60 <_svfiprintf_r+0x114>
 800cf32:	9207      	str	r2, [sp, #28]
 800cf34:	e014      	b.n	800cf60 <_svfiprintf_r+0x114>
 800cf36:	eba0 0308 	sub.w	r3, r0, r8
 800cf3a:	fa09 f303 	lsl.w	r3, r9, r3
 800cf3e:	4313      	orrs	r3, r2
 800cf40:	9304      	str	r3, [sp, #16]
 800cf42:	46a2      	mov	sl, r4
 800cf44:	e7d2      	b.n	800ceec <_svfiprintf_r+0xa0>
 800cf46:	9b03      	ldr	r3, [sp, #12]
 800cf48:	1d19      	adds	r1, r3, #4
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	9103      	str	r1, [sp, #12]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	bfbb      	ittet	lt
 800cf52:	425b      	neglt	r3, r3
 800cf54:	f042 0202 	orrlt.w	r2, r2, #2
 800cf58:	9307      	strge	r3, [sp, #28]
 800cf5a:	9307      	strlt	r3, [sp, #28]
 800cf5c:	bfb8      	it	lt
 800cf5e:	9204      	strlt	r2, [sp, #16]
 800cf60:	7823      	ldrb	r3, [r4, #0]
 800cf62:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf64:	d10a      	bne.n	800cf7c <_svfiprintf_r+0x130>
 800cf66:	7863      	ldrb	r3, [r4, #1]
 800cf68:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf6a:	d132      	bne.n	800cfd2 <_svfiprintf_r+0x186>
 800cf6c:	9b03      	ldr	r3, [sp, #12]
 800cf6e:	1d1a      	adds	r2, r3, #4
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	9203      	str	r2, [sp, #12]
 800cf74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf78:	3402      	adds	r4, #2
 800cf7a:	9305      	str	r3, [sp, #20]
 800cf7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d040 <_svfiprintf_r+0x1f4>
 800cf80:	7821      	ldrb	r1, [r4, #0]
 800cf82:	2203      	movs	r2, #3
 800cf84:	4650      	mov	r0, sl
 800cf86:	f7f3 f943 	bl	8000210 <memchr>
 800cf8a:	b138      	cbz	r0, 800cf9c <_svfiprintf_r+0x150>
 800cf8c:	9b04      	ldr	r3, [sp, #16]
 800cf8e:	eba0 000a 	sub.w	r0, r0, sl
 800cf92:	2240      	movs	r2, #64	@ 0x40
 800cf94:	4082      	lsls	r2, r0
 800cf96:	4313      	orrs	r3, r2
 800cf98:	3401      	adds	r4, #1
 800cf9a:	9304      	str	r3, [sp, #16]
 800cf9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfa0:	4824      	ldr	r0, [pc, #144]	@ (800d034 <_svfiprintf_r+0x1e8>)
 800cfa2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cfa6:	2206      	movs	r2, #6
 800cfa8:	f7f3 f932 	bl	8000210 <memchr>
 800cfac:	2800      	cmp	r0, #0
 800cfae:	d036      	beq.n	800d01e <_svfiprintf_r+0x1d2>
 800cfb0:	4b21      	ldr	r3, [pc, #132]	@ (800d038 <_svfiprintf_r+0x1ec>)
 800cfb2:	bb1b      	cbnz	r3, 800cffc <_svfiprintf_r+0x1b0>
 800cfb4:	9b03      	ldr	r3, [sp, #12]
 800cfb6:	3307      	adds	r3, #7
 800cfb8:	f023 0307 	bic.w	r3, r3, #7
 800cfbc:	3308      	adds	r3, #8
 800cfbe:	9303      	str	r3, [sp, #12]
 800cfc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc2:	4433      	add	r3, r6
 800cfc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfc6:	e76a      	b.n	800ce9e <_svfiprintf_r+0x52>
 800cfc8:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfcc:	460c      	mov	r4, r1
 800cfce:	2001      	movs	r0, #1
 800cfd0:	e7a8      	b.n	800cf24 <_svfiprintf_r+0xd8>
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	3401      	adds	r4, #1
 800cfd6:	9305      	str	r3, [sp, #20]
 800cfd8:	4619      	mov	r1, r3
 800cfda:	f04f 0c0a 	mov.w	ip, #10
 800cfde:	4620      	mov	r0, r4
 800cfe0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfe4:	3a30      	subs	r2, #48	@ 0x30
 800cfe6:	2a09      	cmp	r2, #9
 800cfe8:	d903      	bls.n	800cff2 <_svfiprintf_r+0x1a6>
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d0c6      	beq.n	800cf7c <_svfiprintf_r+0x130>
 800cfee:	9105      	str	r1, [sp, #20]
 800cff0:	e7c4      	b.n	800cf7c <_svfiprintf_r+0x130>
 800cff2:	fb0c 2101 	mla	r1, ip, r1, r2
 800cff6:	4604      	mov	r4, r0
 800cff8:	2301      	movs	r3, #1
 800cffa:	e7f0      	b.n	800cfde <_svfiprintf_r+0x192>
 800cffc:	ab03      	add	r3, sp, #12
 800cffe:	9300      	str	r3, [sp, #0]
 800d000:	462a      	mov	r2, r5
 800d002:	4b0e      	ldr	r3, [pc, #56]	@ (800d03c <_svfiprintf_r+0x1f0>)
 800d004:	a904      	add	r1, sp, #16
 800d006:	4638      	mov	r0, r7
 800d008:	f7fc fc8c 	bl	8009924 <_printf_float>
 800d00c:	1c42      	adds	r2, r0, #1
 800d00e:	4606      	mov	r6, r0
 800d010:	d1d6      	bne.n	800cfc0 <_svfiprintf_r+0x174>
 800d012:	89ab      	ldrh	r3, [r5, #12]
 800d014:	065b      	lsls	r3, r3, #25
 800d016:	f53f af2d 	bmi.w	800ce74 <_svfiprintf_r+0x28>
 800d01a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d01c:	e72c      	b.n	800ce78 <_svfiprintf_r+0x2c>
 800d01e:	ab03      	add	r3, sp, #12
 800d020:	9300      	str	r3, [sp, #0]
 800d022:	462a      	mov	r2, r5
 800d024:	4b05      	ldr	r3, [pc, #20]	@ (800d03c <_svfiprintf_r+0x1f0>)
 800d026:	a904      	add	r1, sp, #16
 800d028:	4638      	mov	r0, r7
 800d02a:	f7fc ff13 	bl	8009e54 <_printf_i>
 800d02e:	e7ed      	b.n	800d00c <_svfiprintf_r+0x1c0>
 800d030:	0800e28d 	.word	0x0800e28d
 800d034:	0800e297 	.word	0x0800e297
 800d038:	08009925 	.word	0x08009925
 800d03c:	0800cd95 	.word	0x0800cd95
 800d040:	0800e293 	.word	0x0800e293

0800d044 <__sflush_r>:
 800d044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d04c:	0716      	lsls	r6, r2, #28
 800d04e:	4605      	mov	r5, r0
 800d050:	460c      	mov	r4, r1
 800d052:	d454      	bmi.n	800d0fe <__sflush_r+0xba>
 800d054:	684b      	ldr	r3, [r1, #4]
 800d056:	2b00      	cmp	r3, #0
 800d058:	dc02      	bgt.n	800d060 <__sflush_r+0x1c>
 800d05a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	dd48      	ble.n	800d0f2 <__sflush_r+0xae>
 800d060:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d062:	2e00      	cmp	r6, #0
 800d064:	d045      	beq.n	800d0f2 <__sflush_r+0xae>
 800d066:	2300      	movs	r3, #0
 800d068:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d06c:	682f      	ldr	r7, [r5, #0]
 800d06e:	6a21      	ldr	r1, [r4, #32]
 800d070:	602b      	str	r3, [r5, #0]
 800d072:	d030      	beq.n	800d0d6 <__sflush_r+0x92>
 800d074:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d076:	89a3      	ldrh	r3, [r4, #12]
 800d078:	0759      	lsls	r1, r3, #29
 800d07a:	d505      	bpl.n	800d088 <__sflush_r+0x44>
 800d07c:	6863      	ldr	r3, [r4, #4]
 800d07e:	1ad2      	subs	r2, r2, r3
 800d080:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d082:	b10b      	cbz	r3, 800d088 <__sflush_r+0x44>
 800d084:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d086:	1ad2      	subs	r2, r2, r3
 800d088:	2300      	movs	r3, #0
 800d08a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d08c:	6a21      	ldr	r1, [r4, #32]
 800d08e:	4628      	mov	r0, r5
 800d090:	47b0      	blx	r6
 800d092:	1c43      	adds	r3, r0, #1
 800d094:	89a3      	ldrh	r3, [r4, #12]
 800d096:	d106      	bne.n	800d0a6 <__sflush_r+0x62>
 800d098:	6829      	ldr	r1, [r5, #0]
 800d09a:	291d      	cmp	r1, #29
 800d09c:	d82b      	bhi.n	800d0f6 <__sflush_r+0xb2>
 800d09e:	4a2a      	ldr	r2, [pc, #168]	@ (800d148 <__sflush_r+0x104>)
 800d0a0:	40ca      	lsrs	r2, r1
 800d0a2:	07d6      	lsls	r6, r2, #31
 800d0a4:	d527      	bpl.n	800d0f6 <__sflush_r+0xb2>
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	6062      	str	r2, [r4, #4]
 800d0aa:	04d9      	lsls	r1, r3, #19
 800d0ac:	6922      	ldr	r2, [r4, #16]
 800d0ae:	6022      	str	r2, [r4, #0]
 800d0b0:	d504      	bpl.n	800d0bc <__sflush_r+0x78>
 800d0b2:	1c42      	adds	r2, r0, #1
 800d0b4:	d101      	bne.n	800d0ba <__sflush_r+0x76>
 800d0b6:	682b      	ldr	r3, [r5, #0]
 800d0b8:	b903      	cbnz	r3, 800d0bc <__sflush_r+0x78>
 800d0ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800d0bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d0be:	602f      	str	r7, [r5, #0]
 800d0c0:	b1b9      	cbz	r1, 800d0f2 <__sflush_r+0xae>
 800d0c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d0c6:	4299      	cmp	r1, r3
 800d0c8:	d002      	beq.n	800d0d0 <__sflush_r+0x8c>
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	f7fe fa34 	bl	800b538 <_free_r>
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d0d4:	e00d      	b.n	800d0f2 <__sflush_r+0xae>
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	4628      	mov	r0, r5
 800d0da:	47b0      	blx	r6
 800d0dc:	4602      	mov	r2, r0
 800d0de:	1c50      	adds	r0, r2, #1
 800d0e0:	d1c9      	bne.n	800d076 <__sflush_r+0x32>
 800d0e2:	682b      	ldr	r3, [r5, #0]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d0c6      	beq.n	800d076 <__sflush_r+0x32>
 800d0e8:	2b1d      	cmp	r3, #29
 800d0ea:	d001      	beq.n	800d0f0 <__sflush_r+0xac>
 800d0ec:	2b16      	cmp	r3, #22
 800d0ee:	d11e      	bne.n	800d12e <__sflush_r+0xea>
 800d0f0:	602f      	str	r7, [r5, #0]
 800d0f2:	2000      	movs	r0, #0
 800d0f4:	e022      	b.n	800d13c <__sflush_r+0xf8>
 800d0f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0fa:	b21b      	sxth	r3, r3
 800d0fc:	e01b      	b.n	800d136 <__sflush_r+0xf2>
 800d0fe:	690f      	ldr	r7, [r1, #16]
 800d100:	2f00      	cmp	r7, #0
 800d102:	d0f6      	beq.n	800d0f2 <__sflush_r+0xae>
 800d104:	0793      	lsls	r3, r2, #30
 800d106:	680e      	ldr	r6, [r1, #0]
 800d108:	bf08      	it	eq
 800d10a:	694b      	ldreq	r3, [r1, #20]
 800d10c:	600f      	str	r7, [r1, #0]
 800d10e:	bf18      	it	ne
 800d110:	2300      	movne	r3, #0
 800d112:	eba6 0807 	sub.w	r8, r6, r7
 800d116:	608b      	str	r3, [r1, #8]
 800d118:	f1b8 0f00 	cmp.w	r8, #0
 800d11c:	dde9      	ble.n	800d0f2 <__sflush_r+0xae>
 800d11e:	6a21      	ldr	r1, [r4, #32]
 800d120:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d122:	4643      	mov	r3, r8
 800d124:	463a      	mov	r2, r7
 800d126:	4628      	mov	r0, r5
 800d128:	47b0      	blx	r6
 800d12a:	2800      	cmp	r0, #0
 800d12c:	dc08      	bgt.n	800d140 <__sflush_r+0xfc>
 800d12e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d136:	81a3      	strh	r3, [r4, #12]
 800d138:	f04f 30ff 	mov.w	r0, #4294967295
 800d13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d140:	4407      	add	r7, r0
 800d142:	eba8 0800 	sub.w	r8, r8, r0
 800d146:	e7e7      	b.n	800d118 <__sflush_r+0xd4>
 800d148:	20400001 	.word	0x20400001

0800d14c <_fflush_r>:
 800d14c:	b538      	push	{r3, r4, r5, lr}
 800d14e:	690b      	ldr	r3, [r1, #16]
 800d150:	4605      	mov	r5, r0
 800d152:	460c      	mov	r4, r1
 800d154:	b913      	cbnz	r3, 800d15c <_fflush_r+0x10>
 800d156:	2500      	movs	r5, #0
 800d158:	4628      	mov	r0, r5
 800d15a:	bd38      	pop	{r3, r4, r5, pc}
 800d15c:	b118      	cbz	r0, 800d166 <_fflush_r+0x1a>
 800d15e:	6a03      	ldr	r3, [r0, #32]
 800d160:	b90b      	cbnz	r3, 800d166 <_fflush_r+0x1a>
 800d162:	f7fd fa2f 	bl	800a5c4 <__sinit>
 800d166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d0f3      	beq.n	800d156 <_fflush_r+0xa>
 800d16e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d170:	07d0      	lsls	r0, r2, #31
 800d172:	d404      	bmi.n	800d17e <_fflush_r+0x32>
 800d174:	0599      	lsls	r1, r3, #22
 800d176:	d402      	bmi.n	800d17e <_fflush_r+0x32>
 800d178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d17a:	f7fd fb6c 	bl	800a856 <__retarget_lock_acquire_recursive>
 800d17e:	4628      	mov	r0, r5
 800d180:	4621      	mov	r1, r4
 800d182:	f7ff ff5f 	bl	800d044 <__sflush_r>
 800d186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d188:	07da      	lsls	r2, r3, #31
 800d18a:	4605      	mov	r5, r0
 800d18c:	d4e4      	bmi.n	800d158 <_fflush_r+0xc>
 800d18e:	89a3      	ldrh	r3, [r4, #12]
 800d190:	059b      	lsls	r3, r3, #22
 800d192:	d4e1      	bmi.n	800d158 <_fflush_r+0xc>
 800d194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d196:	f7fd fb5f 	bl	800a858 <__retarget_lock_release_recursive>
 800d19a:	e7dd      	b.n	800d158 <_fflush_r+0xc>

0800d19c <memmove>:
 800d19c:	4288      	cmp	r0, r1
 800d19e:	b510      	push	{r4, lr}
 800d1a0:	eb01 0402 	add.w	r4, r1, r2
 800d1a4:	d902      	bls.n	800d1ac <memmove+0x10>
 800d1a6:	4284      	cmp	r4, r0
 800d1a8:	4623      	mov	r3, r4
 800d1aa:	d807      	bhi.n	800d1bc <memmove+0x20>
 800d1ac:	1e43      	subs	r3, r0, #1
 800d1ae:	42a1      	cmp	r1, r4
 800d1b0:	d008      	beq.n	800d1c4 <memmove+0x28>
 800d1b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d1b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d1ba:	e7f8      	b.n	800d1ae <memmove+0x12>
 800d1bc:	4402      	add	r2, r0
 800d1be:	4601      	mov	r1, r0
 800d1c0:	428a      	cmp	r2, r1
 800d1c2:	d100      	bne.n	800d1c6 <memmove+0x2a>
 800d1c4:	bd10      	pop	{r4, pc}
 800d1c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d1ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d1ce:	e7f7      	b.n	800d1c0 <memmove+0x24>

0800d1d0 <strncmp>:
 800d1d0:	b510      	push	{r4, lr}
 800d1d2:	b16a      	cbz	r2, 800d1f0 <strncmp+0x20>
 800d1d4:	3901      	subs	r1, #1
 800d1d6:	1884      	adds	r4, r0, r2
 800d1d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d1e0:	429a      	cmp	r2, r3
 800d1e2:	d103      	bne.n	800d1ec <strncmp+0x1c>
 800d1e4:	42a0      	cmp	r0, r4
 800d1e6:	d001      	beq.n	800d1ec <strncmp+0x1c>
 800d1e8:	2a00      	cmp	r2, #0
 800d1ea:	d1f5      	bne.n	800d1d8 <strncmp+0x8>
 800d1ec:	1ad0      	subs	r0, r2, r3
 800d1ee:	bd10      	pop	{r4, pc}
 800d1f0:	4610      	mov	r0, r2
 800d1f2:	e7fc      	b.n	800d1ee <strncmp+0x1e>

0800d1f4 <_sbrk_r>:
 800d1f4:	b538      	push	{r3, r4, r5, lr}
 800d1f6:	4d06      	ldr	r5, [pc, #24]	@ (800d210 <_sbrk_r+0x1c>)
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	4604      	mov	r4, r0
 800d1fc:	4608      	mov	r0, r1
 800d1fe:	602b      	str	r3, [r5, #0]
 800d200:	f7f8 fc1a 	bl	8005a38 <_sbrk>
 800d204:	1c43      	adds	r3, r0, #1
 800d206:	d102      	bne.n	800d20e <_sbrk_r+0x1a>
 800d208:	682b      	ldr	r3, [r5, #0]
 800d20a:	b103      	cbz	r3, 800d20e <_sbrk_r+0x1a>
 800d20c:	6023      	str	r3, [r4, #0]
 800d20e:	bd38      	pop	{r3, r4, r5, pc}
 800d210:	200138a4 	.word	0x200138a4
 800d214:	00000000 	.word	0x00000000

0800d218 <nan>:
 800d218:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d220 <nan+0x8>
 800d21c:	4770      	bx	lr
 800d21e:	bf00      	nop
 800d220:	00000000 	.word	0x00000000
 800d224:	7ff80000 	.word	0x7ff80000

0800d228 <__assert_func>:
 800d228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d22a:	4614      	mov	r4, r2
 800d22c:	461a      	mov	r2, r3
 800d22e:	4b09      	ldr	r3, [pc, #36]	@ (800d254 <__assert_func+0x2c>)
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4605      	mov	r5, r0
 800d234:	68d8      	ldr	r0, [r3, #12]
 800d236:	b14c      	cbz	r4, 800d24c <__assert_func+0x24>
 800d238:	4b07      	ldr	r3, [pc, #28]	@ (800d258 <__assert_func+0x30>)
 800d23a:	9100      	str	r1, [sp, #0]
 800d23c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d240:	4906      	ldr	r1, [pc, #24]	@ (800d25c <__assert_func+0x34>)
 800d242:	462b      	mov	r3, r5
 800d244:	f000 fba8 	bl	800d998 <fiprintf>
 800d248:	f000 fbb8 	bl	800d9bc <abort>
 800d24c:	4b04      	ldr	r3, [pc, #16]	@ (800d260 <__assert_func+0x38>)
 800d24e:	461c      	mov	r4, r3
 800d250:	e7f3      	b.n	800d23a <__assert_func+0x12>
 800d252:	bf00      	nop
 800d254:	2000001c 	.word	0x2000001c
 800d258:	0800e2a6 	.word	0x0800e2a6
 800d25c:	0800e2b3 	.word	0x0800e2b3
 800d260:	0800e2e1 	.word	0x0800e2e1

0800d264 <_calloc_r>:
 800d264:	b570      	push	{r4, r5, r6, lr}
 800d266:	fba1 5402 	umull	r5, r4, r1, r2
 800d26a:	b934      	cbnz	r4, 800d27a <_calloc_r+0x16>
 800d26c:	4629      	mov	r1, r5
 800d26e:	f7fe f9d7 	bl	800b620 <_malloc_r>
 800d272:	4606      	mov	r6, r0
 800d274:	b928      	cbnz	r0, 800d282 <_calloc_r+0x1e>
 800d276:	4630      	mov	r0, r6
 800d278:	bd70      	pop	{r4, r5, r6, pc}
 800d27a:	220c      	movs	r2, #12
 800d27c:	6002      	str	r2, [r0, #0]
 800d27e:	2600      	movs	r6, #0
 800d280:	e7f9      	b.n	800d276 <_calloc_r+0x12>
 800d282:	462a      	mov	r2, r5
 800d284:	4621      	mov	r1, r4
 800d286:	f7fd fa6e 	bl	800a766 <memset>
 800d28a:	e7f4      	b.n	800d276 <_calloc_r+0x12>

0800d28c <rshift>:
 800d28c:	6903      	ldr	r3, [r0, #16]
 800d28e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d292:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d296:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d29a:	f100 0414 	add.w	r4, r0, #20
 800d29e:	dd45      	ble.n	800d32c <rshift+0xa0>
 800d2a0:	f011 011f 	ands.w	r1, r1, #31
 800d2a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d2a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d2ac:	d10c      	bne.n	800d2c8 <rshift+0x3c>
 800d2ae:	f100 0710 	add.w	r7, r0, #16
 800d2b2:	4629      	mov	r1, r5
 800d2b4:	42b1      	cmp	r1, r6
 800d2b6:	d334      	bcc.n	800d322 <rshift+0x96>
 800d2b8:	1a9b      	subs	r3, r3, r2
 800d2ba:	009b      	lsls	r3, r3, #2
 800d2bc:	1eea      	subs	r2, r5, #3
 800d2be:	4296      	cmp	r6, r2
 800d2c0:	bf38      	it	cc
 800d2c2:	2300      	movcc	r3, #0
 800d2c4:	4423      	add	r3, r4
 800d2c6:	e015      	b.n	800d2f4 <rshift+0x68>
 800d2c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d2cc:	f1c1 0820 	rsb	r8, r1, #32
 800d2d0:	40cf      	lsrs	r7, r1
 800d2d2:	f105 0e04 	add.w	lr, r5, #4
 800d2d6:	46a1      	mov	r9, r4
 800d2d8:	4576      	cmp	r6, lr
 800d2da:	46f4      	mov	ip, lr
 800d2dc:	d815      	bhi.n	800d30a <rshift+0x7e>
 800d2de:	1a9a      	subs	r2, r3, r2
 800d2e0:	0092      	lsls	r2, r2, #2
 800d2e2:	3a04      	subs	r2, #4
 800d2e4:	3501      	adds	r5, #1
 800d2e6:	42ae      	cmp	r6, r5
 800d2e8:	bf38      	it	cc
 800d2ea:	2200      	movcc	r2, #0
 800d2ec:	18a3      	adds	r3, r4, r2
 800d2ee:	50a7      	str	r7, [r4, r2]
 800d2f0:	b107      	cbz	r7, 800d2f4 <rshift+0x68>
 800d2f2:	3304      	adds	r3, #4
 800d2f4:	1b1a      	subs	r2, r3, r4
 800d2f6:	42a3      	cmp	r3, r4
 800d2f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d2fc:	bf08      	it	eq
 800d2fe:	2300      	moveq	r3, #0
 800d300:	6102      	str	r2, [r0, #16]
 800d302:	bf08      	it	eq
 800d304:	6143      	streq	r3, [r0, #20]
 800d306:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d30a:	f8dc c000 	ldr.w	ip, [ip]
 800d30e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d312:	ea4c 0707 	orr.w	r7, ip, r7
 800d316:	f849 7b04 	str.w	r7, [r9], #4
 800d31a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d31e:	40cf      	lsrs	r7, r1
 800d320:	e7da      	b.n	800d2d8 <rshift+0x4c>
 800d322:	f851 cb04 	ldr.w	ip, [r1], #4
 800d326:	f847 cf04 	str.w	ip, [r7, #4]!
 800d32a:	e7c3      	b.n	800d2b4 <rshift+0x28>
 800d32c:	4623      	mov	r3, r4
 800d32e:	e7e1      	b.n	800d2f4 <rshift+0x68>

0800d330 <__hexdig_fun>:
 800d330:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d334:	2b09      	cmp	r3, #9
 800d336:	d802      	bhi.n	800d33e <__hexdig_fun+0xe>
 800d338:	3820      	subs	r0, #32
 800d33a:	b2c0      	uxtb	r0, r0
 800d33c:	4770      	bx	lr
 800d33e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d342:	2b05      	cmp	r3, #5
 800d344:	d801      	bhi.n	800d34a <__hexdig_fun+0x1a>
 800d346:	3847      	subs	r0, #71	@ 0x47
 800d348:	e7f7      	b.n	800d33a <__hexdig_fun+0xa>
 800d34a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d34e:	2b05      	cmp	r3, #5
 800d350:	d801      	bhi.n	800d356 <__hexdig_fun+0x26>
 800d352:	3827      	subs	r0, #39	@ 0x27
 800d354:	e7f1      	b.n	800d33a <__hexdig_fun+0xa>
 800d356:	2000      	movs	r0, #0
 800d358:	4770      	bx	lr
	...

0800d35c <__gethex>:
 800d35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d360:	b085      	sub	sp, #20
 800d362:	468a      	mov	sl, r1
 800d364:	9302      	str	r3, [sp, #8]
 800d366:	680b      	ldr	r3, [r1, #0]
 800d368:	9001      	str	r0, [sp, #4]
 800d36a:	4690      	mov	r8, r2
 800d36c:	1c9c      	adds	r4, r3, #2
 800d36e:	46a1      	mov	r9, r4
 800d370:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d374:	2830      	cmp	r0, #48	@ 0x30
 800d376:	d0fa      	beq.n	800d36e <__gethex+0x12>
 800d378:	eba9 0303 	sub.w	r3, r9, r3
 800d37c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d380:	f7ff ffd6 	bl	800d330 <__hexdig_fun>
 800d384:	4605      	mov	r5, r0
 800d386:	2800      	cmp	r0, #0
 800d388:	d168      	bne.n	800d45c <__gethex+0x100>
 800d38a:	49a0      	ldr	r1, [pc, #640]	@ (800d60c <__gethex+0x2b0>)
 800d38c:	2201      	movs	r2, #1
 800d38e:	4648      	mov	r0, r9
 800d390:	f7ff ff1e 	bl	800d1d0 <strncmp>
 800d394:	4607      	mov	r7, r0
 800d396:	2800      	cmp	r0, #0
 800d398:	d167      	bne.n	800d46a <__gethex+0x10e>
 800d39a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d39e:	4626      	mov	r6, r4
 800d3a0:	f7ff ffc6 	bl	800d330 <__hexdig_fun>
 800d3a4:	2800      	cmp	r0, #0
 800d3a6:	d062      	beq.n	800d46e <__gethex+0x112>
 800d3a8:	4623      	mov	r3, r4
 800d3aa:	7818      	ldrb	r0, [r3, #0]
 800d3ac:	2830      	cmp	r0, #48	@ 0x30
 800d3ae:	4699      	mov	r9, r3
 800d3b0:	f103 0301 	add.w	r3, r3, #1
 800d3b4:	d0f9      	beq.n	800d3aa <__gethex+0x4e>
 800d3b6:	f7ff ffbb 	bl	800d330 <__hexdig_fun>
 800d3ba:	fab0 f580 	clz	r5, r0
 800d3be:	096d      	lsrs	r5, r5, #5
 800d3c0:	f04f 0b01 	mov.w	fp, #1
 800d3c4:	464a      	mov	r2, r9
 800d3c6:	4616      	mov	r6, r2
 800d3c8:	3201      	adds	r2, #1
 800d3ca:	7830      	ldrb	r0, [r6, #0]
 800d3cc:	f7ff ffb0 	bl	800d330 <__hexdig_fun>
 800d3d0:	2800      	cmp	r0, #0
 800d3d2:	d1f8      	bne.n	800d3c6 <__gethex+0x6a>
 800d3d4:	498d      	ldr	r1, [pc, #564]	@ (800d60c <__gethex+0x2b0>)
 800d3d6:	2201      	movs	r2, #1
 800d3d8:	4630      	mov	r0, r6
 800d3da:	f7ff fef9 	bl	800d1d0 <strncmp>
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d13f      	bne.n	800d462 <__gethex+0x106>
 800d3e2:	b944      	cbnz	r4, 800d3f6 <__gethex+0x9a>
 800d3e4:	1c74      	adds	r4, r6, #1
 800d3e6:	4622      	mov	r2, r4
 800d3e8:	4616      	mov	r6, r2
 800d3ea:	3201      	adds	r2, #1
 800d3ec:	7830      	ldrb	r0, [r6, #0]
 800d3ee:	f7ff ff9f 	bl	800d330 <__hexdig_fun>
 800d3f2:	2800      	cmp	r0, #0
 800d3f4:	d1f8      	bne.n	800d3e8 <__gethex+0x8c>
 800d3f6:	1ba4      	subs	r4, r4, r6
 800d3f8:	00a7      	lsls	r7, r4, #2
 800d3fa:	7833      	ldrb	r3, [r6, #0]
 800d3fc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d400:	2b50      	cmp	r3, #80	@ 0x50
 800d402:	d13e      	bne.n	800d482 <__gethex+0x126>
 800d404:	7873      	ldrb	r3, [r6, #1]
 800d406:	2b2b      	cmp	r3, #43	@ 0x2b
 800d408:	d033      	beq.n	800d472 <__gethex+0x116>
 800d40a:	2b2d      	cmp	r3, #45	@ 0x2d
 800d40c:	d034      	beq.n	800d478 <__gethex+0x11c>
 800d40e:	1c71      	adds	r1, r6, #1
 800d410:	2400      	movs	r4, #0
 800d412:	7808      	ldrb	r0, [r1, #0]
 800d414:	f7ff ff8c 	bl	800d330 <__hexdig_fun>
 800d418:	1e43      	subs	r3, r0, #1
 800d41a:	b2db      	uxtb	r3, r3
 800d41c:	2b18      	cmp	r3, #24
 800d41e:	d830      	bhi.n	800d482 <__gethex+0x126>
 800d420:	f1a0 0210 	sub.w	r2, r0, #16
 800d424:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d428:	f7ff ff82 	bl	800d330 <__hexdig_fun>
 800d42c:	f100 3cff 	add.w	ip, r0, #4294967295
 800d430:	fa5f fc8c 	uxtb.w	ip, ip
 800d434:	f1bc 0f18 	cmp.w	ip, #24
 800d438:	f04f 030a 	mov.w	r3, #10
 800d43c:	d91e      	bls.n	800d47c <__gethex+0x120>
 800d43e:	b104      	cbz	r4, 800d442 <__gethex+0xe6>
 800d440:	4252      	negs	r2, r2
 800d442:	4417      	add	r7, r2
 800d444:	f8ca 1000 	str.w	r1, [sl]
 800d448:	b1ed      	cbz	r5, 800d486 <__gethex+0x12a>
 800d44a:	f1bb 0f00 	cmp.w	fp, #0
 800d44e:	bf0c      	ite	eq
 800d450:	2506      	moveq	r5, #6
 800d452:	2500      	movne	r5, #0
 800d454:	4628      	mov	r0, r5
 800d456:	b005      	add	sp, #20
 800d458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d45c:	2500      	movs	r5, #0
 800d45e:	462c      	mov	r4, r5
 800d460:	e7b0      	b.n	800d3c4 <__gethex+0x68>
 800d462:	2c00      	cmp	r4, #0
 800d464:	d1c7      	bne.n	800d3f6 <__gethex+0x9a>
 800d466:	4627      	mov	r7, r4
 800d468:	e7c7      	b.n	800d3fa <__gethex+0x9e>
 800d46a:	464e      	mov	r6, r9
 800d46c:	462f      	mov	r7, r5
 800d46e:	2501      	movs	r5, #1
 800d470:	e7c3      	b.n	800d3fa <__gethex+0x9e>
 800d472:	2400      	movs	r4, #0
 800d474:	1cb1      	adds	r1, r6, #2
 800d476:	e7cc      	b.n	800d412 <__gethex+0xb6>
 800d478:	2401      	movs	r4, #1
 800d47a:	e7fb      	b.n	800d474 <__gethex+0x118>
 800d47c:	fb03 0002 	mla	r0, r3, r2, r0
 800d480:	e7ce      	b.n	800d420 <__gethex+0xc4>
 800d482:	4631      	mov	r1, r6
 800d484:	e7de      	b.n	800d444 <__gethex+0xe8>
 800d486:	eba6 0309 	sub.w	r3, r6, r9
 800d48a:	3b01      	subs	r3, #1
 800d48c:	4629      	mov	r1, r5
 800d48e:	2b07      	cmp	r3, #7
 800d490:	dc0a      	bgt.n	800d4a8 <__gethex+0x14c>
 800d492:	9801      	ldr	r0, [sp, #4]
 800d494:	f7fe f950 	bl	800b738 <_Balloc>
 800d498:	4604      	mov	r4, r0
 800d49a:	b940      	cbnz	r0, 800d4ae <__gethex+0x152>
 800d49c:	4b5c      	ldr	r3, [pc, #368]	@ (800d610 <__gethex+0x2b4>)
 800d49e:	4602      	mov	r2, r0
 800d4a0:	21e4      	movs	r1, #228	@ 0xe4
 800d4a2:	485c      	ldr	r0, [pc, #368]	@ (800d614 <__gethex+0x2b8>)
 800d4a4:	f7ff fec0 	bl	800d228 <__assert_func>
 800d4a8:	3101      	adds	r1, #1
 800d4aa:	105b      	asrs	r3, r3, #1
 800d4ac:	e7ef      	b.n	800d48e <__gethex+0x132>
 800d4ae:	f100 0a14 	add.w	sl, r0, #20
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	4655      	mov	r5, sl
 800d4b6:	469b      	mov	fp, r3
 800d4b8:	45b1      	cmp	r9, r6
 800d4ba:	d337      	bcc.n	800d52c <__gethex+0x1d0>
 800d4bc:	f845 bb04 	str.w	fp, [r5], #4
 800d4c0:	eba5 050a 	sub.w	r5, r5, sl
 800d4c4:	10ad      	asrs	r5, r5, #2
 800d4c6:	6125      	str	r5, [r4, #16]
 800d4c8:	4658      	mov	r0, fp
 800d4ca:	f7fe fa27 	bl	800b91c <__hi0bits>
 800d4ce:	016d      	lsls	r5, r5, #5
 800d4d0:	f8d8 6000 	ldr.w	r6, [r8]
 800d4d4:	1a2d      	subs	r5, r5, r0
 800d4d6:	42b5      	cmp	r5, r6
 800d4d8:	dd54      	ble.n	800d584 <__gethex+0x228>
 800d4da:	1bad      	subs	r5, r5, r6
 800d4dc:	4629      	mov	r1, r5
 800d4de:	4620      	mov	r0, r4
 800d4e0:	f7fe fdb3 	bl	800c04a <__any_on>
 800d4e4:	4681      	mov	r9, r0
 800d4e6:	b178      	cbz	r0, 800d508 <__gethex+0x1ac>
 800d4e8:	1e6b      	subs	r3, r5, #1
 800d4ea:	1159      	asrs	r1, r3, #5
 800d4ec:	f003 021f 	and.w	r2, r3, #31
 800d4f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d4f4:	f04f 0901 	mov.w	r9, #1
 800d4f8:	fa09 f202 	lsl.w	r2, r9, r2
 800d4fc:	420a      	tst	r2, r1
 800d4fe:	d003      	beq.n	800d508 <__gethex+0x1ac>
 800d500:	454b      	cmp	r3, r9
 800d502:	dc36      	bgt.n	800d572 <__gethex+0x216>
 800d504:	f04f 0902 	mov.w	r9, #2
 800d508:	4629      	mov	r1, r5
 800d50a:	4620      	mov	r0, r4
 800d50c:	f7ff febe 	bl	800d28c <rshift>
 800d510:	442f      	add	r7, r5
 800d512:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d516:	42bb      	cmp	r3, r7
 800d518:	da42      	bge.n	800d5a0 <__gethex+0x244>
 800d51a:	9801      	ldr	r0, [sp, #4]
 800d51c:	4621      	mov	r1, r4
 800d51e:	f7fe f94b 	bl	800b7b8 <_Bfree>
 800d522:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d524:	2300      	movs	r3, #0
 800d526:	6013      	str	r3, [r2, #0]
 800d528:	25a3      	movs	r5, #163	@ 0xa3
 800d52a:	e793      	b.n	800d454 <__gethex+0xf8>
 800d52c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d530:	2a2e      	cmp	r2, #46	@ 0x2e
 800d532:	d012      	beq.n	800d55a <__gethex+0x1fe>
 800d534:	2b20      	cmp	r3, #32
 800d536:	d104      	bne.n	800d542 <__gethex+0x1e6>
 800d538:	f845 bb04 	str.w	fp, [r5], #4
 800d53c:	f04f 0b00 	mov.w	fp, #0
 800d540:	465b      	mov	r3, fp
 800d542:	7830      	ldrb	r0, [r6, #0]
 800d544:	9303      	str	r3, [sp, #12]
 800d546:	f7ff fef3 	bl	800d330 <__hexdig_fun>
 800d54a:	9b03      	ldr	r3, [sp, #12]
 800d54c:	f000 000f 	and.w	r0, r0, #15
 800d550:	4098      	lsls	r0, r3
 800d552:	ea4b 0b00 	orr.w	fp, fp, r0
 800d556:	3304      	adds	r3, #4
 800d558:	e7ae      	b.n	800d4b8 <__gethex+0x15c>
 800d55a:	45b1      	cmp	r9, r6
 800d55c:	d8ea      	bhi.n	800d534 <__gethex+0x1d8>
 800d55e:	492b      	ldr	r1, [pc, #172]	@ (800d60c <__gethex+0x2b0>)
 800d560:	9303      	str	r3, [sp, #12]
 800d562:	2201      	movs	r2, #1
 800d564:	4630      	mov	r0, r6
 800d566:	f7ff fe33 	bl	800d1d0 <strncmp>
 800d56a:	9b03      	ldr	r3, [sp, #12]
 800d56c:	2800      	cmp	r0, #0
 800d56e:	d1e1      	bne.n	800d534 <__gethex+0x1d8>
 800d570:	e7a2      	b.n	800d4b8 <__gethex+0x15c>
 800d572:	1ea9      	subs	r1, r5, #2
 800d574:	4620      	mov	r0, r4
 800d576:	f7fe fd68 	bl	800c04a <__any_on>
 800d57a:	2800      	cmp	r0, #0
 800d57c:	d0c2      	beq.n	800d504 <__gethex+0x1a8>
 800d57e:	f04f 0903 	mov.w	r9, #3
 800d582:	e7c1      	b.n	800d508 <__gethex+0x1ac>
 800d584:	da09      	bge.n	800d59a <__gethex+0x23e>
 800d586:	1b75      	subs	r5, r6, r5
 800d588:	4621      	mov	r1, r4
 800d58a:	9801      	ldr	r0, [sp, #4]
 800d58c:	462a      	mov	r2, r5
 800d58e:	f7fe fb23 	bl	800bbd8 <__lshift>
 800d592:	1b7f      	subs	r7, r7, r5
 800d594:	4604      	mov	r4, r0
 800d596:	f100 0a14 	add.w	sl, r0, #20
 800d59a:	f04f 0900 	mov.w	r9, #0
 800d59e:	e7b8      	b.n	800d512 <__gethex+0x1b6>
 800d5a0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d5a4:	42bd      	cmp	r5, r7
 800d5a6:	dd6f      	ble.n	800d688 <__gethex+0x32c>
 800d5a8:	1bed      	subs	r5, r5, r7
 800d5aa:	42ae      	cmp	r6, r5
 800d5ac:	dc34      	bgt.n	800d618 <__gethex+0x2bc>
 800d5ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d5b2:	2b02      	cmp	r3, #2
 800d5b4:	d022      	beq.n	800d5fc <__gethex+0x2a0>
 800d5b6:	2b03      	cmp	r3, #3
 800d5b8:	d024      	beq.n	800d604 <__gethex+0x2a8>
 800d5ba:	2b01      	cmp	r3, #1
 800d5bc:	d115      	bne.n	800d5ea <__gethex+0x28e>
 800d5be:	42ae      	cmp	r6, r5
 800d5c0:	d113      	bne.n	800d5ea <__gethex+0x28e>
 800d5c2:	2e01      	cmp	r6, #1
 800d5c4:	d10b      	bne.n	800d5de <__gethex+0x282>
 800d5c6:	9a02      	ldr	r2, [sp, #8]
 800d5c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d5cc:	6013      	str	r3, [r2, #0]
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	6123      	str	r3, [r4, #16]
 800d5d2:	f8ca 3000 	str.w	r3, [sl]
 800d5d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d5d8:	2562      	movs	r5, #98	@ 0x62
 800d5da:	601c      	str	r4, [r3, #0]
 800d5dc:	e73a      	b.n	800d454 <__gethex+0xf8>
 800d5de:	1e71      	subs	r1, r6, #1
 800d5e0:	4620      	mov	r0, r4
 800d5e2:	f7fe fd32 	bl	800c04a <__any_on>
 800d5e6:	2800      	cmp	r0, #0
 800d5e8:	d1ed      	bne.n	800d5c6 <__gethex+0x26a>
 800d5ea:	9801      	ldr	r0, [sp, #4]
 800d5ec:	4621      	mov	r1, r4
 800d5ee:	f7fe f8e3 	bl	800b7b8 <_Bfree>
 800d5f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	6013      	str	r3, [r2, #0]
 800d5f8:	2550      	movs	r5, #80	@ 0x50
 800d5fa:	e72b      	b.n	800d454 <__gethex+0xf8>
 800d5fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d1f3      	bne.n	800d5ea <__gethex+0x28e>
 800d602:	e7e0      	b.n	800d5c6 <__gethex+0x26a>
 800d604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d606:	2b00      	cmp	r3, #0
 800d608:	d1dd      	bne.n	800d5c6 <__gethex+0x26a>
 800d60a:	e7ee      	b.n	800d5ea <__gethex+0x28e>
 800d60c:	0800e28b 	.word	0x0800e28b
 800d610:	0800e221 	.word	0x0800e221
 800d614:	0800e2e2 	.word	0x0800e2e2
 800d618:	1e6f      	subs	r7, r5, #1
 800d61a:	f1b9 0f00 	cmp.w	r9, #0
 800d61e:	d130      	bne.n	800d682 <__gethex+0x326>
 800d620:	b127      	cbz	r7, 800d62c <__gethex+0x2d0>
 800d622:	4639      	mov	r1, r7
 800d624:	4620      	mov	r0, r4
 800d626:	f7fe fd10 	bl	800c04a <__any_on>
 800d62a:	4681      	mov	r9, r0
 800d62c:	117a      	asrs	r2, r7, #5
 800d62e:	2301      	movs	r3, #1
 800d630:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d634:	f007 071f 	and.w	r7, r7, #31
 800d638:	40bb      	lsls	r3, r7
 800d63a:	4213      	tst	r3, r2
 800d63c:	4629      	mov	r1, r5
 800d63e:	4620      	mov	r0, r4
 800d640:	bf18      	it	ne
 800d642:	f049 0902 	orrne.w	r9, r9, #2
 800d646:	f7ff fe21 	bl	800d28c <rshift>
 800d64a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d64e:	1b76      	subs	r6, r6, r5
 800d650:	2502      	movs	r5, #2
 800d652:	f1b9 0f00 	cmp.w	r9, #0
 800d656:	d047      	beq.n	800d6e8 <__gethex+0x38c>
 800d658:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d65c:	2b02      	cmp	r3, #2
 800d65e:	d015      	beq.n	800d68c <__gethex+0x330>
 800d660:	2b03      	cmp	r3, #3
 800d662:	d017      	beq.n	800d694 <__gethex+0x338>
 800d664:	2b01      	cmp	r3, #1
 800d666:	d109      	bne.n	800d67c <__gethex+0x320>
 800d668:	f019 0f02 	tst.w	r9, #2
 800d66c:	d006      	beq.n	800d67c <__gethex+0x320>
 800d66e:	f8da 3000 	ldr.w	r3, [sl]
 800d672:	ea49 0903 	orr.w	r9, r9, r3
 800d676:	f019 0f01 	tst.w	r9, #1
 800d67a:	d10e      	bne.n	800d69a <__gethex+0x33e>
 800d67c:	f045 0510 	orr.w	r5, r5, #16
 800d680:	e032      	b.n	800d6e8 <__gethex+0x38c>
 800d682:	f04f 0901 	mov.w	r9, #1
 800d686:	e7d1      	b.n	800d62c <__gethex+0x2d0>
 800d688:	2501      	movs	r5, #1
 800d68a:	e7e2      	b.n	800d652 <__gethex+0x2f6>
 800d68c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d68e:	f1c3 0301 	rsb	r3, r3, #1
 800d692:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d696:	2b00      	cmp	r3, #0
 800d698:	d0f0      	beq.n	800d67c <__gethex+0x320>
 800d69a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d69e:	f104 0314 	add.w	r3, r4, #20
 800d6a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d6a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d6aa:	f04f 0c00 	mov.w	ip, #0
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d6b8:	d01b      	beq.n	800d6f2 <__gethex+0x396>
 800d6ba:	3201      	adds	r2, #1
 800d6bc:	6002      	str	r2, [r0, #0]
 800d6be:	2d02      	cmp	r5, #2
 800d6c0:	f104 0314 	add.w	r3, r4, #20
 800d6c4:	d13c      	bne.n	800d740 <__gethex+0x3e4>
 800d6c6:	f8d8 2000 	ldr.w	r2, [r8]
 800d6ca:	3a01      	subs	r2, #1
 800d6cc:	42b2      	cmp	r2, r6
 800d6ce:	d109      	bne.n	800d6e4 <__gethex+0x388>
 800d6d0:	1171      	asrs	r1, r6, #5
 800d6d2:	2201      	movs	r2, #1
 800d6d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d6d8:	f006 061f 	and.w	r6, r6, #31
 800d6dc:	fa02 f606 	lsl.w	r6, r2, r6
 800d6e0:	421e      	tst	r6, r3
 800d6e2:	d13a      	bne.n	800d75a <__gethex+0x3fe>
 800d6e4:	f045 0520 	orr.w	r5, r5, #32
 800d6e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d6ea:	601c      	str	r4, [r3, #0]
 800d6ec:	9b02      	ldr	r3, [sp, #8]
 800d6ee:	601f      	str	r7, [r3, #0]
 800d6f0:	e6b0      	b.n	800d454 <__gethex+0xf8>
 800d6f2:	4299      	cmp	r1, r3
 800d6f4:	f843 cc04 	str.w	ip, [r3, #-4]
 800d6f8:	d8d9      	bhi.n	800d6ae <__gethex+0x352>
 800d6fa:	68a3      	ldr	r3, [r4, #8]
 800d6fc:	459b      	cmp	fp, r3
 800d6fe:	db17      	blt.n	800d730 <__gethex+0x3d4>
 800d700:	6861      	ldr	r1, [r4, #4]
 800d702:	9801      	ldr	r0, [sp, #4]
 800d704:	3101      	adds	r1, #1
 800d706:	f7fe f817 	bl	800b738 <_Balloc>
 800d70a:	4681      	mov	r9, r0
 800d70c:	b918      	cbnz	r0, 800d716 <__gethex+0x3ba>
 800d70e:	4b1a      	ldr	r3, [pc, #104]	@ (800d778 <__gethex+0x41c>)
 800d710:	4602      	mov	r2, r0
 800d712:	2184      	movs	r1, #132	@ 0x84
 800d714:	e6c5      	b.n	800d4a2 <__gethex+0x146>
 800d716:	6922      	ldr	r2, [r4, #16]
 800d718:	3202      	adds	r2, #2
 800d71a:	f104 010c 	add.w	r1, r4, #12
 800d71e:	0092      	lsls	r2, r2, #2
 800d720:	300c      	adds	r0, #12
 800d722:	f7fd f89a 	bl	800a85a <memcpy>
 800d726:	4621      	mov	r1, r4
 800d728:	9801      	ldr	r0, [sp, #4]
 800d72a:	f7fe f845 	bl	800b7b8 <_Bfree>
 800d72e:	464c      	mov	r4, r9
 800d730:	6923      	ldr	r3, [r4, #16]
 800d732:	1c5a      	adds	r2, r3, #1
 800d734:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d738:	6122      	str	r2, [r4, #16]
 800d73a:	2201      	movs	r2, #1
 800d73c:	615a      	str	r2, [r3, #20]
 800d73e:	e7be      	b.n	800d6be <__gethex+0x362>
 800d740:	6922      	ldr	r2, [r4, #16]
 800d742:	455a      	cmp	r2, fp
 800d744:	dd0b      	ble.n	800d75e <__gethex+0x402>
 800d746:	2101      	movs	r1, #1
 800d748:	4620      	mov	r0, r4
 800d74a:	f7ff fd9f 	bl	800d28c <rshift>
 800d74e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d752:	3701      	adds	r7, #1
 800d754:	42bb      	cmp	r3, r7
 800d756:	f6ff aee0 	blt.w	800d51a <__gethex+0x1be>
 800d75a:	2501      	movs	r5, #1
 800d75c:	e7c2      	b.n	800d6e4 <__gethex+0x388>
 800d75e:	f016 061f 	ands.w	r6, r6, #31
 800d762:	d0fa      	beq.n	800d75a <__gethex+0x3fe>
 800d764:	4453      	add	r3, sl
 800d766:	f1c6 0620 	rsb	r6, r6, #32
 800d76a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d76e:	f7fe f8d5 	bl	800b91c <__hi0bits>
 800d772:	42b0      	cmp	r0, r6
 800d774:	dbe7      	blt.n	800d746 <__gethex+0x3ea>
 800d776:	e7f0      	b.n	800d75a <__gethex+0x3fe>
 800d778:	0800e221 	.word	0x0800e221

0800d77c <L_shift>:
 800d77c:	f1c2 0208 	rsb	r2, r2, #8
 800d780:	0092      	lsls	r2, r2, #2
 800d782:	b570      	push	{r4, r5, r6, lr}
 800d784:	f1c2 0620 	rsb	r6, r2, #32
 800d788:	6843      	ldr	r3, [r0, #4]
 800d78a:	6804      	ldr	r4, [r0, #0]
 800d78c:	fa03 f506 	lsl.w	r5, r3, r6
 800d790:	432c      	orrs	r4, r5
 800d792:	40d3      	lsrs	r3, r2
 800d794:	6004      	str	r4, [r0, #0]
 800d796:	f840 3f04 	str.w	r3, [r0, #4]!
 800d79a:	4288      	cmp	r0, r1
 800d79c:	d3f4      	bcc.n	800d788 <L_shift+0xc>
 800d79e:	bd70      	pop	{r4, r5, r6, pc}

0800d7a0 <__match>:
 800d7a0:	b530      	push	{r4, r5, lr}
 800d7a2:	6803      	ldr	r3, [r0, #0]
 800d7a4:	3301      	adds	r3, #1
 800d7a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d7aa:	b914      	cbnz	r4, 800d7b2 <__match+0x12>
 800d7ac:	6003      	str	r3, [r0, #0]
 800d7ae:	2001      	movs	r0, #1
 800d7b0:	bd30      	pop	{r4, r5, pc}
 800d7b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d7ba:	2d19      	cmp	r5, #25
 800d7bc:	bf98      	it	ls
 800d7be:	3220      	addls	r2, #32
 800d7c0:	42a2      	cmp	r2, r4
 800d7c2:	d0f0      	beq.n	800d7a6 <__match+0x6>
 800d7c4:	2000      	movs	r0, #0
 800d7c6:	e7f3      	b.n	800d7b0 <__match+0x10>

0800d7c8 <__hexnan>:
 800d7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7cc:	680b      	ldr	r3, [r1, #0]
 800d7ce:	6801      	ldr	r1, [r0, #0]
 800d7d0:	115e      	asrs	r6, r3, #5
 800d7d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d7d6:	f013 031f 	ands.w	r3, r3, #31
 800d7da:	b087      	sub	sp, #28
 800d7dc:	bf18      	it	ne
 800d7de:	3604      	addne	r6, #4
 800d7e0:	2500      	movs	r5, #0
 800d7e2:	1f37      	subs	r7, r6, #4
 800d7e4:	4682      	mov	sl, r0
 800d7e6:	4690      	mov	r8, r2
 800d7e8:	9301      	str	r3, [sp, #4]
 800d7ea:	f846 5c04 	str.w	r5, [r6, #-4]
 800d7ee:	46b9      	mov	r9, r7
 800d7f0:	463c      	mov	r4, r7
 800d7f2:	9502      	str	r5, [sp, #8]
 800d7f4:	46ab      	mov	fp, r5
 800d7f6:	784a      	ldrb	r2, [r1, #1]
 800d7f8:	1c4b      	adds	r3, r1, #1
 800d7fa:	9303      	str	r3, [sp, #12]
 800d7fc:	b342      	cbz	r2, 800d850 <__hexnan+0x88>
 800d7fe:	4610      	mov	r0, r2
 800d800:	9105      	str	r1, [sp, #20]
 800d802:	9204      	str	r2, [sp, #16]
 800d804:	f7ff fd94 	bl	800d330 <__hexdig_fun>
 800d808:	2800      	cmp	r0, #0
 800d80a:	d151      	bne.n	800d8b0 <__hexnan+0xe8>
 800d80c:	9a04      	ldr	r2, [sp, #16]
 800d80e:	9905      	ldr	r1, [sp, #20]
 800d810:	2a20      	cmp	r2, #32
 800d812:	d818      	bhi.n	800d846 <__hexnan+0x7e>
 800d814:	9b02      	ldr	r3, [sp, #8]
 800d816:	459b      	cmp	fp, r3
 800d818:	dd13      	ble.n	800d842 <__hexnan+0x7a>
 800d81a:	454c      	cmp	r4, r9
 800d81c:	d206      	bcs.n	800d82c <__hexnan+0x64>
 800d81e:	2d07      	cmp	r5, #7
 800d820:	dc04      	bgt.n	800d82c <__hexnan+0x64>
 800d822:	462a      	mov	r2, r5
 800d824:	4649      	mov	r1, r9
 800d826:	4620      	mov	r0, r4
 800d828:	f7ff ffa8 	bl	800d77c <L_shift>
 800d82c:	4544      	cmp	r4, r8
 800d82e:	d952      	bls.n	800d8d6 <__hexnan+0x10e>
 800d830:	2300      	movs	r3, #0
 800d832:	f1a4 0904 	sub.w	r9, r4, #4
 800d836:	f844 3c04 	str.w	r3, [r4, #-4]
 800d83a:	f8cd b008 	str.w	fp, [sp, #8]
 800d83e:	464c      	mov	r4, r9
 800d840:	461d      	mov	r5, r3
 800d842:	9903      	ldr	r1, [sp, #12]
 800d844:	e7d7      	b.n	800d7f6 <__hexnan+0x2e>
 800d846:	2a29      	cmp	r2, #41	@ 0x29
 800d848:	d157      	bne.n	800d8fa <__hexnan+0x132>
 800d84a:	3102      	adds	r1, #2
 800d84c:	f8ca 1000 	str.w	r1, [sl]
 800d850:	f1bb 0f00 	cmp.w	fp, #0
 800d854:	d051      	beq.n	800d8fa <__hexnan+0x132>
 800d856:	454c      	cmp	r4, r9
 800d858:	d206      	bcs.n	800d868 <__hexnan+0xa0>
 800d85a:	2d07      	cmp	r5, #7
 800d85c:	dc04      	bgt.n	800d868 <__hexnan+0xa0>
 800d85e:	462a      	mov	r2, r5
 800d860:	4649      	mov	r1, r9
 800d862:	4620      	mov	r0, r4
 800d864:	f7ff ff8a 	bl	800d77c <L_shift>
 800d868:	4544      	cmp	r4, r8
 800d86a:	d936      	bls.n	800d8da <__hexnan+0x112>
 800d86c:	f1a8 0204 	sub.w	r2, r8, #4
 800d870:	4623      	mov	r3, r4
 800d872:	f853 1b04 	ldr.w	r1, [r3], #4
 800d876:	f842 1f04 	str.w	r1, [r2, #4]!
 800d87a:	429f      	cmp	r7, r3
 800d87c:	d2f9      	bcs.n	800d872 <__hexnan+0xaa>
 800d87e:	1b3b      	subs	r3, r7, r4
 800d880:	f023 0303 	bic.w	r3, r3, #3
 800d884:	3304      	adds	r3, #4
 800d886:	3401      	adds	r4, #1
 800d888:	3e03      	subs	r6, #3
 800d88a:	42b4      	cmp	r4, r6
 800d88c:	bf88      	it	hi
 800d88e:	2304      	movhi	r3, #4
 800d890:	4443      	add	r3, r8
 800d892:	2200      	movs	r2, #0
 800d894:	f843 2b04 	str.w	r2, [r3], #4
 800d898:	429f      	cmp	r7, r3
 800d89a:	d2fb      	bcs.n	800d894 <__hexnan+0xcc>
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	b91b      	cbnz	r3, 800d8a8 <__hexnan+0xe0>
 800d8a0:	4547      	cmp	r7, r8
 800d8a2:	d128      	bne.n	800d8f6 <__hexnan+0x12e>
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	603b      	str	r3, [r7, #0]
 800d8a8:	2005      	movs	r0, #5
 800d8aa:	b007      	add	sp, #28
 800d8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8b0:	3501      	adds	r5, #1
 800d8b2:	2d08      	cmp	r5, #8
 800d8b4:	f10b 0b01 	add.w	fp, fp, #1
 800d8b8:	dd06      	ble.n	800d8c8 <__hexnan+0x100>
 800d8ba:	4544      	cmp	r4, r8
 800d8bc:	d9c1      	bls.n	800d842 <__hexnan+0x7a>
 800d8be:	2300      	movs	r3, #0
 800d8c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d8c4:	2501      	movs	r5, #1
 800d8c6:	3c04      	subs	r4, #4
 800d8c8:	6822      	ldr	r2, [r4, #0]
 800d8ca:	f000 000f 	and.w	r0, r0, #15
 800d8ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d8d2:	6020      	str	r0, [r4, #0]
 800d8d4:	e7b5      	b.n	800d842 <__hexnan+0x7a>
 800d8d6:	2508      	movs	r5, #8
 800d8d8:	e7b3      	b.n	800d842 <__hexnan+0x7a>
 800d8da:	9b01      	ldr	r3, [sp, #4]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d0dd      	beq.n	800d89c <__hexnan+0xd4>
 800d8e0:	f1c3 0320 	rsb	r3, r3, #32
 800d8e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d8e8:	40da      	lsrs	r2, r3
 800d8ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d8ee:	4013      	ands	r3, r2
 800d8f0:	f846 3c04 	str.w	r3, [r6, #-4]
 800d8f4:	e7d2      	b.n	800d89c <__hexnan+0xd4>
 800d8f6:	3f04      	subs	r7, #4
 800d8f8:	e7d0      	b.n	800d89c <__hexnan+0xd4>
 800d8fa:	2004      	movs	r0, #4
 800d8fc:	e7d5      	b.n	800d8aa <__hexnan+0xe2>

0800d8fe <__ascii_mbtowc>:
 800d8fe:	b082      	sub	sp, #8
 800d900:	b901      	cbnz	r1, 800d904 <__ascii_mbtowc+0x6>
 800d902:	a901      	add	r1, sp, #4
 800d904:	b142      	cbz	r2, 800d918 <__ascii_mbtowc+0x1a>
 800d906:	b14b      	cbz	r3, 800d91c <__ascii_mbtowc+0x1e>
 800d908:	7813      	ldrb	r3, [r2, #0]
 800d90a:	600b      	str	r3, [r1, #0]
 800d90c:	7812      	ldrb	r2, [r2, #0]
 800d90e:	1e10      	subs	r0, r2, #0
 800d910:	bf18      	it	ne
 800d912:	2001      	movne	r0, #1
 800d914:	b002      	add	sp, #8
 800d916:	4770      	bx	lr
 800d918:	4610      	mov	r0, r2
 800d91a:	e7fb      	b.n	800d914 <__ascii_mbtowc+0x16>
 800d91c:	f06f 0001 	mvn.w	r0, #1
 800d920:	e7f8      	b.n	800d914 <__ascii_mbtowc+0x16>

0800d922 <_realloc_r>:
 800d922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d926:	4607      	mov	r7, r0
 800d928:	4614      	mov	r4, r2
 800d92a:	460d      	mov	r5, r1
 800d92c:	b921      	cbnz	r1, 800d938 <_realloc_r+0x16>
 800d92e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d932:	4611      	mov	r1, r2
 800d934:	f7fd be74 	b.w	800b620 <_malloc_r>
 800d938:	b92a      	cbnz	r2, 800d946 <_realloc_r+0x24>
 800d93a:	f7fd fdfd 	bl	800b538 <_free_r>
 800d93e:	4625      	mov	r5, r4
 800d940:	4628      	mov	r0, r5
 800d942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d946:	f000 f840 	bl	800d9ca <_malloc_usable_size_r>
 800d94a:	4284      	cmp	r4, r0
 800d94c:	4606      	mov	r6, r0
 800d94e:	d802      	bhi.n	800d956 <_realloc_r+0x34>
 800d950:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d954:	d8f4      	bhi.n	800d940 <_realloc_r+0x1e>
 800d956:	4621      	mov	r1, r4
 800d958:	4638      	mov	r0, r7
 800d95a:	f7fd fe61 	bl	800b620 <_malloc_r>
 800d95e:	4680      	mov	r8, r0
 800d960:	b908      	cbnz	r0, 800d966 <_realloc_r+0x44>
 800d962:	4645      	mov	r5, r8
 800d964:	e7ec      	b.n	800d940 <_realloc_r+0x1e>
 800d966:	42b4      	cmp	r4, r6
 800d968:	4622      	mov	r2, r4
 800d96a:	4629      	mov	r1, r5
 800d96c:	bf28      	it	cs
 800d96e:	4632      	movcs	r2, r6
 800d970:	f7fc ff73 	bl	800a85a <memcpy>
 800d974:	4629      	mov	r1, r5
 800d976:	4638      	mov	r0, r7
 800d978:	f7fd fdde 	bl	800b538 <_free_r>
 800d97c:	e7f1      	b.n	800d962 <_realloc_r+0x40>

0800d97e <__ascii_wctomb>:
 800d97e:	4603      	mov	r3, r0
 800d980:	4608      	mov	r0, r1
 800d982:	b141      	cbz	r1, 800d996 <__ascii_wctomb+0x18>
 800d984:	2aff      	cmp	r2, #255	@ 0xff
 800d986:	d904      	bls.n	800d992 <__ascii_wctomb+0x14>
 800d988:	228a      	movs	r2, #138	@ 0x8a
 800d98a:	601a      	str	r2, [r3, #0]
 800d98c:	f04f 30ff 	mov.w	r0, #4294967295
 800d990:	4770      	bx	lr
 800d992:	700a      	strb	r2, [r1, #0]
 800d994:	2001      	movs	r0, #1
 800d996:	4770      	bx	lr

0800d998 <fiprintf>:
 800d998:	b40e      	push	{r1, r2, r3}
 800d99a:	b503      	push	{r0, r1, lr}
 800d99c:	4601      	mov	r1, r0
 800d99e:	ab03      	add	r3, sp, #12
 800d9a0:	4805      	ldr	r0, [pc, #20]	@ (800d9b8 <fiprintf+0x20>)
 800d9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9a6:	6800      	ldr	r0, [r0, #0]
 800d9a8:	9301      	str	r3, [sp, #4]
 800d9aa:	f000 f83f 	bl	800da2c <_vfiprintf_r>
 800d9ae:	b002      	add	sp, #8
 800d9b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9b4:	b003      	add	sp, #12
 800d9b6:	4770      	bx	lr
 800d9b8:	2000001c 	.word	0x2000001c

0800d9bc <abort>:
 800d9bc:	b508      	push	{r3, lr}
 800d9be:	2006      	movs	r0, #6
 800d9c0:	f000 fa08 	bl	800ddd4 <raise>
 800d9c4:	2001      	movs	r0, #1
 800d9c6:	f7f7 ffdb 	bl	8005980 <_exit>

0800d9ca <_malloc_usable_size_r>:
 800d9ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9ce:	1f18      	subs	r0, r3, #4
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	bfbc      	itt	lt
 800d9d4:	580b      	ldrlt	r3, [r1, r0]
 800d9d6:	18c0      	addlt	r0, r0, r3
 800d9d8:	4770      	bx	lr

0800d9da <__sfputc_r>:
 800d9da:	6893      	ldr	r3, [r2, #8]
 800d9dc:	3b01      	subs	r3, #1
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	b410      	push	{r4}
 800d9e2:	6093      	str	r3, [r2, #8]
 800d9e4:	da08      	bge.n	800d9f8 <__sfputc_r+0x1e>
 800d9e6:	6994      	ldr	r4, [r2, #24]
 800d9e8:	42a3      	cmp	r3, r4
 800d9ea:	db01      	blt.n	800d9f0 <__sfputc_r+0x16>
 800d9ec:	290a      	cmp	r1, #10
 800d9ee:	d103      	bne.n	800d9f8 <__sfputc_r+0x1e>
 800d9f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9f4:	f000 b932 	b.w	800dc5c <__swbuf_r>
 800d9f8:	6813      	ldr	r3, [r2, #0]
 800d9fa:	1c58      	adds	r0, r3, #1
 800d9fc:	6010      	str	r0, [r2, #0]
 800d9fe:	7019      	strb	r1, [r3, #0]
 800da00:	4608      	mov	r0, r1
 800da02:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da06:	4770      	bx	lr

0800da08 <__sfputs_r>:
 800da08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da0a:	4606      	mov	r6, r0
 800da0c:	460f      	mov	r7, r1
 800da0e:	4614      	mov	r4, r2
 800da10:	18d5      	adds	r5, r2, r3
 800da12:	42ac      	cmp	r4, r5
 800da14:	d101      	bne.n	800da1a <__sfputs_r+0x12>
 800da16:	2000      	movs	r0, #0
 800da18:	e007      	b.n	800da2a <__sfputs_r+0x22>
 800da1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da1e:	463a      	mov	r2, r7
 800da20:	4630      	mov	r0, r6
 800da22:	f7ff ffda 	bl	800d9da <__sfputc_r>
 800da26:	1c43      	adds	r3, r0, #1
 800da28:	d1f3      	bne.n	800da12 <__sfputs_r+0xa>
 800da2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800da2c <_vfiprintf_r>:
 800da2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da30:	460d      	mov	r5, r1
 800da32:	b09d      	sub	sp, #116	@ 0x74
 800da34:	4614      	mov	r4, r2
 800da36:	4698      	mov	r8, r3
 800da38:	4606      	mov	r6, r0
 800da3a:	b118      	cbz	r0, 800da44 <_vfiprintf_r+0x18>
 800da3c:	6a03      	ldr	r3, [r0, #32]
 800da3e:	b90b      	cbnz	r3, 800da44 <_vfiprintf_r+0x18>
 800da40:	f7fc fdc0 	bl	800a5c4 <__sinit>
 800da44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da46:	07d9      	lsls	r1, r3, #31
 800da48:	d405      	bmi.n	800da56 <_vfiprintf_r+0x2a>
 800da4a:	89ab      	ldrh	r3, [r5, #12]
 800da4c:	059a      	lsls	r2, r3, #22
 800da4e:	d402      	bmi.n	800da56 <_vfiprintf_r+0x2a>
 800da50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da52:	f7fc ff00 	bl	800a856 <__retarget_lock_acquire_recursive>
 800da56:	89ab      	ldrh	r3, [r5, #12]
 800da58:	071b      	lsls	r3, r3, #28
 800da5a:	d501      	bpl.n	800da60 <_vfiprintf_r+0x34>
 800da5c:	692b      	ldr	r3, [r5, #16]
 800da5e:	b99b      	cbnz	r3, 800da88 <_vfiprintf_r+0x5c>
 800da60:	4629      	mov	r1, r5
 800da62:	4630      	mov	r0, r6
 800da64:	f000 f938 	bl	800dcd8 <__swsetup_r>
 800da68:	b170      	cbz	r0, 800da88 <_vfiprintf_r+0x5c>
 800da6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da6c:	07dc      	lsls	r4, r3, #31
 800da6e:	d504      	bpl.n	800da7a <_vfiprintf_r+0x4e>
 800da70:	f04f 30ff 	mov.w	r0, #4294967295
 800da74:	b01d      	add	sp, #116	@ 0x74
 800da76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da7a:	89ab      	ldrh	r3, [r5, #12]
 800da7c:	0598      	lsls	r0, r3, #22
 800da7e:	d4f7      	bmi.n	800da70 <_vfiprintf_r+0x44>
 800da80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da82:	f7fc fee9 	bl	800a858 <__retarget_lock_release_recursive>
 800da86:	e7f3      	b.n	800da70 <_vfiprintf_r+0x44>
 800da88:	2300      	movs	r3, #0
 800da8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800da8c:	2320      	movs	r3, #32
 800da8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800da92:	f8cd 800c 	str.w	r8, [sp, #12]
 800da96:	2330      	movs	r3, #48	@ 0x30
 800da98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dc48 <_vfiprintf_r+0x21c>
 800da9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800daa0:	f04f 0901 	mov.w	r9, #1
 800daa4:	4623      	mov	r3, r4
 800daa6:	469a      	mov	sl, r3
 800daa8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800daac:	b10a      	cbz	r2, 800dab2 <_vfiprintf_r+0x86>
 800daae:	2a25      	cmp	r2, #37	@ 0x25
 800dab0:	d1f9      	bne.n	800daa6 <_vfiprintf_r+0x7a>
 800dab2:	ebba 0b04 	subs.w	fp, sl, r4
 800dab6:	d00b      	beq.n	800dad0 <_vfiprintf_r+0xa4>
 800dab8:	465b      	mov	r3, fp
 800daba:	4622      	mov	r2, r4
 800dabc:	4629      	mov	r1, r5
 800dabe:	4630      	mov	r0, r6
 800dac0:	f7ff ffa2 	bl	800da08 <__sfputs_r>
 800dac4:	3001      	adds	r0, #1
 800dac6:	f000 80a7 	beq.w	800dc18 <_vfiprintf_r+0x1ec>
 800daca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dacc:	445a      	add	r2, fp
 800dace:	9209      	str	r2, [sp, #36]	@ 0x24
 800dad0:	f89a 3000 	ldrb.w	r3, [sl]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	f000 809f 	beq.w	800dc18 <_vfiprintf_r+0x1ec>
 800dada:	2300      	movs	r3, #0
 800dadc:	f04f 32ff 	mov.w	r2, #4294967295
 800dae0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dae4:	f10a 0a01 	add.w	sl, sl, #1
 800dae8:	9304      	str	r3, [sp, #16]
 800daea:	9307      	str	r3, [sp, #28]
 800daec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800daf0:	931a      	str	r3, [sp, #104]	@ 0x68
 800daf2:	4654      	mov	r4, sl
 800daf4:	2205      	movs	r2, #5
 800daf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dafa:	4853      	ldr	r0, [pc, #332]	@ (800dc48 <_vfiprintf_r+0x21c>)
 800dafc:	f7f2 fb88 	bl	8000210 <memchr>
 800db00:	9a04      	ldr	r2, [sp, #16]
 800db02:	b9d8      	cbnz	r0, 800db3c <_vfiprintf_r+0x110>
 800db04:	06d1      	lsls	r1, r2, #27
 800db06:	bf44      	itt	mi
 800db08:	2320      	movmi	r3, #32
 800db0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db0e:	0713      	lsls	r3, r2, #28
 800db10:	bf44      	itt	mi
 800db12:	232b      	movmi	r3, #43	@ 0x2b
 800db14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db18:	f89a 3000 	ldrb.w	r3, [sl]
 800db1c:	2b2a      	cmp	r3, #42	@ 0x2a
 800db1e:	d015      	beq.n	800db4c <_vfiprintf_r+0x120>
 800db20:	9a07      	ldr	r2, [sp, #28]
 800db22:	4654      	mov	r4, sl
 800db24:	2000      	movs	r0, #0
 800db26:	f04f 0c0a 	mov.w	ip, #10
 800db2a:	4621      	mov	r1, r4
 800db2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db30:	3b30      	subs	r3, #48	@ 0x30
 800db32:	2b09      	cmp	r3, #9
 800db34:	d94b      	bls.n	800dbce <_vfiprintf_r+0x1a2>
 800db36:	b1b0      	cbz	r0, 800db66 <_vfiprintf_r+0x13a>
 800db38:	9207      	str	r2, [sp, #28]
 800db3a:	e014      	b.n	800db66 <_vfiprintf_r+0x13a>
 800db3c:	eba0 0308 	sub.w	r3, r0, r8
 800db40:	fa09 f303 	lsl.w	r3, r9, r3
 800db44:	4313      	orrs	r3, r2
 800db46:	9304      	str	r3, [sp, #16]
 800db48:	46a2      	mov	sl, r4
 800db4a:	e7d2      	b.n	800daf2 <_vfiprintf_r+0xc6>
 800db4c:	9b03      	ldr	r3, [sp, #12]
 800db4e:	1d19      	adds	r1, r3, #4
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	9103      	str	r1, [sp, #12]
 800db54:	2b00      	cmp	r3, #0
 800db56:	bfbb      	ittet	lt
 800db58:	425b      	neglt	r3, r3
 800db5a:	f042 0202 	orrlt.w	r2, r2, #2
 800db5e:	9307      	strge	r3, [sp, #28]
 800db60:	9307      	strlt	r3, [sp, #28]
 800db62:	bfb8      	it	lt
 800db64:	9204      	strlt	r2, [sp, #16]
 800db66:	7823      	ldrb	r3, [r4, #0]
 800db68:	2b2e      	cmp	r3, #46	@ 0x2e
 800db6a:	d10a      	bne.n	800db82 <_vfiprintf_r+0x156>
 800db6c:	7863      	ldrb	r3, [r4, #1]
 800db6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800db70:	d132      	bne.n	800dbd8 <_vfiprintf_r+0x1ac>
 800db72:	9b03      	ldr	r3, [sp, #12]
 800db74:	1d1a      	adds	r2, r3, #4
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	9203      	str	r2, [sp, #12]
 800db7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800db7e:	3402      	adds	r4, #2
 800db80:	9305      	str	r3, [sp, #20]
 800db82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dc58 <_vfiprintf_r+0x22c>
 800db86:	7821      	ldrb	r1, [r4, #0]
 800db88:	2203      	movs	r2, #3
 800db8a:	4650      	mov	r0, sl
 800db8c:	f7f2 fb40 	bl	8000210 <memchr>
 800db90:	b138      	cbz	r0, 800dba2 <_vfiprintf_r+0x176>
 800db92:	9b04      	ldr	r3, [sp, #16]
 800db94:	eba0 000a 	sub.w	r0, r0, sl
 800db98:	2240      	movs	r2, #64	@ 0x40
 800db9a:	4082      	lsls	r2, r0
 800db9c:	4313      	orrs	r3, r2
 800db9e:	3401      	adds	r4, #1
 800dba0:	9304      	str	r3, [sp, #16]
 800dba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dba6:	4829      	ldr	r0, [pc, #164]	@ (800dc4c <_vfiprintf_r+0x220>)
 800dba8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dbac:	2206      	movs	r2, #6
 800dbae:	f7f2 fb2f 	bl	8000210 <memchr>
 800dbb2:	2800      	cmp	r0, #0
 800dbb4:	d03f      	beq.n	800dc36 <_vfiprintf_r+0x20a>
 800dbb6:	4b26      	ldr	r3, [pc, #152]	@ (800dc50 <_vfiprintf_r+0x224>)
 800dbb8:	bb1b      	cbnz	r3, 800dc02 <_vfiprintf_r+0x1d6>
 800dbba:	9b03      	ldr	r3, [sp, #12]
 800dbbc:	3307      	adds	r3, #7
 800dbbe:	f023 0307 	bic.w	r3, r3, #7
 800dbc2:	3308      	adds	r3, #8
 800dbc4:	9303      	str	r3, [sp, #12]
 800dbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbc8:	443b      	add	r3, r7
 800dbca:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbcc:	e76a      	b.n	800daa4 <_vfiprintf_r+0x78>
 800dbce:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbd2:	460c      	mov	r4, r1
 800dbd4:	2001      	movs	r0, #1
 800dbd6:	e7a8      	b.n	800db2a <_vfiprintf_r+0xfe>
 800dbd8:	2300      	movs	r3, #0
 800dbda:	3401      	adds	r4, #1
 800dbdc:	9305      	str	r3, [sp, #20]
 800dbde:	4619      	mov	r1, r3
 800dbe0:	f04f 0c0a 	mov.w	ip, #10
 800dbe4:	4620      	mov	r0, r4
 800dbe6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbea:	3a30      	subs	r2, #48	@ 0x30
 800dbec:	2a09      	cmp	r2, #9
 800dbee:	d903      	bls.n	800dbf8 <_vfiprintf_r+0x1cc>
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d0c6      	beq.n	800db82 <_vfiprintf_r+0x156>
 800dbf4:	9105      	str	r1, [sp, #20]
 800dbf6:	e7c4      	b.n	800db82 <_vfiprintf_r+0x156>
 800dbf8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dbfc:	4604      	mov	r4, r0
 800dbfe:	2301      	movs	r3, #1
 800dc00:	e7f0      	b.n	800dbe4 <_vfiprintf_r+0x1b8>
 800dc02:	ab03      	add	r3, sp, #12
 800dc04:	9300      	str	r3, [sp, #0]
 800dc06:	462a      	mov	r2, r5
 800dc08:	4b12      	ldr	r3, [pc, #72]	@ (800dc54 <_vfiprintf_r+0x228>)
 800dc0a:	a904      	add	r1, sp, #16
 800dc0c:	4630      	mov	r0, r6
 800dc0e:	f7fb fe89 	bl	8009924 <_printf_float>
 800dc12:	4607      	mov	r7, r0
 800dc14:	1c78      	adds	r0, r7, #1
 800dc16:	d1d6      	bne.n	800dbc6 <_vfiprintf_r+0x19a>
 800dc18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc1a:	07d9      	lsls	r1, r3, #31
 800dc1c:	d405      	bmi.n	800dc2a <_vfiprintf_r+0x1fe>
 800dc1e:	89ab      	ldrh	r3, [r5, #12]
 800dc20:	059a      	lsls	r2, r3, #22
 800dc22:	d402      	bmi.n	800dc2a <_vfiprintf_r+0x1fe>
 800dc24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc26:	f7fc fe17 	bl	800a858 <__retarget_lock_release_recursive>
 800dc2a:	89ab      	ldrh	r3, [r5, #12]
 800dc2c:	065b      	lsls	r3, r3, #25
 800dc2e:	f53f af1f 	bmi.w	800da70 <_vfiprintf_r+0x44>
 800dc32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc34:	e71e      	b.n	800da74 <_vfiprintf_r+0x48>
 800dc36:	ab03      	add	r3, sp, #12
 800dc38:	9300      	str	r3, [sp, #0]
 800dc3a:	462a      	mov	r2, r5
 800dc3c:	4b05      	ldr	r3, [pc, #20]	@ (800dc54 <_vfiprintf_r+0x228>)
 800dc3e:	a904      	add	r1, sp, #16
 800dc40:	4630      	mov	r0, r6
 800dc42:	f7fc f907 	bl	8009e54 <_printf_i>
 800dc46:	e7e4      	b.n	800dc12 <_vfiprintf_r+0x1e6>
 800dc48:	0800e28d 	.word	0x0800e28d
 800dc4c:	0800e297 	.word	0x0800e297
 800dc50:	08009925 	.word	0x08009925
 800dc54:	0800da09 	.word	0x0800da09
 800dc58:	0800e293 	.word	0x0800e293

0800dc5c <__swbuf_r>:
 800dc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc5e:	460e      	mov	r6, r1
 800dc60:	4614      	mov	r4, r2
 800dc62:	4605      	mov	r5, r0
 800dc64:	b118      	cbz	r0, 800dc6e <__swbuf_r+0x12>
 800dc66:	6a03      	ldr	r3, [r0, #32]
 800dc68:	b90b      	cbnz	r3, 800dc6e <__swbuf_r+0x12>
 800dc6a:	f7fc fcab 	bl	800a5c4 <__sinit>
 800dc6e:	69a3      	ldr	r3, [r4, #24]
 800dc70:	60a3      	str	r3, [r4, #8]
 800dc72:	89a3      	ldrh	r3, [r4, #12]
 800dc74:	071a      	lsls	r2, r3, #28
 800dc76:	d501      	bpl.n	800dc7c <__swbuf_r+0x20>
 800dc78:	6923      	ldr	r3, [r4, #16]
 800dc7a:	b943      	cbnz	r3, 800dc8e <__swbuf_r+0x32>
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	4628      	mov	r0, r5
 800dc80:	f000 f82a 	bl	800dcd8 <__swsetup_r>
 800dc84:	b118      	cbz	r0, 800dc8e <__swbuf_r+0x32>
 800dc86:	f04f 37ff 	mov.w	r7, #4294967295
 800dc8a:	4638      	mov	r0, r7
 800dc8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc8e:	6823      	ldr	r3, [r4, #0]
 800dc90:	6922      	ldr	r2, [r4, #16]
 800dc92:	1a98      	subs	r0, r3, r2
 800dc94:	6963      	ldr	r3, [r4, #20]
 800dc96:	b2f6      	uxtb	r6, r6
 800dc98:	4283      	cmp	r3, r0
 800dc9a:	4637      	mov	r7, r6
 800dc9c:	dc05      	bgt.n	800dcaa <__swbuf_r+0x4e>
 800dc9e:	4621      	mov	r1, r4
 800dca0:	4628      	mov	r0, r5
 800dca2:	f7ff fa53 	bl	800d14c <_fflush_r>
 800dca6:	2800      	cmp	r0, #0
 800dca8:	d1ed      	bne.n	800dc86 <__swbuf_r+0x2a>
 800dcaa:	68a3      	ldr	r3, [r4, #8]
 800dcac:	3b01      	subs	r3, #1
 800dcae:	60a3      	str	r3, [r4, #8]
 800dcb0:	6823      	ldr	r3, [r4, #0]
 800dcb2:	1c5a      	adds	r2, r3, #1
 800dcb4:	6022      	str	r2, [r4, #0]
 800dcb6:	701e      	strb	r6, [r3, #0]
 800dcb8:	6962      	ldr	r2, [r4, #20]
 800dcba:	1c43      	adds	r3, r0, #1
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d004      	beq.n	800dcca <__swbuf_r+0x6e>
 800dcc0:	89a3      	ldrh	r3, [r4, #12]
 800dcc2:	07db      	lsls	r3, r3, #31
 800dcc4:	d5e1      	bpl.n	800dc8a <__swbuf_r+0x2e>
 800dcc6:	2e0a      	cmp	r6, #10
 800dcc8:	d1df      	bne.n	800dc8a <__swbuf_r+0x2e>
 800dcca:	4621      	mov	r1, r4
 800dccc:	4628      	mov	r0, r5
 800dcce:	f7ff fa3d 	bl	800d14c <_fflush_r>
 800dcd2:	2800      	cmp	r0, #0
 800dcd4:	d0d9      	beq.n	800dc8a <__swbuf_r+0x2e>
 800dcd6:	e7d6      	b.n	800dc86 <__swbuf_r+0x2a>

0800dcd8 <__swsetup_r>:
 800dcd8:	b538      	push	{r3, r4, r5, lr}
 800dcda:	4b29      	ldr	r3, [pc, #164]	@ (800dd80 <__swsetup_r+0xa8>)
 800dcdc:	4605      	mov	r5, r0
 800dcde:	6818      	ldr	r0, [r3, #0]
 800dce0:	460c      	mov	r4, r1
 800dce2:	b118      	cbz	r0, 800dcec <__swsetup_r+0x14>
 800dce4:	6a03      	ldr	r3, [r0, #32]
 800dce6:	b90b      	cbnz	r3, 800dcec <__swsetup_r+0x14>
 800dce8:	f7fc fc6c 	bl	800a5c4 <__sinit>
 800dcec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcf0:	0719      	lsls	r1, r3, #28
 800dcf2:	d422      	bmi.n	800dd3a <__swsetup_r+0x62>
 800dcf4:	06da      	lsls	r2, r3, #27
 800dcf6:	d407      	bmi.n	800dd08 <__swsetup_r+0x30>
 800dcf8:	2209      	movs	r2, #9
 800dcfa:	602a      	str	r2, [r5, #0]
 800dcfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd00:	81a3      	strh	r3, [r4, #12]
 800dd02:	f04f 30ff 	mov.w	r0, #4294967295
 800dd06:	e033      	b.n	800dd70 <__swsetup_r+0x98>
 800dd08:	0758      	lsls	r0, r3, #29
 800dd0a:	d512      	bpl.n	800dd32 <__swsetup_r+0x5a>
 800dd0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd0e:	b141      	cbz	r1, 800dd22 <__swsetup_r+0x4a>
 800dd10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd14:	4299      	cmp	r1, r3
 800dd16:	d002      	beq.n	800dd1e <__swsetup_r+0x46>
 800dd18:	4628      	mov	r0, r5
 800dd1a:	f7fd fc0d 	bl	800b538 <_free_r>
 800dd1e:	2300      	movs	r3, #0
 800dd20:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd22:	89a3      	ldrh	r3, [r4, #12]
 800dd24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dd28:	81a3      	strh	r3, [r4, #12]
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	6063      	str	r3, [r4, #4]
 800dd2e:	6923      	ldr	r3, [r4, #16]
 800dd30:	6023      	str	r3, [r4, #0]
 800dd32:	89a3      	ldrh	r3, [r4, #12]
 800dd34:	f043 0308 	orr.w	r3, r3, #8
 800dd38:	81a3      	strh	r3, [r4, #12]
 800dd3a:	6923      	ldr	r3, [r4, #16]
 800dd3c:	b94b      	cbnz	r3, 800dd52 <__swsetup_r+0x7a>
 800dd3e:	89a3      	ldrh	r3, [r4, #12]
 800dd40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dd44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd48:	d003      	beq.n	800dd52 <__swsetup_r+0x7a>
 800dd4a:	4621      	mov	r1, r4
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	f000 f883 	bl	800de58 <__smakebuf_r>
 800dd52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd56:	f013 0201 	ands.w	r2, r3, #1
 800dd5a:	d00a      	beq.n	800dd72 <__swsetup_r+0x9a>
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	60a2      	str	r2, [r4, #8]
 800dd60:	6962      	ldr	r2, [r4, #20]
 800dd62:	4252      	negs	r2, r2
 800dd64:	61a2      	str	r2, [r4, #24]
 800dd66:	6922      	ldr	r2, [r4, #16]
 800dd68:	b942      	cbnz	r2, 800dd7c <__swsetup_r+0xa4>
 800dd6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dd6e:	d1c5      	bne.n	800dcfc <__swsetup_r+0x24>
 800dd70:	bd38      	pop	{r3, r4, r5, pc}
 800dd72:	0799      	lsls	r1, r3, #30
 800dd74:	bf58      	it	pl
 800dd76:	6962      	ldrpl	r2, [r4, #20]
 800dd78:	60a2      	str	r2, [r4, #8]
 800dd7a:	e7f4      	b.n	800dd66 <__swsetup_r+0x8e>
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	e7f7      	b.n	800dd70 <__swsetup_r+0x98>
 800dd80:	2000001c 	.word	0x2000001c

0800dd84 <_raise_r>:
 800dd84:	291f      	cmp	r1, #31
 800dd86:	b538      	push	{r3, r4, r5, lr}
 800dd88:	4605      	mov	r5, r0
 800dd8a:	460c      	mov	r4, r1
 800dd8c:	d904      	bls.n	800dd98 <_raise_r+0x14>
 800dd8e:	2316      	movs	r3, #22
 800dd90:	6003      	str	r3, [r0, #0]
 800dd92:	f04f 30ff 	mov.w	r0, #4294967295
 800dd96:	bd38      	pop	{r3, r4, r5, pc}
 800dd98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dd9a:	b112      	cbz	r2, 800dda2 <_raise_r+0x1e>
 800dd9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dda0:	b94b      	cbnz	r3, 800ddb6 <_raise_r+0x32>
 800dda2:	4628      	mov	r0, r5
 800dda4:	f000 f830 	bl	800de08 <_getpid_r>
 800dda8:	4622      	mov	r2, r4
 800ddaa:	4601      	mov	r1, r0
 800ddac:	4628      	mov	r0, r5
 800ddae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddb2:	f000 b817 	b.w	800dde4 <_kill_r>
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	d00a      	beq.n	800ddd0 <_raise_r+0x4c>
 800ddba:	1c59      	adds	r1, r3, #1
 800ddbc:	d103      	bne.n	800ddc6 <_raise_r+0x42>
 800ddbe:	2316      	movs	r3, #22
 800ddc0:	6003      	str	r3, [r0, #0]
 800ddc2:	2001      	movs	r0, #1
 800ddc4:	e7e7      	b.n	800dd96 <_raise_r+0x12>
 800ddc6:	2100      	movs	r1, #0
 800ddc8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ddcc:	4620      	mov	r0, r4
 800ddce:	4798      	blx	r3
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	e7e0      	b.n	800dd96 <_raise_r+0x12>

0800ddd4 <raise>:
 800ddd4:	4b02      	ldr	r3, [pc, #8]	@ (800dde0 <raise+0xc>)
 800ddd6:	4601      	mov	r1, r0
 800ddd8:	6818      	ldr	r0, [r3, #0]
 800ddda:	f7ff bfd3 	b.w	800dd84 <_raise_r>
 800ddde:	bf00      	nop
 800dde0:	2000001c 	.word	0x2000001c

0800dde4 <_kill_r>:
 800dde4:	b538      	push	{r3, r4, r5, lr}
 800dde6:	4d07      	ldr	r5, [pc, #28]	@ (800de04 <_kill_r+0x20>)
 800dde8:	2300      	movs	r3, #0
 800ddea:	4604      	mov	r4, r0
 800ddec:	4608      	mov	r0, r1
 800ddee:	4611      	mov	r1, r2
 800ddf0:	602b      	str	r3, [r5, #0]
 800ddf2:	f7f7 fdb5 	bl	8005960 <_kill>
 800ddf6:	1c43      	adds	r3, r0, #1
 800ddf8:	d102      	bne.n	800de00 <_kill_r+0x1c>
 800ddfa:	682b      	ldr	r3, [r5, #0]
 800ddfc:	b103      	cbz	r3, 800de00 <_kill_r+0x1c>
 800ddfe:	6023      	str	r3, [r4, #0]
 800de00:	bd38      	pop	{r3, r4, r5, pc}
 800de02:	bf00      	nop
 800de04:	200138a4 	.word	0x200138a4

0800de08 <_getpid_r>:
 800de08:	f7f7 bda2 	b.w	8005950 <_getpid>

0800de0c <__swhatbuf_r>:
 800de0c:	b570      	push	{r4, r5, r6, lr}
 800de0e:	460c      	mov	r4, r1
 800de10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de14:	2900      	cmp	r1, #0
 800de16:	b096      	sub	sp, #88	@ 0x58
 800de18:	4615      	mov	r5, r2
 800de1a:	461e      	mov	r6, r3
 800de1c:	da0d      	bge.n	800de3a <__swhatbuf_r+0x2e>
 800de1e:	89a3      	ldrh	r3, [r4, #12]
 800de20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de24:	f04f 0100 	mov.w	r1, #0
 800de28:	bf14      	ite	ne
 800de2a:	2340      	movne	r3, #64	@ 0x40
 800de2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800de30:	2000      	movs	r0, #0
 800de32:	6031      	str	r1, [r6, #0]
 800de34:	602b      	str	r3, [r5, #0]
 800de36:	b016      	add	sp, #88	@ 0x58
 800de38:	bd70      	pop	{r4, r5, r6, pc}
 800de3a:	466a      	mov	r2, sp
 800de3c:	f000 f848 	bl	800ded0 <_fstat_r>
 800de40:	2800      	cmp	r0, #0
 800de42:	dbec      	blt.n	800de1e <__swhatbuf_r+0x12>
 800de44:	9901      	ldr	r1, [sp, #4]
 800de46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de4e:	4259      	negs	r1, r3
 800de50:	4159      	adcs	r1, r3
 800de52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de56:	e7eb      	b.n	800de30 <__swhatbuf_r+0x24>

0800de58 <__smakebuf_r>:
 800de58:	898b      	ldrh	r3, [r1, #12]
 800de5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de5c:	079d      	lsls	r5, r3, #30
 800de5e:	4606      	mov	r6, r0
 800de60:	460c      	mov	r4, r1
 800de62:	d507      	bpl.n	800de74 <__smakebuf_r+0x1c>
 800de64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de68:	6023      	str	r3, [r4, #0]
 800de6a:	6123      	str	r3, [r4, #16]
 800de6c:	2301      	movs	r3, #1
 800de6e:	6163      	str	r3, [r4, #20]
 800de70:	b003      	add	sp, #12
 800de72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de74:	ab01      	add	r3, sp, #4
 800de76:	466a      	mov	r2, sp
 800de78:	f7ff ffc8 	bl	800de0c <__swhatbuf_r>
 800de7c:	9f00      	ldr	r7, [sp, #0]
 800de7e:	4605      	mov	r5, r0
 800de80:	4639      	mov	r1, r7
 800de82:	4630      	mov	r0, r6
 800de84:	f7fd fbcc 	bl	800b620 <_malloc_r>
 800de88:	b948      	cbnz	r0, 800de9e <__smakebuf_r+0x46>
 800de8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de8e:	059a      	lsls	r2, r3, #22
 800de90:	d4ee      	bmi.n	800de70 <__smakebuf_r+0x18>
 800de92:	f023 0303 	bic.w	r3, r3, #3
 800de96:	f043 0302 	orr.w	r3, r3, #2
 800de9a:	81a3      	strh	r3, [r4, #12]
 800de9c:	e7e2      	b.n	800de64 <__smakebuf_r+0xc>
 800de9e:	89a3      	ldrh	r3, [r4, #12]
 800dea0:	6020      	str	r0, [r4, #0]
 800dea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dea6:	81a3      	strh	r3, [r4, #12]
 800dea8:	9b01      	ldr	r3, [sp, #4]
 800deaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800deae:	b15b      	cbz	r3, 800dec8 <__smakebuf_r+0x70>
 800deb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800deb4:	4630      	mov	r0, r6
 800deb6:	f000 f81d 	bl	800def4 <_isatty_r>
 800deba:	b128      	cbz	r0, 800dec8 <__smakebuf_r+0x70>
 800debc:	89a3      	ldrh	r3, [r4, #12]
 800debe:	f023 0303 	bic.w	r3, r3, #3
 800dec2:	f043 0301 	orr.w	r3, r3, #1
 800dec6:	81a3      	strh	r3, [r4, #12]
 800dec8:	89a3      	ldrh	r3, [r4, #12]
 800deca:	431d      	orrs	r5, r3
 800decc:	81a5      	strh	r5, [r4, #12]
 800dece:	e7cf      	b.n	800de70 <__smakebuf_r+0x18>

0800ded0 <_fstat_r>:
 800ded0:	b538      	push	{r3, r4, r5, lr}
 800ded2:	4d07      	ldr	r5, [pc, #28]	@ (800def0 <_fstat_r+0x20>)
 800ded4:	2300      	movs	r3, #0
 800ded6:	4604      	mov	r4, r0
 800ded8:	4608      	mov	r0, r1
 800deda:	4611      	mov	r1, r2
 800dedc:	602b      	str	r3, [r5, #0]
 800dede:	f7f7 fd83 	bl	80059e8 <_fstat>
 800dee2:	1c43      	adds	r3, r0, #1
 800dee4:	d102      	bne.n	800deec <_fstat_r+0x1c>
 800dee6:	682b      	ldr	r3, [r5, #0]
 800dee8:	b103      	cbz	r3, 800deec <_fstat_r+0x1c>
 800deea:	6023      	str	r3, [r4, #0]
 800deec:	bd38      	pop	{r3, r4, r5, pc}
 800deee:	bf00      	nop
 800def0:	200138a4 	.word	0x200138a4

0800def4 <_isatty_r>:
 800def4:	b538      	push	{r3, r4, r5, lr}
 800def6:	4d06      	ldr	r5, [pc, #24]	@ (800df10 <_isatty_r+0x1c>)
 800def8:	2300      	movs	r3, #0
 800defa:	4604      	mov	r4, r0
 800defc:	4608      	mov	r0, r1
 800defe:	602b      	str	r3, [r5, #0]
 800df00:	f7f7 fd82 	bl	8005a08 <_isatty>
 800df04:	1c43      	adds	r3, r0, #1
 800df06:	d102      	bne.n	800df0e <_isatty_r+0x1a>
 800df08:	682b      	ldr	r3, [r5, #0]
 800df0a:	b103      	cbz	r3, 800df0e <_isatty_r+0x1a>
 800df0c:	6023      	str	r3, [r4, #0]
 800df0e:	bd38      	pop	{r3, r4, r5, pc}
 800df10:	200138a4 	.word	0x200138a4

0800df14 <_init>:
 800df14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df16:	bf00      	nop
 800df18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df1a:	bc08      	pop	{r3}
 800df1c:	469e      	mov	lr, r3
 800df1e:	4770      	bx	lr

0800df20 <_fini>:
 800df20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df22:	bf00      	nop
 800df24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df26:	bc08      	pop	{r3}
 800df28:	469e      	mov	lr, r3
 800df2a:	4770      	bx	lr
