// Seed: 840257745
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(posedge (id_1) == id_1) id_1 = id_1;
  tri id_3, id_4 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    output logic id_2,
    output wire  id_3
);
  always @(*) begin : LABEL_0
    id_2 <= 1;
  end
  wire id_5;
  assign id_5 = id_5;
  assign id_0 = (1);
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri  id_1,
    input tri  id_2
);
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  tri1 id_6 = 1 * id_6;
  wire id_7;
endmodule
