CAPI=1
[main]
description = 7 segments for 32 bits data


[verilog]
src_files =
 rtl/verilog/contador_up.v
 rtl/verilog/biestable_d.v
 rtl/verilog/and_gate.v
 rtl/verilog/pulse_button.v
 rtl/verilog/bootloaderModule.v
 rtl/verilog/registro.v


