Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 00:04:58 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 3.245ns (38.058%)  route 5.281ns (61.942%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, routed)        1.567     5.075    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  main/distance_calc/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  main/distance_calc/i_reg[2]/Q
                         net (fo=43, routed)          1.107     6.602    main/distance_calc/i[2]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.297     6.899 f  main/distance_calc/intermediate_subs_out[7][3]_i_19/O
                         net (fo=1, routed)           0.846     7.744    main/distance_calc/intermediate_subs_out[7][3]_i_19_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.150     7.894 f  main/distance_calc/intermediate_subs_out[7][3]_i_14/O
                         net (fo=4, routed)           0.643     8.537    main/distance_calc/intermediate_subs_out[7][3]_i_14_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.332     8.869 r  main/distance_calc/intermediate_subs_out[7][16]_i_17/O
                         net (fo=1, routed)           0.195     9.064    main/distance_calc/intermediate_subs_out[7][16]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.590 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.590    main/distance_calc/intermediate_subs_out_reg[7][16]_i_10_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.861 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_7/CO[0]
                         net (fo=10, routed)          0.508    10.369    main/distance_calc/p_0_in
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.373    10.742 r  main/distance_calc/intermediate_subs_out[7][3]_i_4/O
                         net (fo=1, routed)           0.569    11.311    main/distance_calc/p_1_in[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.818 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.818    main/distance_calc/intermediate_subs_out_reg[7][3]_i_1_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  main/distance_calc/intermediate_subs_out_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.932    main/distance_calc/intermediate_subs_out_reg[7][7]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.188 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_2/O[2]
                         net (fo=8, routed)           1.414    13.602    main/distance_calc/intermediate_subs_out0_in[16]
    SLICE_X58Y53         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, routed)        1.508    14.837    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[5][16]/C
                         clock pessimism              0.179    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X58Y53         FDRE (Setup_fdre_C_D)       -0.259    14.721    main/distance_calc/intermediate_subs_out_reg[5][16]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                  1.119    




