{"Source Block": ["hdl/library/xilinx/common/ad_data_in.v@196:215@HdlStmIf", "    .Q2 (rx_data_n));\n  end\n  endgenerate\n\n  generate\n  if (FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  IDDR #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_rx_data_iddr (\n    .CE (1'b1),\n    .R (1'b0),\n    .S (1'b0),\n    .C (rx_clk),\n    .D (rx_data_idelay_s),\n    .Q1 (rx_data_p),\n    .Q2 (rx_data_n));\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[202, "  IDDR #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_rx_data_iddr (\n"], [203, "    .CE (1'b1),\n"], [204, "    .R (1'b0),\n"], [205, "    .S (1'b0),\n"], [206, "    .C (rx_clk),\n"], [207, "    .D (rx_data_idelay_s),\n"], [208, "    .Q1 (rx_data_p),\n"], [209, "    .Q2 (rx_data_n));\n"]], "Add": [[209, "    IDDR #(\n"], [209, "      .DDR_CLK_EDGE (IDDR_CLK_EDGE)\n"], [209, "    ) i_rx_data_iddr (\n"], [209, "      .CE (1'b1),\n"], [209, "      .R (1'b0),\n"], [209, "      .S (1'b0),\n"], [209, "      .C (rx_clk),\n"], [209, "      .D (rx_data_idelay_s),\n"], [209, "      .Q1 (rx_data_p),\n"], [209, "      .Q2 (rx_data_n));\n"]]}}