// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`


`include "common_cells/assertions.svh"

module lagd_core_reg_top #(
  parameter type reg_req_t = logic,
  parameter type reg_rsp_t = logic,
  parameter int AW = 10
) (
  input logic clk_i,
  input logic rst_ni,
  input  reg_req_t reg_req_i,
  output reg_rsp_t reg_rsp_o,
  // To HW
  output lagd_core_reg_pkg::lagd_core_reg2hw_t reg2hw, // Write
  input  lagd_core_reg_pkg::lagd_core_hw2reg_t hw2reg, // Read


  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import lagd_core_reg_pkg::* ;

  localparam int DW = 64;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [BlockAw-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  // Below register interface can be changed
  reg_req_t  reg_intf_req;
  reg_rsp_t  reg_intf_rsp;


  assign reg_intf_req = reg_req_i;
  assign reg_rsp_o = reg_intf_rsp;


  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr[BlockAw-1:0];
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err;


  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic global_cfg_flush_en_qs;
  logic global_cfg_flush_en_wd;
  logic global_cfg_flush_en_we;
  logic global_cfg_en_aw_qs;
  logic global_cfg_en_aw_wd;
  logic global_cfg_en_aw_we;
  logic global_cfg_en_em_qs;
  logic global_cfg_en_em_wd;
  logic global_cfg_en_em_we;
  logic global_cfg_en_fm_qs;
  logic global_cfg_en_fm_wd;
  logic global_cfg_en_fm_we;
  logic global_cfg_en_ff_qs;
  logic global_cfg_en_ff_wd;
  logic global_cfg_en_ff_we;
  logic global_cfg_en_ef_qs;
  logic global_cfg_en_ef_wd;
  logic global_cfg_en_ef_we;
  logic global_cfg_en_analog_loop_qs;
  logic global_cfg_en_analog_loop_wd;
  logic global_cfg_en_analog_loop_we;
  logic global_cfg_en_comparison_qs;
  logic global_cfg_en_comparison_wd;
  logic global_cfg_en_comparison_we;
  logic global_cfg_cmpt_en_qs;
  logic global_cfg_cmpt_en_wd;
  logic global_cfg_cmpt_en_we;
  logic global_cfg_config_valid_aw_qs;
  logic global_cfg_config_valid_aw_wd;
  logic global_cfg_config_valid_aw_we;
  logic global_cfg_config_valid_em_qs;
  logic global_cfg_config_valid_em_wd;
  logic global_cfg_config_valid_em_we;
  logic global_cfg_config_valid_fm_qs;
  logic global_cfg_config_valid_fm_wd;
  logic global_cfg_config_valid_fm_we;
  logic global_cfg_debug_dt_configure_enable_qs;
  logic global_cfg_debug_dt_configure_enable_wd;
  logic global_cfg_debug_dt_configure_enable_we;
  logic global_cfg_debug_spin_configure_enable_qs;
  logic global_cfg_debug_spin_configure_enable_wd;
  logic global_cfg_debug_spin_configure_enable_we;
  logic global_cfg_config_spin_initial_skip_qs;
  logic global_cfg_config_spin_initial_skip_wd;
  logic global_cfg_config_spin_initial_skip_we;
  logic global_cfg_bypass_data_conversion_qs;
  logic global_cfg_bypass_data_conversion_wd;
  logic global_cfg_bypass_data_conversion_we;
  logic global_cfg_dt_cfg_enable_qs;
  logic global_cfg_dt_cfg_enable_wd;
  logic global_cfg_dt_cfg_enable_we;
  logic global_cfg_host_readout_qs;
  logic global_cfg_host_readout_wd;
  logic global_cfg_host_readout_we;
  logic global_cfg_flip_disable_qs;
  logic global_cfg_flip_disable_wd;
  logic global_cfg_flip_disable_we;
  logic global_cfg_enable_flip_detection_qs;
  logic global_cfg_enable_flip_detection_wd;
  logic global_cfg_enable_flip_detection_we;
  logic global_cfg_debug_j_write_en_qs;
  logic global_cfg_debug_j_write_en_wd;
  logic global_cfg_debug_j_write_en_we;
  logic global_cfg_debug_j_read_en_qs;
  logic global_cfg_debug_j_read_en_wd;
  logic global_cfg_debug_j_read_en_we;
  logic global_cfg_debug_spin_write_en_qs;
  logic global_cfg_debug_spin_write_en_wd;
  logic global_cfg_debug_spin_write_en_we;
  logic global_cfg_debug_spin_compute_en_qs;
  logic global_cfg_debug_spin_compute_en_wd;
  logic global_cfg_debug_spin_compute_en_we;
  logic global_cfg_debug_spin_read_en_qs;
  logic global_cfg_debug_spin_read_en_wd;
  logic global_cfg_debug_spin_read_en_we;
  logic [7:0] global_cfg_config_counter_qs;
  logic [7:0] global_cfg_config_counter_wd;
  logic global_cfg_config_counter_we;
  logic global_cfg_wwl_vdd_cfg_256_qs;
  logic global_cfg_wwl_vdd_cfg_256_wd;
  logic global_cfg_wwl_vdd_cfg_256_we;
  logic global_cfg_wwl_vread_cfg_256_qs;
  logic global_cfg_wwl_vread_cfg_256_wd;
  logic global_cfg_wwl_vread_cfg_256_we;
  logic [1:0] global_cfg_synchronizer_pipe_num_qs;
  logic [1:0] global_cfg_synchronizer_pipe_num_wd;
  logic global_cfg_synchronizer_pipe_num_we;
  logic [1:0] global_cfg_synchronizer_wbl_pipe_num_qs;
  logic [1:0] global_cfg_synchronizer_wbl_pipe_num_wd;
  logic global_cfg_synchronizer_wbl_pipe_num_we;
  logic global_cfg_debug_h_wwl_qs;
  logic global_cfg_debug_h_wwl_wd;
  logic global_cfg_debug_h_wwl_we;
  logic [5:0] global_cfg_dgt_addr_upper_bound_qs;
  logic [5:0] global_cfg_dgt_addr_upper_bound_wd;
  logic global_cfg_dgt_addr_upper_bound_we;
  logic global_cfg_ctnus_fifo_read_qs;
  logic global_cfg_ctnus_fifo_read_wd;
  logic global_cfg_ctnus_fifo_read_we;
  logic global_cfg_ctnus_dgt_debug_qs;
  logic global_cfg_ctnus_dgt_debug_wd;
  logic global_cfg_ctnus_dgt_debug_we;
  logic [63:0] config_spin_initial_0_qs;
  logic [63:0] config_spin_initial_0_wd;
  logic config_spin_initial_0_we;
  logic [63:0] config_spin_initial_1_qs;
  logic [63:0] config_spin_initial_1_wd;
  logic config_spin_initial_1_we;
  logic [63:0] config_spin_initial_2_qs;
  logic [63:0] config_spin_initial_2_wd;
  logic config_spin_initial_2_we;
  logic [63:0] config_spin_initial_3_qs;
  logic [63:0] config_spin_initial_3_wd;
  logic config_spin_initial_3_we;
  logic [15:0] counter_cfg_1_cfg_trans_num_qs;
  logic [15:0] counter_cfg_1_cfg_trans_num_wd;
  logic counter_cfg_1_cfg_trans_num_we;
  logic [15:0] counter_cfg_1_cycle_per_wwl_high_qs;
  logic [15:0] counter_cfg_1_cycle_per_wwl_high_wd;
  logic counter_cfg_1_cycle_per_wwl_high_we;
  logic [15:0] counter_cfg_1_cycle_per_wwl_low_qs;
  logic [15:0] counter_cfg_1_cycle_per_wwl_low_wd;
  logic counter_cfg_1_cycle_per_wwl_low_we;
  logic [15:0] counter_cfg_1_cycle_per_spin_write_qs;
  logic [15:0] counter_cfg_1_cycle_per_spin_write_wd;
  logic counter_cfg_1_cycle_per_spin_write_we;
  logic [15:0] counter_cfg_2_cycle_per_spin_compute_qs;
  logic [15:0] counter_cfg_2_cycle_per_spin_compute_wd;
  logic counter_cfg_2_cycle_per_spin_compute_we;
  logic [15:0] counter_cfg_2_debug_cycle_per_spin_read_qs;
  logic [15:0] counter_cfg_2_debug_cycle_per_spin_read_wd;
  logic counter_cfg_2_debug_cycle_per_spin_read_we;
  logic [15:0] counter_cfg_2_debug_spin_read_num_qs;
  logic [15:0] counter_cfg_2_debug_spin_read_num_wd;
  logic counter_cfg_2_debug_spin_read_num_we;
  logic [10:0] counter_cfg_2_icon_last_raddr_plus_one_qs;
  logic [10:0] counter_cfg_2_icon_last_raddr_plus_one_wd;
  logic counter_cfg_2_icon_last_raddr_plus_one_we;
  logic [4:0] counter_cfg_2_dgt_hscaling_qs;
  logic [4:0] counter_cfg_2_dgt_hscaling_wd;
  logic counter_cfg_2_dgt_hscaling_we;
  logic [63:0] wwl_vdd_cfg_0_qs;
  logic [63:0] wwl_vdd_cfg_0_wd;
  logic wwl_vdd_cfg_0_we;
  logic [63:0] wwl_vdd_cfg_1_qs;
  logic [63:0] wwl_vdd_cfg_1_wd;
  logic wwl_vdd_cfg_1_we;
  logic [63:0] wwl_vdd_cfg_2_qs;
  logic [63:0] wwl_vdd_cfg_2_wd;
  logic wwl_vdd_cfg_2_we;
  logic [63:0] wwl_vdd_cfg_3_qs;
  logic [63:0] wwl_vdd_cfg_3_wd;
  logic wwl_vdd_cfg_3_we;
  logic [63:0] wwl_vread_cfg_0_qs;
  logic [63:0] wwl_vread_cfg_0_wd;
  logic wwl_vread_cfg_0_we;
  logic [63:0] wwl_vread_cfg_1_qs;
  logic [63:0] wwl_vread_cfg_1_wd;
  logic wwl_vread_cfg_1_we;
  logic [63:0] wwl_vread_cfg_2_qs;
  logic [63:0] wwl_vread_cfg_2_wd;
  logic wwl_vread_cfg_2_we;
  logic [63:0] wwl_vread_cfg_3_qs;
  logic [63:0] wwl_vread_cfg_3_wd;
  logic wwl_vread_cfg_3_we;
  logic [63:0] spin_wwl_strobe_0_qs;
  logic [63:0] spin_wwl_strobe_0_wd;
  logic spin_wwl_strobe_0_we;
  logic [63:0] spin_wwl_strobe_1_qs;
  logic [63:0] spin_wwl_strobe_1_wd;
  logic spin_wwl_strobe_1_we;
  logic [63:0] spin_wwl_strobe_2_qs;
  logic [63:0] spin_wwl_strobe_2_wd;
  logic spin_wwl_strobe_2_we;
  logic [63:0] spin_wwl_strobe_3_qs;
  logic [63:0] spin_wwl_strobe_3_wd;
  logic spin_wwl_strobe_3_we;
  logic [63:0] spin_feedback_cfg_0_qs;
  logic [63:0] spin_feedback_cfg_0_wd;
  logic spin_feedback_cfg_0_we;
  logic [63:0] spin_feedback_cfg_1_qs;
  logic [63:0] spin_feedback_cfg_1_wd;
  logic spin_feedback_cfg_1_we;
  logic [63:0] spin_feedback_cfg_2_qs;
  logic [63:0] spin_feedback_cfg_2_wd;
  logic spin_feedback_cfg_2_we;
  logic [63:0] spin_feedback_cfg_3_qs;
  logic [63:0] spin_feedback_cfg_3_wd;
  logic spin_feedback_cfg_3_we;
  logic [63:0] h_rdata_0_qs;
  logic [63:0] h_rdata_0_wd;
  logic h_rdata_0_we;
  logic [63:0] h_rdata_1_qs;
  logic [63:0] h_rdata_1_wd;
  logic h_rdata_1_we;
  logic [63:0] h_rdata_2_qs;
  logic [63:0] h_rdata_2_wd;
  logic h_rdata_2_we;
  logic [63:0] h_rdata_3_qs;
  logic [63:0] h_rdata_3_wd;
  logic h_rdata_3_we;
  logic [63:0] h_rdata_4_qs;
  logic [63:0] h_rdata_4_wd;
  logic h_rdata_4_we;
  logic [63:0] h_rdata_5_qs;
  logic [63:0] h_rdata_5_wd;
  logic h_rdata_5_we;
  logic [63:0] h_rdata_6_qs;
  logic [63:0] h_rdata_6_wd;
  logic h_rdata_6_we;
  logic [63:0] h_rdata_7_qs;
  logic [63:0] h_rdata_7_wd;
  logic h_rdata_7_we;
  logic [63:0] h_rdata_8_qs;
  logic [63:0] h_rdata_8_wd;
  logic h_rdata_8_we;
  logic [63:0] h_rdata_9_qs;
  logic [63:0] h_rdata_9_wd;
  logic h_rdata_9_we;
  logic [63:0] h_rdata_10_qs;
  logic [63:0] h_rdata_10_wd;
  logic h_rdata_10_we;
  logic [63:0] h_rdata_11_qs;
  logic [63:0] h_rdata_11_wd;
  logic h_rdata_11_we;
  logic [63:0] h_rdata_12_qs;
  logic [63:0] h_rdata_12_wd;
  logic h_rdata_12_we;
  logic [63:0] h_rdata_13_qs;
  logic [63:0] h_rdata_13_wd;
  logic h_rdata_13_we;
  logic [63:0] h_rdata_14_qs;
  logic [63:0] h_rdata_14_wd;
  logic h_rdata_14_we;
  logic [63:0] h_rdata_15_qs;
  logic [63:0] h_rdata_15_wd;
  logic h_rdata_15_we;
  logic [63:0] wbl_floating_0_qs;
  logic [63:0] wbl_floating_0_wd;
  logic wbl_floating_0_we;
  logic [63:0] wbl_floating_1_qs;
  logic [63:0] wbl_floating_1_wd;
  logic wbl_floating_1_we;
  logic [63:0] wbl_floating_2_qs;
  logic [63:0] wbl_floating_2_wd;
  logic wbl_floating_2_we;
  logic [63:0] wbl_floating_3_qs;
  logic [63:0] wbl_floating_3_wd;
  logic wbl_floating_3_we;
  logic [63:0] wbl_floating_4_qs;
  logic [63:0] wbl_floating_4_wd;
  logic wbl_floating_4_we;
  logic [63:0] wbl_floating_5_qs;
  logic [63:0] wbl_floating_5_wd;
  logic wbl_floating_5_we;
  logic [63:0] wbl_floating_6_qs;
  logic [63:0] wbl_floating_6_wd;
  logic wbl_floating_6_we;
  logic [63:0] wbl_floating_7_qs;
  logic [63:0] wbl_floating_7_wd;
  logic wbl_floating_7_we;
  logic [63:0] wbl_floating_8_qs;
  logic [63:0] wbl_floating_8_wd;
  logic wbl_floating_8_we;
  logic [63:0] wbl_floating_9_qs;
  logic [63:0] wbl_floating_9_wd;
  logic wbl_floating_9_we;
  logic [63:0] wbl_floating_10_qs;
  logic [63:0] wbl_floating_10_wd;
  logic wbl_floating_10_we;
  logic [63:0] wbl_floating_11_qs;
  logic [63:0] wbl_floating_11_wd;
  logic wbl_floating_11_we;
  logic [63:0] wbl_floating_12_qs;
  logic [63:0] wbl_floating_12_wd;
  logic wbl_floating_12_we;
  logic [63:0] wbl_floating_13_qs;
  logic [63:0] wbl_floating_13_wd;
  logic wbl_floating_13_we;
  logic [63:0] wbl_floating_14_qs;
  logic [63:0] wbl_floating_14_wd;
  logic wbl_floating_14_we;
  logic [63:0] wbl_floating_15_qs;
  logic [63:0] wbl_floating_15_wd;
  logic wbl_floating_15_we;
  logic [63:0] debug_j_one_hot_wwl_0_qs;
  logic [63:0] debug_j_one_hot_wwl_0_wd;
  logic debug_j_one_hot_wwl_0_we;
  logic [63:0] debug_j_one_hot_wwl_1_qs;
  logic [63:0] debug_j_one_hot_wwl_1_wd;
  logic debug_j_one_hot_wwl_1_we;
  logic [63:0] debug_j_one_hot_wwl_2_qs;
  logic [63:0] debug_j_one_hot_wwl_2_wd;
  logic debug_j_one_hot_wwl_2_we;
  logic [63:0] debug_j_one_hot_wwl_3_qs;
  logic [63:0] debug_j_one_hot_wwl_3_wd;
  logic debug_j_one_hot_wwl_3_we;
  logic output_status_dt_cfg_idle_qs;
  logic output_status_dt_cfg_idle_wd;
  logic output_status_dt_cfg_idle_we;
  logic output_status_cmpt_idle_qs;
  logic output_status_cmpt_idle_wd;
  logic output_status_cmpt_idle_we;
  logic output_status_energy_fifo_update_qs;
  logic output_status_energy_fifo_update_wd;
  logic output_status_energy_fifo_update_we;
  logic output_status_spin_fifo_update_qs;
  logic output_status_spin_fifo_update_wd;
  logic output_status_spin_fifo_update_we;
  logic output_status_debug_j_read_data_valid_qs;
  logic output_status_debug_j_read_data_valid_wd;
  logic output_status_debug_j_read_data_valid_we;
  logic output_status_debug_analog_dt_w_idle_qs;
  logic output_status_debug_analog_dt_w_idle_wd;
  logic output_status_debug_analog_dt_w_idle_we;
  logic output_status_debug_analog_dt_r_idle_qs;
  logic output_status_debug_analog_dt_r_idle_wd;
  logic output_status_debug_analog_dt_r_idle_we;
  logic output_status_debug_spin_w_idle_qs;
  logic output_status_debug_spin_w_idle_wd;
  logic output_status_debug_spin_w_idle_we;
  logic output_status_debug_spin_r_idle_qs;
  logic output_status_debug_spin_r_idle_wd;
  logic output_status_debug_spin_r_idle_we;
  logic output_status_debug_spin_cmpt_idle_qs;
  logic output_status_debug_spin_cmpt_idle_wd;
  logic output_status_debug_spin_cmpt_idle_we;
  logic output_status_debug_fm_upstream_handshake_qs;
  logic output_status_debug_fm_upstream_handshake_wd;
  logic output_status_debug_fm_upstream_handshake_we;
  logic output_status_debug_fm_downstream_handshake_qs;
  logic output_status_debug_fm_downstream_handshake_wd;
  logic output_status_debug_fm_downstream_handshake_we;
  logic output_status_debug_aw_downstream_handshake_qs;
  logic output_status_debug_aw_downstream_handshake_wd;
  logic output_status_debug_aw_downstream_handshake_we;
  logic output_status_debug_em_upstream_handshake_qs;
  logic output_status_debug_em_upstream_handshake_wd;
  logic output_status_debug_em_upstream_handshake_we;
  logic [31:0] output_status_debug_fm_energy_input_qs;
  logic [31:0] output_status_debug_fm_energy_input_wd;
  logic output_status_debug_fm_energy_input_we;
  logic [31:0] energy_fifo_data_energy_fifo_0_qs;
  logic [31:0] energy_fifo_data_energy_fifo_0_wd;
  logic energy_fifo_data_energy_fifo_0_we;
  logic [31:0] energy_fifo_data_energy_fifo_1_qs;
  logic [31:0] energy_fifo_data_energy_fifo_1_wd;
  logic energy_fifo_data_energy_fifo_1_we;
  logic [63:0] spin_fifo_data_0_0_qs;
  logic [63:0] spin_fifo_data_0_0_wd;
  logic spin_fifo_data_0_0_we;
  logic [63:0] spin_fifo_data_0_1_qs;
  logic [63:0] spin_fifo_data_0_1_wd;
  logic spin_fifo_data_0_1_we;
  logic [63:0] spin_fifo_data_0_2_qs;
  logic [63:0] spin_fifo_data_0_2_wd;
  logic spin_fifo_data_0_2_we;
  logic [63:0] spin_fifo_data_0_3_qs;
  logic [63:0] spin_fifo_data_0_3_wd;
  logic spin_fifo_data_0_3_we;
  logic [63:0] spin_fifo_data_1_0_qs;
  logic [63:0] spin_fifo_data_1_0_wd;
  logic spin_fifo_data_1_0_we;
  logic [63:0] spin_fifo_data_1_1_qs;
  logic [63:0] spin_fifo_data_1_1_wd;
  logic spin_fifo_data_1_1_we;
  logic [63:0] spin_fifo_data_1_2_qs;
  logic [63:0] spin_fifo_data_1_2_wd;
  logic spin_fifo_data_1_2_we;
  logic [63:0] spin_fifo_data_1_3_qs;
  logic [63:0] spin_fifo_data_1_3_wd;
  logic spin_fifo_data_1_3_we;
  logic [63:0] debug_j_read_data_0_qs;
  logic [63:0] debug_j_read_data_0_wd;
  logic debug_j_read_data_0_we;
  logic [63:0] debug_j_read_data_1_qs;
  logic [63:0] debug_j_read_data_1_wd;
  logic debug_j_read_data_1_we;
  logic [63:0] debug_j_read_data_2_qs;
  logic [63:0] debug_j_read_data_2_wd;
  logic debug_j_read_data_2_we;
  logic [63:0] debug_j_read_data_3_qs;
  logic [63:0] debug_j_read_data_3_wd;
  logic debug_j_read_data_3_we;
  logic [63:0] debug_j_read_data_4_qs;
  logic [63:0] debug_j_read_data_4_wd;
  logic debug_j_read_data_4_we;
  logic [63:0] debug_j_read_data_5_qs;
  logic [63:0] debug_j_read_data_5_wd;
  logic debug_j_read_data_5_we;
  logic [63:0] debug_j_read_data_6_qs;
  logic [63:0] debug_j_read_data_6_wd;
  logic debug_j_read_data_6_we;
  logic [63:0] debug_j_read_data_7_qs;
  logic [63:0] debug_j_read_data_7_wd;
  logic debug_j_read_data_7_we;
  logic [63:0] debug_j_read_data_8_qs;
  logic [63:0] debug_j_read_data_8_wd;
  logic debug_j_read_data_8_we;
  logic [63:0] debug_j_read_data_9_qs;
  logic [63:0] debug_j_read_data_9_wd;
  logic debug_j_read_data_9_we;
  logic [63:0] debug_j_read_data_10_qs;
  logic [63:0] debug_j_read_data_10_wd;
  logic debug_j_read_data_10_we;
  logic [63:0] debug_j_read_data_11_qs;
  logic [63:0] debug_j_read_data_11_wd;
  logic debug_j_read_data_11_we;
  logic [63:0] debug_j_read_data_12_qs;
  logic [63:0] debug_j_read_data_12_wd;
  logic debug_j_read_data_12_we;
  logic [63:0] debug_j_read_data_13_qs;
  logic [63:0] debug_j_read_data_13_wd;
  logic debug_j_read_data_13_we;
  logic [63:0] debug_j_read_data_14_qs;
  logic [63:0] debug_j_read_data_14_wd;
  logic debug_j_read_data_14_we;
  logic [63:0] debug_j_read_data_15_qs;
  logic [63:0] debug_j_read_data_15_wd;
  logic debug_j_read_data_15_we;
  logic [63:0] debug_fm_spin_out_0_qs;
  logic [63:0] debug_fm_spin_out_0_wd;
  logic debug_fm_spin_out_0_we;
  logic [63:0] debug_fm_spin_out_1_qs;
  logic [63:0] debug_fm_spin_out_1_wd;
  logic debug_fm_spin_out_1_we;
  logic [63:0] debug_fm_spin_out_2_qs;
  logic [63:0] debug_fm_spin_out_2_wd;
  logic debug_fm_spin_out_2_we;
  logic [63:0] debug_fm_spin_out_3_qs;
  logic [63:0] debug_fm_spin_out_3_wd;
  logic debug_fm_spin_out_3_we;
  logic [63:0] debug_aw_spin_out_0_qs;
  logic [63:0] debug_aw_spin_out_0_wd;
  logic debug_aw_spin_out_0_we;
  logic [63:0] debug_aw_spin_out_1_qs;
  logic [63:0] debug_aw_spin_out_1_wd;
  logic debug_aw_spin_out_1_we;
  logic [63:0] debug_aw_spin_out_2_qs;
  logic [63:0] debug_aw_spin_out_2_wd;
  logic debug_aw_spin_out_2_we;
  logic [63:0] debug_aw_spin_out_3_qs;
  logic [63:0] debug_aw_spin_out_3_wd;
  logic debug_aw_spin_out_3_we;
  logic [63:0] debug_em_spin_in_0_qs;
  logic [63:0] debug_em_spin_in_0_wd;
  logic debug_em_spin_in_0_we;
  logic [63:0] debug_em_spin_in_1_qs;
  logic [63:0] debug_em_spin_in_1_wd;
  logic debug_em_spin_in_1_we;
  logic [63:0] debug_em_spin_in_2_qs;
  logic [63:0] debug_em_spin_in_2_wd;
  logic debug_em_spin_in_2_we;
  logic [63:0] debug_em_spin_in_3_qs;
  logic [63:0] debug_em_spin_in_3_wd;
  logic debug_em_spin_in_3_we;

  // Register instances
  // R[global_cfg]: V(False)

  //   F[flush_en]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_flush_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_flush_en_we),
    .wd     (global_cfg_flush_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.flush_en.q ),

    // to register interface (read)
    .qs     (global_cfg_flush_en_qs)
  );


  //   F[en_aw]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_en_aw (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_en_aw_we),
    .wd     (global_cfg_en_aw_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.en_aw.q ),

    // to register interface (read)
    .qs     (global_cfg_en_aw_qs)
  );


  //   F[en_em]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_en_em (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_en_em_we),
    .wd     (global_cfg_en_em_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.en_em.q ),

    // to register interface (read)
    .qs     (global_cfg_en_em_qs)
  );


  //   F[en_fm]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_en_fm (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_en_fm_we),
    .wd     (global_cfg_en_fm_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.en_fm.q ),

    // to register interface (read)
    .qs     (global_cfg_en_fm_qs)
  );


  //   F[en_ff]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_en_ff (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_en_ff_we),
    .wd     (global_cfg_en_ff_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.en_ff.q ),

    // to register interface (read)
    .qs     (global_cfg_en_ff_qs)
  );


  //   F[en_ef]: 5:5
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_en_ef (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_en_ef_we),
    .wd     (global_cfg_en_ef_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.en_ef.q ),

    // to register interface (read)
    .qs     (global_cfg_en_ef_qs)
  );


  //   F[en_analog_loop]: 6:6
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_en_analog_loop (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_en_analog_loop_we),
    .wd     (global_cfg_en_analog_loop_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.en_analog_loop.q ),

    // to register interface (read)
    .qs     (global_cfg_en_analog_loop_qs)
  );


  //   F[en_comparison]: 7:7
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_en_comparison (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_en_comparison_we),
    .wd     (global_cfg_en_comparison_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.en_comparison.q ),

    // to register interface (read)
    .qs     (global_cfg_en_comparison_qs)
  );


  //   F[cmpt_en]: 8:8
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_cmpt_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_cmpt_en_we),
    .wd     (global_cfg_cmpt_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.cmpt_en.q ),

    // to register interface (read)
    .qs     (global_cfg_cmpt_en_qs)
  );


  //   F[config_valid_aw]: 9:9
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_config_valid_aw (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_config_valid_aw_we),
    .wd     (global_cfg_config_valid_aw_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.config_valid_aw.q ),

    // to register interface (read)
    .qs     (global_cfg_config_valid_aw_qs)
  );


  //   F[config_valid_em]: 10:10
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_config_valid_em (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_config_valid_em_we),
    .wd     (global_cfg_config_valid_em_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.config_valid_em.q ),

    // to register interface (read)
    .qs     (global_cfg_config_valid_em_qs)
  );


  //   F[config_valid_fm]: 11:11
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_config_valid_fm (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_config_valid_fm_we),
    .wd     (global_cfg_config_valid_fm_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.config_valid_fm.q ),

    // to register interface (read)
    .qs     (global_cfg_config_valid_fm_qs)
  );


  //   F[debug_dt_configure_enable]: 12:12
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_dt_configure_enable (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_dt_configure_enable_we),
    .wd     (global_cfg_debug_dt_configure_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_dt_configure_enable.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_dt_configure_enable_qs)
  );


  //   F[debug_spin_configure_enable]: 13:13
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_spin_configure_enable (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_spin_configure_enable_we),
    .wd     (global_cfg_debug_spin_configure_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_spin_configure_enable.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_spin_configure_enable_qs)
  );


  //   F[config_spin_initial_skip]: 14:14
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_config_spin_initial_skip (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_config_spin_initial_skip_we),
    .wd     (global_cfg_config_spin_initial_skip_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.config_spin_initial_skip.q ),

    // to register interface (read)
    .qs     (global_cfg_config_spin_initial_skip_qs)
  );


  //   F[bypass_data_conversion]: 15:15
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_bypass_data_conversion (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_bypass_data_conversion_we),
    .wd     (global_cfg_bypass_data_conversion_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.bypass_data_conversion.q ),

    // to register interface (read)
    .qs     (global_cfg_bypass_data_conversion_qs)
  );


  //   F[dt_cfg_enable]: 16:16
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_dt_cfg_enable (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_dt_cfg_enable_we),
    .wd     (global_cfg_dt_cfg_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.dt_cfg_enable.q ),

    // to register interface (read)
    .qs     (global_cfg_dt_cfg_enable_qs)
  );


  //   F[host_readout]: 17:17
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_host_readout (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_host_readout_we),
    .wd     (global_cfg_host_readout_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.host_readout.q ),

    // to register interface (read)
    .qs     (global_cfg_host_readout_qs)
  );


  //   F[flip_disable]: 18:18
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_flip_disable (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_flip_disable_we),
    .wd     (global_cfg_flip_disable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.flip_disable.q ),

    // to register interface (read)
    .qs     (global_cfg_flip_disable_qs)
  );


  //   F[enable_flip_detection]: 19:19
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_enable_flip_detection (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_enable_flip_detection_we),
    .wd     (global_cfg_enable_flip_detection_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.enable_flip_detection.q ),

    // to register interface (read)
    .qs     (global_cfg_enable_flip_detection_qs)
  );


  //   F[debug_j_write_en]: 20:20
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_j_write_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_j_write_en_we),
    .wd     (global_cfg_debug_j_write_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_j_write_en.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_j_write_en_qs)
  );


  //   F[debug_j_read_en]: 21:21
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_j_read_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_j_read_en_we),
    .wd     (global_cfg_debug_j_read_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_j_read_en.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_j_read_en_qs)
  );


  //   F[debug_spin_write_en]: 22:22
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_spin_write_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_spin_write_en_we),
    .wd     (global_cfg_debug_spin_write_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_spin_write_en.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_spin_write_en_qs)
  );


  //   F[debug_spin_compute_en]: 23:23
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_spin_compute_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_spin_compute_en_we),
    .wd     (global_cfg_debug_spin_compute_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_spin_compute_en.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_spin_compute_en_qs)
  );


  //   F[debug_spin_read_en]: 24:24
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_spin_read_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_spin_read_en_we),
    .wd     (global_cfg_debug_spin_read_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_spin_read_en.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_spin_read_en_qs)
  );


  //   F[config_counter]: 32:25
  prim_subreg #(
    .DW      (8),
    .SWACCESS("RW"),
    .RESVAL  (8'h0)
  ) u_global_cfg_config_counter (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_config_counter_we),
    .wd     (global_cfg_config_counter_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.config_counter.q ),

    // to register interface (read)
    .qs     (global_cfg_config_counter_qs)
  );


  //   F[wwl_vdd_cfg_256]: 33:33
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_global_cfg_wwl_vdd_cfg_256 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_wwl_vdd_cfg_256_we),
    .wd     (global_cfg_wwl_vdd_cfg_256_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.wwl_vdd_cfg_256.q ),

    // to register interface (read)
    .qs     (global_cfg_wwl_vdd_cfg_256_qs)
  );


  //   F[wwl_vread_cfg_256]: 34:34
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_wwl_vread_cfg_256 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_wwl_vread_cfg_256_we),
    .wd     (global_cfg_wwl_vread_cfg_256_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.wwl_vread_cfg_256.q ),

    // to register interface (read)
    .qs     (global_cfg_wwl_vread_cfg_256_qs)
  );


  //   F[synchronizer_pipe_num]: 36:35
  prim_subreg #(
    .DW      (2),
    .SWACCESS("RW"),
    .RESVAL  (2'h3)
  ) u_global_cfg_synchronizer_pipe_num (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_synchronizer_pipe_num_we),
    .wd     (global_cfg_synchronizer_pipe_num_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.synchronizer_pipe_num.q ),

    // to register interface (read)
    .qs     (global_cfg_synchronizer_pipe_num_qs)
  );


  //   F[synchronizer_wbl_pipe_num]: 38:37
  prim_subreg #(
    .DW      (2),
    .SWACCESS("RW"),
    .RESVAL  (2'h3)
  ) u_global_cfg_synchronizer_wbl_pipe_num (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_synchronizer_wbl_pipe_num_we),
    .wd     (global_cfg_synchronizer_wbl_pipe_num_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.synchronizer_wbl_pipe_num.q ),

    // to register interface (read)
    .qs     (global_cfg_synchronizer_wbl_pipe_num_qs)
  );


  //   F[debug_h_wwl]: 39:39
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_debug_h_wwl (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_debug_h_wwl_we),
    .wd     (global_cfg_debug_h_wwl_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.debug_h_wwl.q ),

    // to register interface (read)
    .qs     (global_cfg_debug_h_wwl_qs)
  );


  //   F[dgt_addr_upper_bound]: 45:40
  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'h3f)
  ) u_global_cfg_dgt_addr_upper_bound (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_dgt_addr_upper_bound_we),
    .wd     (global_cfg_dgt_addr_upper_bound_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.dgt_addr_upper_bound.q ),

    // to register interface (read)
    .qs     (global_cfg_dgt_addr_upper_bound_qs)
  );


  //   F[ctnus_fifo_read]: 46:46
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_ctnus_fifo_read (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_ctnus_fifo_read_we),
    .wd     (global_cfg_ctnus_fifo_read_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.ctnus_fifo_read.q ),

    // to register interface (read)
    .qs     (global_cfg_ctnus_fifo_read_qs)
  );


  //   F[ctnus_dgt_debug]: 47:47
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_global_cfg_ctnus_dgt_debug (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (global_cfg_ctnus_dgt_debug_we),
    .wd     (global_cfg_ctnus_dgt_debug_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.global_cfg.ctnus_dgt_debug.q ),

    // to register interface (read)
    .qs     (global_cfg_ctnus_dgt_debug_qs)
  );



  // Subregister 0 of Multireg config_spin_initial
  // R[config_spin_initial_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_config_spin_initial_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (config_spin_initial_0_we),
    .wd     (config_spin_initial_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.config_spin_initial[0].q ),

    // to register interface (read)
    .qs     (config_spin_initial_0_qs)
  );

  // Subregister 1 of Multireg config_spin_initial
  // R[config_spin_initial_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_config_spin_initial_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (config_spin_initial_1_we),
    .wd     (config_spin_initial_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.config_spin_initial[1].q ),

    // to register interface (read)
    .qs     (config_spin_initial_1_qs)
  );

  // Subregister 2 of Multireg config_spin_initial
  // R[config_spin_initial_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_config_spin_initial_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (config_spin_initial_2_we),
    .wd     (config_spin_initial_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.config_spin_initial[2].q ),

    // to register interface (read)
    .qs     (config_spin_initial_2_qs)
  );

  // Subregister 3 of Multireg config_spin_initial
  // R[config_spin_initial_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_config_spin_initial_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (config_spin_initial_3_we),
    .wd     (config_spin_initial_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.config_spin_initial[3].q ),

    // to register interface (read)
    .qs     (config_spin_initial_3_qs)
  );


  // R[counter_cfg_1]: V(False)

  //   F[cfg_trans_num]: 15:0
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RW"),
    .RESVAL  (16'h40)
  ) u_counter_cfg_1_cfg_trans_num (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_1_cfg_trans_num_we),
    .wd     (counter_cfg_1_cfg_trans_num_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_1.cfg_trans_num.q ),

    // to register interface (read)
    .qs     (counter_cfg_1_cfg_trans_num_qs)
  );


  //   F[cycle_per_wwl_high]: 31:16
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RW"),
    .RESVAL  (16'h5)
  ) u_counter_cfg_1_cycle_per_wwl_high (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_1_cycle_per_wwl_high_we),
    .wd     (counter_cfg_1_cycle_per_wwl_high_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_1.cycle_per_wwl_high.q ),

    // to register interface (read)
    .qs     (counter_cfg_1_cycle_per_wwl_high_qs)
  );


  //   F[cycle_per_wwl_low]: 47:32
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RW"),
    .RESVAL  (16'h5)
  ) u_counter_cfg_1_cycle_per_wwl_low (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_1_cycle_per_wwl_low_we),
    .wd     (counter_cfg_1_cycle_per_wwl_low_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_1.cycle_per_wwl_low.q ),

    // to register interface (read)
    .qs     (counter_cfg_1_cycle_per_wwl_low_qs)
  );


  //   F[cycle_per_spin_write]: 63:48
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RW"),
    .RESVAL  (16'h5)
  ) u_counter_cfg_1_cycle_per_spin_write (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_1_cycle_per_spin_write_we),
    .wd     (counter_cfg_1_cycle_per_spin_write_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_1.cycle_per_spin_write.q ),

    // to register interface (read)
    .qs     (counter_cfg_1_cycle_per_spin_write_qs)
  );


  // R[counter_cfg_2]: V(False)

  //   F[cycle_per_spin_compute]: 15:0
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RW"),
    .RESVAL  (16'ha)
  ) u_counter_cfg_2_cycle_per_spin_compute (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_2_cycle_per_spin_compute_we),
    .wd     (counter_cfg_2_cycle_per_spin_compute_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_2.cycle_per_spin_compute.q ),

    // to register interface (read)
    .qs     (counter_cfg_2_cycle_per_spin_compute_qs)
  );


  //   F[debug_cycle_per_spin_read]: 31:16
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RW"),
    .RESVAL  (16'h64)
  ) u_counter_cfg_2_debug_cycle_per_spin_read (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_2_debug_cycle_per_spin_read_we),
    .wd     (counter_cfg_2_debug_cycle_per_spin_read_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_2.debug_cycle_per_spin_read.q ),

    // to register interface (read)
    .qs     (counter_cfg_2_debug_cycle_per_spin_read_qs)
  );


  //   F[debug_spin_read_num]: 47:32
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RW"),
    .RESVAL  (16'h3ff)
  ) u_counter_cfg_2_debug_spin_read_num (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_2_debug_spin_read_num_we),
    .wd     (counter_cfg_2_debug_spin_read_num_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_2.debug_spin_read_num.q ),

    // to register interface (read)
    .qs     (counter_cfg_2_debug_spin_read_num_qs)
  );


  //   F[icon_last_raddr_plus_one]: 58:48
  prim_subreg #(
    .DW      (11),
    .SWACCESS("RW"),
    .RESVAL  (11'h400)
  ) u_counter_cfg_2_icon_last_raddr_plus_one (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_2_icon_last_raddr_plus_one_we),
    .wd     (counter_cfg_2_icon_last_raddr_plus_one_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_2.icon_last_raddr_plus_one.q ),

    // to register interface (read)
    .qs     (counter_cfg_2_icon_last_raddr_plus_one_qs)
  );


  //   F[dgt_hscaling]: 63:59
  prim_subreg #(
    .DW      (5),
    .SWACCESS("RW"),
    .RESVAL  (5'h4)
  ) u_counter_cfg_2_dgt_hscaling (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (counter_cfg_2_dgt_hscaling_we),
    .wd     (counter_cfg_2_dgt_hscaling_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.counter_cfg_2.dgt_hscaling.q ),

    // to register interface (read)
    .qs     (counter_cfg_2_dgt_hscaling_qs)
  );



  // Subregister 0 of Multireg wwl_vdd_cfg
  // R[wwl_vdd_cfg_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_wwl_vdd_cfg_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vdd_cfg_0_we),
    .wd     (wwl_vdd_cfg_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vdd_cfg[0].q ),

    // to register interface (read)
    .qs     (wwl_vdd_cfg_0_qs)
  );

  // Subregister 1 of Multireg wwl_vdd_cfg
  // R[wwl_vdd_cfg_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_wwl_vdd_cfg_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vdd_cfg_1_we),
    .wd     (wwl_vdd_cfg_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vdd_cfg[1].q ),

    // to register interface (read)
    .qs     (wwl_vdd_cfg_1_qs)
  );

  // Subregister 2 of Multireg wwl_vdd_cfg
  // R[wwl_vdd_cfg_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_wwl_vdd_cfg_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vdd_cfg_2_we),
    .wd     (wwl_vdd_cfg_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vdd_cfg[2].q ),

    // to register interface (read)
    .qs     (wwl_vdd_cfg_2_qs)
  );

  // Subregister 3 of Multireg wwl_vdd_cfg
  // R[wwl_vdd_cfg_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_wwl_vdd_cfg_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vdd_cfg_3_we),
    .wd     (wwl_vdd_cfg_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vdd_cfg[3].q ),

    // to register interface (read)
    .qs     (wwl_vdd_cfg_3_qs)
  );



  // Subregister 0 of Multireg wwl_vread_cfg
  // R[wwl_vread_cfg_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wwl_vread_cfg_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vread_cfg_0_we),
    .wd     (wwl_vread_cfg_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vread_cfg[0].q ),

    // to register interface (read)
    .qs     (wwl_vread_cfg_0_qs)
  );

  // Subregister 1 of Multireg wwl_vread_cfg
  // R[wwl_vread_cfg_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wwl_vread_cfg_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vread_cfg_1_we),
    .wd     (wwl_vread_cfg_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vread_cfg[1].q ),

    // to register interface (read)
    .qs     (wwl_vread_cfg_1_qs)
  );

  // Subregister 2 of Multireg wwl_vread_cfg
  // R[wwl_vread_cfg_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wwl_vread_cfg_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vread_cfg_2_we),
    .wd     (wwl_vread_cfg_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vread_cfg[2].q ),

    // to register interface (read)
    .qs     (wwl_vread_cfg_2_qs)
  );

  // Subregister 3 of Multireg wwl_vread_cfg
  // R[wwl_vread_cfg_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wwl_vread_cfg_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wwl_vread_cfg_3_we),
    .wd     (wwl_vread_cfg_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wwl_vread_cfg[3].q ),

    // to register interface (read)
    .qs     (wwl_vread_cfg_3_qs)
  );



  // Subregister 0 of Multireg spin_wwl_strobe
  // R[spin_wwl_strobe_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_wwl_strobe_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_wwl_strobe_0_we),
    .wd     (spin_wwl_strobe_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_wwl_strobe[0].q ),

    // to register interface (read)
    .qs     (spin_wwl_strobe_0_qs)
  );

  // Subregister 1 of Multireg spin_wwl_strobe
  // R[spin_wwl_strobe_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_wwl_strobe_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_wwl_strobe_1_we),
    .wd     (spin_wwl_strobe_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_wwl_strobe[1].q ),

    // to register interface (read)
    .qs     (spin_wwl_strobe_1_qs)
  );

  // Subregister 2 of Multireg spin_wwl_strobe
  // R[spin_wwl_strobe_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_wwl_strobe_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_wwl_strobe_2_we),
    .wd     (spin_wwl_strobe_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_wwl_strobe[2].q ),

    // to register interface (read)
    .qs     (spin_wwl_strobe_2_qs)
  );

  // Subregister 3 of Multireg spin_wwl_strobe
  // R[spin_wwl_strobe_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_wwl_strobe_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_wwl_strobe_3_we),
    .wd     (spin_wwl_strobe_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_wwl_strobe[3].q ),

    // to register interface (read)
    .qs     (spin_wwl_strobe_3_qs)
  );



  // Subregister 0 of Multireg spin_feedback_cfg
  // R[spin_feedback_cfg_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_feedback_cfg_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_feedback_cfg_0_we),
    .wd     (spin_feedback_cfg_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_feedback_cfg[0].q ),

    // to register interface (read)
    .qs     (spin_feedback_cfg_0_qs)
  );

  // Subregister 1 of Multireg spin_feedback_cfg
  // R[spin_feedback_cfg_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_feedback_cfg_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_feedback_cfg_1_we),
    .wd     (spin_feedback_cfg_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_feedback_cfg[1].q ),

    // to register interface (read)
    .qs     (spin_feedback_cfg_1_qs)
  );

  // Subregister 2 of Multireg spin_feedback_cfg
  // R[spin_feedback_cfg_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_feedback_cfg_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_feedback_cfg_2_we),
    .wd     (spin_feedback_cfg_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_feedback_cfg[2].q ),

    // to register interface (read)
    .qs     (spin_feedback_cfg_2_qs)
  );

  // Subregister 3 of Multireg spin_feedback_cfg
  // R[spin_feedback_cfg_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'hffffffffffffffff)
  ) u_spin_feedback_cfg_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_feedback_cfg_3_we),
    .wd     (spin_feedback_cfg_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.spin_feedback_cfg[3].q ),

    // to register interface (read)
    .qs     (spin_feedback_cfg_3_qs)
  );



  // Subregister 0 of Multireg h_rdata
  // R[h_rdata_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_0_we),
    .wd     (h_rdata_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[0].q ),

    // to register interface (read)
    .qs     (h_rdata_0_qs)
  );

  // Subregister 1 of Multireg h_rdata
  // R[h_rdata_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_1_we),
    .wd     (h_rdata_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[1].q ),

    // to register interface (read)
    .qs     (h_rdata_1_qs)
  );

  // Subregister 2 of Multireg h_rdata
  // R[h_rdata_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_2_we),
    .wd     (h_rdata_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[2].q ),

    // to register interface (read)
    .qs     (h_rdata_2_qs)
  );

  // Subregister 3 of Multireg h_rdata
  // R[h_rdata_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_3_we),
    .wd     (h_rdata_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[3].q ),

    // to register interface (read)
    .qs     (h_rdata_3_qs)
  );

  // Subregister 4 of Multireg h_rdata
  // R[h_rdata_4]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_4_we),
    .wd     (h_rdata_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[4].q ),

    // to register interface (read)
    .qs     (h_rdata_4_qs)
  );

  // Subregister 5 of Multireg h_rdata
  // R[h_rdata_5]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_5_we),
    .wd     (h_rdata_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[5].q ),

    // to register interface (read)
    .qs     (h_rdata_5_qs)
  );

  // Subregister 6 of Multireg h_rdata
  // R[h_rdata_6]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_6_we),
    .wd     (h_rdata_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[6].q ),

    // to register interface (read)
    .qs     (h_rdata_6_qs)
  );

  // Subregister 7 of Multireg h_rdata
  // R[h_rdata_7]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_7_we),
    .wd     (h_rdata_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[7].q ),

    // to register interface (read)
    .qs     (h_rdata_7_qs)
  );

  // Subregister 8 of Multireg h_rdata
  // R[h_rdata_8]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_8 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_8_we),
    .wd     (h_rdata_8_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[8].q ),

    // to register interface (read)
    .qs     (h_rdata_8_qs)
  );

  // Subregister 9 of Multireg h_rdata
  // R[h_rdata_9]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_9 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_9_we),
    .wd     (h_rdata_9_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[9].q ),

    // to register interface (read)
    .qs     (h_rdata_9_qs)
  );

  // Subregister 10 of Multireg h_rdata
  // R[h_rdata_10]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_10 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_10_we),
    .wd     (h_rdata_10_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[10].q ),

    // to register interface (read)
    .qs     (h_rdata_10_qs)
  );

  // Subregister 11 of Multireg h_rdata
  // R[h_rdata_11]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_11 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_11_we),
    .wd     (h_rdata_11_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[11].q ),

    // to register interface (read)
    .qs     (h_rdata_11_qs)
  );

  // Subregister 12 of Multireg h_rdata
  // R[h_rdata_12]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_12 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_12_we),
    .wd     (h_rdata_12_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[12].q ),

    // to register interface (read)
    .qs     (h_rdata_12_qs)
  );

  // Subregister 13 of Multireg h_rdata
  // R[h_rdata_13]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_13 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_13_we),
    .wd     (h_rdata_13_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[13].q ),

    // to register interface (read)
    .qs     (h_rdata_13_qs)
  );

  // Subregister 14 of Multireg h_rdata
  // R[h_rdata_14]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_14 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_14_we),
    .wd     (h_rdata_14_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[14].q ),

    // to register interface (read)
    .qs     (h_rdata_14_qs)
  );

  // Subregister 15 of Multireg h_rdata
  // R[h_rdata_15]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_h_rdata_15 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (h_rdata_15_we),
    .wd     (h_rdata_15_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.h_rdata[15].q ),

    // to register interface (read)
    .qs     (h_rdata_15_qs)
  );



  // Subregister 0 of Multireg wbl_floating
  // R[wbl_floating_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_0_we),
    .wd     (wbl_floating_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[0].q ),

    // to register interface (read)
    .qs     (wbl_floating_0_qs)
  );

  // Subregister 1 of Multireg wbl_floating
  // R[wbl_floating_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_1_we),
    .wd     (wbl_floating_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[1].q ),

    // to register interface (read)
    .qs     (wbl_floating_1_qs)
  );

  // Subregister 2 of Multireg wbl_floating
  // R[wbl_floating_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_2_we),
    .wd     (wbl_floating_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[2].q ),

    // to register interface (read)
    .qs     (wbl_floating_2_qs)
  );

  // Subregister 3 of Multireg wbl_floating
  // R[wbl_floating_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_3_we),
    .wd     (wbl_floating_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[3].q ),

    // to register interface (read)
    .qs     (wbl_floating_3_qs)
  );

  // Subregister 4 of Multireg wbl_floating
  // R[wbl_floating_4]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_4_we),
    .wd     (wbl_floating_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[4].q ),

    // to register interface (read)
    .qs     (wbl_floating_4_qs)
  );

  // Subregister 5 of Multireg wbl_floating
  // R[wbl_floating_5]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_5_we),
    .wd     (wbl_floating_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[5].q ),

    // to register interface (read)
    .qs     (wbl_floating_5_qs)
  );

  // Subregister 6 of Multireg wbl_floating
  // R[wbl_floating_6]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_6_we),
    .wd     (wbl_floating_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[6].q ),

    // to register interface (read)
    .qs     (wbl_floating_6_qs)
  );

  // Subregister 7 of Multireg wbl_floating
  // R[wbl_floating_7]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_7_we),
    .wd     (wbl_floating_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[7].q ),

    // to register interface (read)
    .qs     (wbl_floating_7_qs)
  );

  // Subregister 8 of Multireg wbl_floating
  // R[wbl_floating_8]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_8 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_8_we),
    .wd     (wbl_floating_8_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[8].q ),

    // to register interface (read)
    .qs     (wbl_floating_8_qs)
  );

  // Subregister 9 of Multireg wbl_floating
  // R[wbl_floating_9]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_9 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_9_we),
    .wd     (wbl_floating_9_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[9].q ),

    // to register interface (read)
    .qs     (wbl_floating_9_qs)
  );

  // Subregister 10 of Multireg wbl_floating
  // R[wbl_floating_10]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_10 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_10_we),
    .wd     (wbl_floating_10_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[10].q ),

    // to register interface (read)
    .qs     (wbl_floating_10_qs)
  );

  // Subregister 11 of Multireg wbl_floating
  // R[wbl_floating_11]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_11 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_11_we),
    .wd     (wbl_floating_11_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[11].q ),

    // to register interface (read)
    .qs     (wbl_floating_11_qs)
  );

  // Subregister 12 of Multireg wbl_floating
  // R[wbl_floating_12]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_12 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_12_we),
    .wd     (wbl_floating_12_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[12].q ),

    // to register interface (read)
    .qs     (wbl_floating_12_qs)
  );

  // Subregister 13 of Multireg wbl_floating
  // R[wbl_floating_13]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_13 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_13_we),
    .wd     (wbl_floating_13_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[13].q ),

    // to register interface (read)
    .qs     (wbl_floating_13_qs)
  );

  // Subregister 14 of Multireg wbl_floating
  // R[wbl_floating_14]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_14 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_14_we),
    .wd     (wbl_floating_14_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[14].q ),

    // to register interface (read)
    .qs     (wbl_floating_14_qs)
  );

  // Subregister 15 of Multireg wbl_floating
  // R[wbl_floating_15]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_wbl_floating_15 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (wbl_floating_15_we),
    .wd     (wbl_floating_15_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wbl_floating[15].q ),

    // to register interface (read)
    .qs     (wbl_floating_15_qs)
  );



  // Subregister 0 of Multireg debug_j_one_hot_wwl
  // R[debug_j_one_hot_wwl_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_one_hot_wwl_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_one_hot_wwl_0_we),
    .wd     (debug_j_one_hot_wwl_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.debug_j_one_hot_wwl[0].q ),

    // to register interface (read)
    .qs     (debug_j_one_hot_wwl_0_qs)
  );

  // Subregister 1 of Multireg debug_j_one_hot_wwl
  // R[debug_j_one_hot_wwl_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_one_hot_wwl_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_one_hot_wwl_1_we),
    .wd     (debug_j_one_hot_wwl_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.debug_j_one_hot_wwl[1].q ),

    // to register interface (read)
    .qs     (debug_j_one_hot_wwl_1_qs)
  );

  // Subregister 2 of Multireg debug_j_one_hot_wwl
  // R[debug_j_one_hot_wwl_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_one_hot_wwl_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_one_hot_wwl_2_we),
    .wd     (debug_j_one_hot_wwl_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.debug_j_one_hot_wwl[2].q ),

    // to register interface (read)
    .qs     (debug_j_one_hot_wwl_2_qs)
  );

  // Subregister 3 of Multireg debug_j_one_hot_wwl
  // R[debug_j_one_hot_wwl_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_one_hot_wwl_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_one_hot_wwl_3_we),
    .wd     (debug_j_one_hot_wwl_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.debug_j_one_hot_wwl[3].q ),

    // to register interface (read)
    .qs     (debug_j_one_hot_wwl_3_qs)
  );


  // R[output_status]: V(False)

  //   F[dt_cfg_idle]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_output_status_dt_cfg_idle (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_dt_cfg_idle_we),
    .wd     (output_status_dt_cfg_idle_wd),

    // from internal hardware
    .de     (hw2reg.output_status.dt_cfg_idle.de),
    .d      (hw2reg.output_status.dt_cfg_idle.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_dt_cfg_idle_qs)
  );


  //   F[cmpt_idle]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_output_status_cmpt_idle (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_cmpt_idle_we),
    .wd     (output_status_cmpt_idle_wd),

    // from internal hardware
    .de     (hw2reg.output_status.cmpt_idle.de),
    .d      (hw2reg.output_status.cmpt_idle.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_cmpt_idle_qs)
  );


  //   F[energy_fifo_update]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_output_status_energy_fifo_update (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_energy_fifo_update_we),
    .wd     (output_status_energy_fifo_update_wd),

    // from internal hardware
    .de     (hw2reg.output_status.energy_fifo_update.de),
    .d      (hw2reg.output_status.energy_fifo_update.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_energy_fifo_update_qs)
  );


  //   F[spin_fifo_update]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_output_status_spin_fifo_update (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_spin_fifo_update_we),
    .wd     (output_status_spin_fifo_update_wd),

    // from internal hardware
    .de     (hw2reg.output_status.spin_fifo_update.de),
    .d      (hw2reg.output_status.spin_fifo_update.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_spin_fifo_update_qs)
  );


  //   F[debug_j_read_data_valid]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_output_status_debug_j_read_data_valid (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_j_read_data_valid_we),
    .wd     (output_status_debug_j_read_data_valid_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_j_read_data_valid.de),
    .d      (hw2reg.output_status.debug_j_read_data_valid.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_j_read_data_valid_qs)
  );


  //   F[debug_analog_dt_w_idle]: 5:5
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_output_status_debug_analog_dt_w_idle (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_analog_dt_w_idle_we),
    .wd     (output_status_debug_analog_dt_w_idle_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_analog_dt_w_idle.de),
    .d      (hw2reg.output_status.debug_analog_dt_w_idle.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_analog_dt_w_idle_qs)
  );


  //   F[debug_analog_dt_r_idle]: 6:6
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_output_status_debug_analog_dt_r_idle (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_analog_dt_r_idle_we),
    .wd     (output_status_debug_analog_dt_r_idle_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_analog_dt_r_idle.de),
    .d      (hw2reg.output_status.debug_analog_dt_r_idle.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_analog_dt_r_idle_qs)
  );


  //   F[debug_spin_w_idle]: 7:7
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_output_status_debug_spin_w_idle (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_spin_w_idle_we),
    .wd     (output_status_debug_spin_w_idle_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_spin_w_idle.de),
    .d      (hw2reg.output_status.debug_spin_w_idle.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_spin_w_idle_qs)
  );


  //   F[debug_spin_r_idle]: 8:8
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_output_status_debug_spin_r_idle (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_spin_r_idle_we),
    .wd     (output_status_debug_spin_r_idle_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_spin_r_idle.de),
    .d      (hw2reg.output_status.debug_spin_r_idle.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_spin_r_idle_qs)
  );


  //   F[debug_spin_cmpt_idle]: 9:9
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_output_status_debug_spin_cmpt_idle (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_spin_cmpt_idle_we),
    .wd     (output_status_debug_spin_cmpt_idle_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_spin_cmpt_idle.de),
    .d      (hw2reg.output_status.debug_spin_cmpt_idle.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_spin_cmpt_idle_qs)
  );


  //   F[debug_fm_upstream_handshake]: 10:10
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_output_status_debug_fm_upstream_handshake (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_fm_upstream_handshake_we),
    .wd     (output_status_debug_fm_upstream_handshake_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_fm_upstream_handshake.de),
    .d      (hw2reg.output_status.debug_fm_upstream_handshake.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_fm_upstream_handshake_qs)
  );


  //   F[debug_fm_downstream_handshake]: 11:11
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_output_status_debug_fm_downstream_handshake (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_fm_downstream_handshake_we),
    .wd     (output_status_debug_fm_downstream_handshake_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_fm_downstream_handshake.de),
    .d      (hw2reg.output_status.debug_fm_downstream_handshake.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_fm_downstream_handshake_qs)
  );


  //   F[debug_aw_downstream_handshake]: 12:12
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_output_status_debug_aw_downstream_handshake (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_aw_downstream_handshake_we),
    .wd     (output_status_debug_aw_downstream_handshake_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_aw_downstream_handshake.de),
    .d      (hw2reg.output_status.debug_aw_downstream_handshake.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_aw_downstream_handshake_qs)
  );


  //   F[debug_em_upstream_handshake]: 13:13
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_output_status_debug_em_upstream_handshake (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_em_upstream_handshake_we),
    .wd     (output_status_debug_em_upstream_handshake_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_em_upstream_handshake.de),
    .d      (hw2reg.output_status.debug_em_upstream_handshake.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_em_upstream_handshake_qs)
  );


  //   F[debug_fm_energy_input]: 45:14
  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_output_status_debug_fm_energy_input (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (output_status_debug_fm_energy_input_we),
    .wd     (output_status_debug_fm_energy_input_wd),

    // from internal hardware
    .de     (hw2reg.output_status.debug_fm_energy_input.de),
    .d      (hw2reg.output_status.debug_fm_energy_input.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (output_status_debug_fm_energy_input_qs)
  );


  // R[energy_fifo_data]: V(False)

  //   F[energy_fifo_0]: 31:0
  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_energy_fifo_data_energy_fifo_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (energy_fifo_data_energy_fifo_0_we),
    .wd     (energy_fifo_data_energy_fifo_0_wd),

    // from internal hardware
    .de     (hw2reg.energy_fifo_data.energy_fifo_0.de),
    .d      (hw2reg.energy_fifo_data.energy_fifo_0.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (energy_fifo_data_energy_fifo_0_qs)
  );


  //   F[energy_fifo_1]: 63:32
  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_energy_fifo_data_energy_fifo_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (energy_fifo_data_energy_fifo_1_we),
    .wd     (energy_fifo_data_energy_fifo_1_wd),

    // from internal hardware
    .de     (hw2reg.energy_fifo_data.energy_fifo_1.de),
    .d      (hw2reg.energy_fifo_data.energy_fifo_1.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (energy_fifo_data_energy_fifo_1_qs)
  );



  // Subregister 0 of Multireg spin_fifo_data_0
  // R[spin_fifo_data_0_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_0_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_0_0_we),
    .wd     (spin_fifo_data_0_0_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_0[0].de),
    .d      (hw2reg.spin_fifo_data_0[0].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_0_0_qs)
  );

  // Subregister 1 of Multireg spin_fifo_data_0
  // R[spin_fifo_data_0_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_0_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_0_1_we),
    .wd     (spin_fifo_data_0_1_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_0[1].de),
    .d      (hw2reg.spin_fifo_data_0[1].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_0_1_qs)
  );

  // Subregister 2 of Multireg spin_fifo_data_0
  // R[spin_fifo_data_0_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_0_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_0_2_we),
    .wd     (spin_fifo_data_0_2_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_0[2].de),
    .d      (hw2reg.spin_fifo_data_0[2].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_0_2_qs)
  );

  // Subregister 3 of Multireg spin_fifo_data_0
  // R[spin_fifo_data_0_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_0_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_0_3_we),
    .wd     (spin_fifo_data_0_3_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_0[3].de),
    .d      (hw2reg.spin_fifo_data_0[3].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_0_3_qs)
  );



  // Subregister 0 of Multireg spin_fifo_data_1
  // R[spin_fifo_data_1_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_1_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_1_0_we),
    .wd     (spin_fifo_data_1_0_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_1[0].de),
    .d      (hw2reg.spin_fifo_data_1[0].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_1_0_qs)
  );

  // Subregister 1 of Multireg spin_fifo_data_1
  // R[spin_fifo_data_1_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_1_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_1_1_we),
    .wd     (spin_fifo_data_1_1_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_1[1].de),
    .d      (hw2reg.spin_fifo_data_1[1].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_1_1_qs)
  );

  // Subregister 2 of Multireg spin_fifo_data_1
  // R[spin_fifo_data_1_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_1_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_1_2_we),
    .wd     (spin_fifo_data_1_2_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_1[2].de),
    .d      (hw2reg.spin_fifo_data_1[2].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_1_2_qs)
  );

  // Subregister 3 of Multireg spin_fifo_data_1
  // R[spin_fifo_data_1_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_spin_fifo_data_1_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (spin_fifo_data_1_3_we),
    .wd     (spin_fifo_data_1_3_wd),

    // from internal hardware
    .de     (hw2reg.spin_fifo_data_1[3].de),
    .d      (hw2reg.spin_fifo_data_1[3].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (spin_fifo_data_1_3_qs)
  );



  // Subregister 0 of Multireg debug_j_read_data
  // R[debug_j_read_data_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_0_we),
    .wd     (debug_j_read_data_0_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[0].de),
    .d      (hw2reg.debug_j_read_data[0].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_0_qs)
  );

  // Subregister 1 of Multireg debug_j_read_data
  // R[debug_j_read_data_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_1_we),
    .wd     (debug_j_read_data_1_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[1].de),
    .d      (hw2reg.debug_j_read_data[1].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_1_qs)
  );

  // Subregister 2 of Multireg debug_j_read_data
  // R[debug_j_read_data_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_2_we),
    .wd     (debug_j_read_data_2_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[2].de),
    .d      (hw2reg.debug_j_read_data[2].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_2_qs)
  );

  // Subregister 3 of Multireg debug_j_read_data
  // R[debug_j_read_data_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_3_we),
    .wd     (debug_j_read_data_3_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[3].de),
    .d      (hw2reg.debug_j_read_data[3].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_3_qs)
  );

  // Subregister 4 of Multireg debug_j_read_data
  // R[debug_j_read_data_4]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_4_we),
    .wd     (debug_j_read_data_4_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[4].de),
    .d      (hw2reg.debug_j_read_data[4].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_4_qs)
  );

  // Subregister 5 of Multireg debug_j_read_data
  // R[debug_j_read_data_5]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_5_we),
    .wd     (debug_j_read_data_5_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[5].de),
    .d      (hw2reg.debug_j_read_data[5].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_5_qs)
  );

  // Subregister 6 of Multireg debug_j_read_data
  // R[debug_j_read_data_6]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_6_we),
    .wd     (debug_j_read_data_6_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[6].de),
    .d      (hw2reg.debug_j_read_data[6].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_6_qs)
  );

  // Subregister 7 of Multireg debug_j_read_data
  // R[debug_j_read_data_7]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_7_we),
    .wd     (debug_j_read_data_7_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[7].de),
    .d      (hw2reg.debug_j_read_data[7].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_7_qs)
  );

  // Subregister 8 of Multireg debug_j_read_data
  // R[debug_j_read_data_8]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_8 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_8_we),
    .wd     (debug_j_read_data_8_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[8].de),
    .d      (hw2reg.debug_j_read_data[8].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_8_qs)
  );

  // Subregister 9 of Multireg debug_j_read_data
  // R[debug_j_read_data_9]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_9 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_9_we),
    .wd     (debug_j_read_data_9_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[9].de),
    .d      (hw2reg.debug_j_read_data[9].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_9_qs)
  );

  // Subregister 10 of Multireg debug_j_read_data
  // R[debug_j_read_data_10]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_10 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_10_we),
    .wd     (debug_j_read_data_10_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[10].de),
    .d      (hw2reg.debug_j_read_data[10].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_10_qs)
  );

  // Subregister 11 of Multireg debug_j_read_data
  // R[debug_j_read_data_11]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_11 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_11_we),
    .wd     (debug_j_read_data_11_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[11].de),
    .d      (hw2reg.debug_j_read_data[11].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_11_qs)
  );

  // Subregister 12 of Multireg debug_j_read_data
  // R[debug_j_read_data_12]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_12 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_12_we),
    .wd     (debug_j_read_data_12_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[12].de),
    .d      (hw2reg.debug_j_read_data[12].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_12_qs)
  );

  // Subregister 13 of Multireg debug_j_read_data
  // R[debug_j_read_data_13]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_13 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_13_we),
    .wd     (debug_j_read_data_13_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[13].de),
    .d      (hw2reg.debug_j_read_data[13].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_13_qs)
  );

  // Subregister 14 of Multireg debug_j_read_data
  // R[debug_j_read_data_14]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_14 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_14_we),
    .wd     (debug_j_read_data_14_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[14].de),
    .d      (hw2reg.debug_j_read_data[14].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_14_qs)
  );

  // Subregister 15 of Multireg debug_j_read_data
  // R[debug_j_read_data_15]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_j_read_data_15 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_j_read_data_15_we),
    .wd     (debug_j_read_data_15_wd),

    // from internal hardware
    .de     (hw2reg.debug_j_read_data[15].de),
    .d      (hw2reg.debug_j_read_data[15].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_j_read_data_15_qs)
  );



  // Subregister 0 of Multireg debug_fm_spin_out
  // R[debug_fm_spin_out_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_fm_spin_out_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_fm_spin_out_0_we),
    .wd     (debug_fm_spin_out_0_wd),

    // from internal hardware
    .de     (hw2reg.debug_fm_spin_out[0].de),
    .d      (hw2reg.debug_fm_spin_out[0].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_fm_spin_out_0_qs)
  );

  // Subregister 1 of Multireg debug_fm_spin_out
  // R[debug_fm_spin_out_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_fm_spin_out_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_fm_spin_out_1_we),
    .wd     (debug_fm_spin_out_1_wd),

    // from internal hardware
    .de     (hw2reg.debug_fm_spin_out[1].de),
    .d      (hw2reg.debug_fm_spin_out[1].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_fm_spin_out_1_qs)
  );

  // Subregister 2 of Multireg debug_fm_spin_out
  // R[debug_fm_spin_out_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_fm_spin_out_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_fm_spin_out_2_we),
    .wd     (debug_fm_spin_out_2_wd),

    // from internal hardware
    .de     (hw2reg.debug_fm_spin_out[2].de),
    .d      (hw2reg.debug_fm_spin_out[2].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_fm_spin_out_2_qs)
  );

  // Subregister 3 of Multireg debug_fm_spin_out
  // R[debug_fm_spin_out_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_fm_spin_out_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_fm_spin_out_3_we),
    .wd     (debug_fm_spin_out_3_wd),

    // from internal hardware
    .de     (hw2reg.debug_fm_spin_out[3].de),
    .d      (hw2reg.debug_fm_spin_out[3].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_fm_spin_out_3_qs)
  );



  // Subregister 0 of Multireg debug_aw_spin_out
  // R[debug_aw_spin_out_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_aw_spin_out_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_aw_spin_out_0_we),
    .wd     (debug_aw_spin_out_0_wd),

    // from internal hardware
    .de     (hw2reg.debug_aw_spin_out[0].de),
    .d      (hw2reg.debug_aw_spin_out[0].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_aw_spin_out_0_qs)
  );

  // Subregister 1 of Multireg debug_aw_spin_out
  // R[debug_aw_spin_out_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_aw_spin_out_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_aw_spin_out_1_we),
    .wd     (debug_aw_spin_out_1_wd),

    // from internal hardware
    .de     (hw2reg.debug_aw_spin_out[1].de),
    .d      (hw2reg.debug_aw_spin_out[1].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_aw_spin_out_1_qs)
  );

  // Subregister 2 of Multireg debug_aw_spin_out
  // R[debug_aw_spin_out_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_aw_spin_out_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_aw_spin_out_2_we),
    .wd     (debug_aw_spin_out_2_wd),

    // from internal hardware
    .de     (hw2reg.debug_aw_spin_out[2].de),
    .d      (hw2reg.debug_aw_spin_out[2].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_aw_spin_out_2_qs)
  );

  // Subregister 3 of Multireg debug_aw_spin_out
  // R[debug_aw_spin_out_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_aw_spin_out_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_aw_spin_out_3_we),
    .wd     (debug_aw_spin_out_3_wd),

    // from internal hardware
    .de     (hw2reg.debug_aw_spin_out[3].de),
    .d      (hw2reg.debug_aw_spin_out[3].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_aw_spin_out_3_qs)
  );



  // Subregister 0 of Multireg debug_em_spin_in
  // R[debug_em_spin_in_0]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_em_spin_in_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_em_spin_in_0_we),
    .wd     (debug_em_spin_in_0_wd),

    // from internal hardware
    .de     (hw2reg.debug_em_spin_in[0].de),
    .d      (hw2reg.debug_em_spin_in[0].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_em_spin_in_0_qs)
  );

  // Subregister 1 of Multireg debug_em_spin_in
  // R[debug_em_spin_in_1]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_em_spin_in_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_em_spin_in_1_we),
    .wd     (debug_em_spin_in_1_wd),

    // from internal hardware
    .de     (hw2reg.debug_em_spin_in[1].de),
    .d      (hw2reg.debug_em_spin_in[1].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_em_spin_in_1_qs)
  );

  // Subregister 2 of Multireg debug_em_spin_in
  // R[debug_em_spin_in_2]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_em_spin_in_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_em_spin_in_2_we),
    .wd     (debug_em_spin_in_2_wd),

    // from internal hardware
    .de     (hw2reg.debug_em_spin_in[2].de),
    .d      (hw2reg.debug_em_spin_in[2].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_em_spin_in_2_qs)
  );

  // Subregister 3 of Multireg debug_em_spin_in
  // R[debug_em_spin_in_3]: V(False)

  prim_subreg #(
    .DW      (64),
    .SWACCESS("RW"),
    .RESVAL  (64'h0)
  ) u_debug_em_spin_in_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (debug_em_spin_in_3_we),
    .wd     (debug_em_spin_in_3_wd),

    // from internal hardware
    .de     (hw2reg.debug_em_spin_in[3].de),
    .d      (hw2reg.debug_em_spin_in[3].d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (debug_em_spin_in_3_qs)
  );




  logic [96:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[ 0] = (reg_addr == LAGD_CORE_GLOBAL_CFG_OFFSET);
    addr_hit[ 1] = (reg_addr == LAGD_CORE_CONFIG_SPIN_INITIAL_0_OFFSET);
    addr_hit[ 2] = (reg_addr == LAGD_CORE_CONFIG_SPIN_INITIAL_1_OFFSET);
    addr_hit[ 3] = (reg_addr == LAGD_CORE_CONFIG_SPIN_INITIAL_2_OFFSET);
    addr_hit[ 4] = (reg_addr == LAGD_CORE_CONFIG_SPIN_INITIAL_3_OFFSET);
    addr_hit[ 5] = (reg_addr == LAGD_CORE_COUNTER_CFG_1_OFFSET);
    addr_hit[ 6] = (reg_addr == LAGD_CORE_COUNTER_CFG_2_OFFSET);
    addr_hit[ 7] = (reg_addr == LAGD_CORE_WWL_VDD_CFG_0_OFFSET);
    addr_hit[ 8] = (reg_addr == LAGD_CORE_WWL_VDD_CFG_1_OFFSET);
    addr_hit[ 9] = (reg_addr == LAGD_CORE_WWL_VDD_CFG_2_OFFSET);
    addr_hit[10] = (reg_addr == LAGD_CORE_WWL_VDD_CFG_3_OFFSET);
    addr_hit[11] = (reg_addr == LAGD_CORE_WWL_VREAD_CFG_0_OFFSET);
    addr_hit[12] = (reg_addr == LAGD_CORE_WWL_VREAD_CFG_1_OFFSET);
    addr_hit[13] = (reg_addr == LAGD_CORE_WWL_VREAD_CFG_2_OFFSET);
    addr_hit[14] = (reg_addr == LAGD_CORE_WWL_VREAD_CFG_3_OFFSET);
    addr_hit[15] = (reg_addr == LAGD_CORE_SPIN_WWL_STROBE_0_OFFSET);
    addr_hit[16] = (reg_addr == LAGD_CORE_SPIN_WWL_STROBE_1_OFFSET);
    addr_hit[17] = (reg_addr == LAGD_CORE_SPIN_WWL_STROBE_2_OFFSET);
    addr_hit[18] = (reg_addr == LAGD_CORE_SPIN_WWL_STROBE_3_OFFSET);
    addr_hit[19] = (reg_addr == LAGD_CORE_SPIN_FEEDBACK_CFG_0_OFFSET);
    addr_hit[20] = (reg_addr == LAGD_CORE_SPIN_FEEDBACK_CFG_1_OFFSET);
    addr_hit[21] = (reg_addr == LAGD_CORE_SPIN_FEEDBACK_CFG_2_OFFSET);
    addr_hit[22] = (reg_addr == LAGD_CORE_SPIN_FEEDBACK_CFG_3_OFFSET);
    addr_hit[23] = (reg_addr == LAGD_CORE_H_RDATA_0_OFFSET);
    addr_hit[24] = (reg_addr == LAGD_CORE_H_RDATA_1_OFFSET);
    addr_hit[25] = (reg_addr == LAGD_CORE_H_RDATA_2_OFFSET);
    addr_hit[26] = (reg_addr == LAGD_CORE_H_RDATA_3_OFFSET);
    addr_hit[27] = (reg_addr == LAGD_CORE_H_RDATA_4_OFFSET);
    addr_hit[28] = (reg_addr == LAGD_CORE_H_RDATA_5_OFFSET);
    addr_hit[29] = (reg_addr == LAGD_CORE_H_RDATA_6_OFFSET);
    addr_hit[30] = (reg_addr == LAGD_CORE_H_RDATA_7_OFFSET);
    addr_hit[31] = (reg_addr == LAGD_CORE_H_RDATA_8_OFFSET);
    addr_hit[32] = (reg_addr == LAGD_CORE_H_RDATA_9_OFFSET);
    addr_hit[33] = (reg_addr == LAGD_CORE_H_RDATA_10_OFFSET);
    addr_hit[34] = (reg_addr == LAGD_CORE_H_RDATA_11_OFFSET);
    addr_hit[35] = (reg_addr == LAGD_CORE_H_RDATA_12_OFFSET);
    addr_hit[36] = (reg_addr == LAGD_CORE_H_RDATA_13_OFFSET);
    addr_hit[37] = (reg_addr == LAGD_CORE_H_RDATA_14_OFFSET);
    addr_hit[38] = (reg_addr == LAGD_CORE_H_RDATA_15_OFFSET);
    addr_hit[39] = (reg_addr == LAGD_CORE_WBL_FLOATING_0_OFFSET);
    addr_hit[40] = (reg_addr == LAGD_CORE_WBL_FLOATING_1_OFFSET);
    addr_hit[41] = (reg_addr == LAGD_CORE_WBL_FLOATING_2_OFFSET);
    addr_hit[42] = (reg_addr == LAGD_CORE_WBL_FLOATING_3_OFFSET);
    addr_hit[43] = (reg_addr == LAGD_CORE_WBL_FLOATING_4_OFFSET);
    addr_hit[44] = (reg_addr == LAGD_CORE_WBL_FLOATING_5_OFFSET);
    addr_hit[45] = (reg_addr == LAGD_CORE_WBL_FLOATING_6_OFFSET);
    addr_hit[46] = (reg_addr == LAGD_CORE_WBL_FLOATING_7_OFFSET);
    addr_hit[47] = (reg_addr == LAGD_CORE_WBL_FLOATING_8_OFFSET);
    addr_hit[48] = (reg_addr == LAGD_CORE_WBL_FLOATING_9_OFFSET);
    addr_hit[49] = (reg_addr == LAGD_CORE_WBL_FLOATING_10_OFFSET);
    addr_hit[50] = (reg_addr == LAGD_CORE_WBL_FLOATING_11_OFFSET);
    addr_hit[51] = (reg_addr == LAGD_CORE_WBL_FLOATING_12_OFFSET);
    addr_hit[52] = (reg_addr == LAGD_CORE_WBL_FLOATING_13_OFFSET);
    addr_hit[53] = (reg_addr == LAGD_CORE_WBL_FLOATING_14_OFFSET);
    addr_hit[54] = (reg_addr == LAGD_CORE_WBL_FLOATING_15_OFFSET);
    addr_hit[55] = (reg_addr == LAGD_CORE_DEBUG_J_ONE_HOT_WWL_0_OFFSET);
    addr_hit[56] = (reg_addr == LAGD_CORE_DEBUG_J_ONE_HOT_WWL_1_OFFSET);
    addr_hit[57] = (reg_addr == LAGD_CORE_DEBUG_J_ONE_HOT_WWL_2_OFFSET);
    addr_hit[58] = (reg_addr == LAGD_CORE_DEBUG_J_ONE_HOT_WWL_3_OFFSET);
    addr_hit[59] = (reg_addr == LAGD_CORE_OUTPUT_STATUS_OFFSET);
    addr_hit[60] = (reg_addr == LAGD_CORE_ENERGY_FIFO_DATA_OFFSET);
    addr_hit[61] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_0_0_OFFSET);
    addr_hit[62] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_0_1_OFFSET);
    addr_hit[63] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_0_2_OFFSET);
    addr_hit[64] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_0_3_OFFSET);
    addr_hit[65] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_1_0_OFFSET);
    addr_hit[66] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_1_1_OFFSET);
    addr_hit[67] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_1_2_OFFSET);
    addr_hit[68] = (reg_addr == LAGD_CORE_SPIN_FIFO_DATA_1_3_OFFSET);
    addr_hit[69] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_0_OFFSET);
    addr_hit[70] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_1_OFFSET);
    addr_hit[71] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_2_OFFSET);
    addr_hit[72] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_3_OFFSET);
    addr_hit[73] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_4_OFFSET);
    addr_hit[74] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_5_OFFSET);
    addr_hit[75] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_6_OFFSET);
    addr_hit[76] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_7_OFFSET);
    addr_hit[77] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_8_OFFSET);
    addr_hit[78] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_9_OFFSET);
    addr_hit[79] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_10_OFFSET);
    addr_hit[80] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_11_OFFSET);
    addr_hit[81] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_12_OFFSET);
    addr_hit[82] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_13_OFFSET);
    addr_hit[83] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_14_OFFSET);
    addr_hit[84] = (reg_addr == LAGD_CORE_DEBUG_J_READ_DATA_15_OFFSET);
    addr_hit[85] = (reg_addr == LAGD_CORE_DEBUG_FM_SPIN_OUT_0_OFFSET);
    addr_hit[86] = (reg_addr == LAGD_CORE_DEBUG_FM_SPIN_OUT_1_OFFSET);
    addr_hit[87] = (reg_addr == LAGD_CORE_DEBUG_FM_SPIN_OUT_2_OFFSET);
    addr_hit[88] = (reg_addr == LAGD_CORE_DEBUG_FM_SPIN_OUT_3_OFFSET);
    addr_hit[89] = (reg_addr == LAGD_CORE_DEBUG_AW_SPIN_OUT_0_OFFSET);
    addr_hit[90] = (reg_addr == LAGD_CORE_DEBUG_AW_SPIN_OUT_1_OFFSET);
    addr_hit[91] = (reg_addr == LAGD_CORE_DEBUG_AW_SPIN_OUT_2_OFFSET);
    addr_hit[92] = (reg_addr == LAGD_CORE_DEBUG_AW_SPIN_OUT_3_OFFSET);
    addr_hit[93] = (reg_addr == LAGD_CORE_DEBUG_EM_SPIN_IN_0_OFFSET);
    addr_hit[94] = (reg_addr == LAGD_CORE_DEBUG_EM_SPIN_IN_1_OFFSET);
    addr_hit[95] = (reg_addr == LAGD_CORE_DEBUG_EM_SPIN_IN_2_OFFSET);
    addr_hit[96] = (reg_addr == LAGD_CORE_DEBUG_EM_SPIN_IN_3_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(LAGD_CORE_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(LAGD_CORE_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(LAGD_CORE_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(LAGD_CORE_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(LAGD_CORE_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(LAGD_CORE_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(LAGD_CORE_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(LAGD_CORE_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(LAGD_CORE_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(LAGD_CORE_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(LAGD_CORE_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(LAGD_CORE_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(LAGD_CORE_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(LAGD_CORE_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(LAGD_CORE_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(LAGD_CORE_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(LAGD_CORE_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(LAGD_CORE_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(LAGD_CORE_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(LAGD_CORE_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(LAGD_CORE_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(LAGD_CORE_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(LAGD_CORE_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(LAGD_CORE_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(LAGD_CORE_PERMIT[24] & ~reg_be))) |
               (addr_hit[25] & (|(LAGD_CORE_PERMIT[25] & ~reg_be))) |
               (addr_hit[26] & (|(LAGD_CORE_PERMIT[26] & ~reg_be))) |
               (addr_hit[27] & (|(LAGD_CORE_PERMIT[27] & ~reg_be))) |
               (addr_hit[28] & (|(LAGD_CORE_PERMIT[28] & ~reg_be))) |
               (addr_hit[29] & (|(LAGD_CORE_PERMIT[29] & ~reg_be))) |
               (addr_hit[30] & (|(LAGD_CORE_PERMIT[30] & ~reg_be))) |
               (addr_hit[31] & (|(LAGD_CORE_PERMIT[31] & ~reg_be))) |
               (addr_hit[32] & (|(LAGD_CORE_PERMIT[32] & ~reg_be))) |
               (addr_hit[33] & (|(LAGD_CORE_PERMIT[33] & ~reg_be))) |
               (addr_hit[34] & (|(LAGD_CORE_PERMIT[34] & ~reg_be))) |
               (addr_hit[35] & (|(LAGD_CORE_PERMIT[35] & ~reg_be))) |
               (addr_hit[36] & (|(LAGD_CORE_PERMIT[36] & ~reg_be))) |
               (addr_hit[37] & (|(LAGD_CORE_PERMIT[37] & ~reg_be))) |
               (addr_hit[38] & (|(LAGD_CORE_PERMIT[38] & ~reg_be))) |
               (addr_hit[39] & (|(LAGD_CORE_PERMIT[39] & ~reg_be))) |
               (addr_hit[40] & (|(LAGD_CORE_PERMIT[40] & ~reg_be))) |
               (addr_hit[41] & (|(LAGD_CORE_PERMIT[41] & ~reg_be))) |
               (addr_hit[42] & (|(LAGD_CORE_PERMIT[42] & ~reg_be))) |
               (addr_hit[43] & (|(LAGD_CORE_PERMIT[43] & ~reg_be))) |
               (addr_hit[44] & (|(LAGD_CORE_PERMIT[44] & ~reg_be))) |
               (addr_hit[45] & (|(LAGD_CORE_PERMIT[45] & ~reg_be))) |
               (addr_hit[46] & (|(LAGD_CORE_PERMIT[46] & ~reg_be))) |
               (addr_hit[47] & (|(LAGD_CORE_PERMIT[47] & ~reg_be))) |
               (addr_hit[48] & (|(LAGD_CORE_PERMIT[48] & ~reg_be))) |
               (addr_hit[49] & (|(LAGD_CORE_PERMIT[49] & ~reg_be))) |
               (addr_hit[50] & (|(LAGD_CORE_PERMIT[50] & ~reg_be))) |
               (addr_hit[51] & (|(LAGD_CORE_PERMIT[51] & ~reg_be))) |
               (addr_hit[52] & (|(LAGD_CORE_PERMIT[52] & ~reg_be))) |
               (addr_hit[53] & (|(LAGD_CORE_PERMIT[53] & ~reg_be))) |
               (addr_hit[54] & (|(LAGD_CORE_PERMIT[54] & ~reg_be))) |
               (addr_hit[55] & (|(LAGD_CORE_PERMIT[55] & ~reg_be))) |
               (addr_hit[56] & (|(LAGD_CORE_PERMIT[56] & ~reg_be))) |
               (addr_hit[57] & (|(LAGD_CORE_PERMIT[57] & ~reg_be))) |
               (addr_hit[58] & (|(LAGD_CORE_PERMIT[58] & ~reg_be))) |
               (addr_hit[59] & (|(LAGD_CORE_PERMIT[59] & ~reg_be))) |
               (addr_hit[60] & (|(LAGD_CORE_PERMIT[60] & ~reg_be))) |
               (addr_hit[61] & (|(LAGD_CORE_PERMIT[61] & ~reg_be))) |
               (addr_hit[62] & (|(LAGD_CORE_PERMIT[62] & ~reg_be))) |
               (addr_hit[63] & (|(LAGD_CORE_PERMIT[63] & ~reg_be))) |
               (addr_hit[64] & (|(LAGD_CORE_PERMIT[64] & ~reg_be))) |
               (addr_hit[65] & (|(LAGD_CORE_PERMIT[65] & ~reg_be))) |
               (addr_hit[66] & (|(LAGD_CORE_PERMIT[66] & ~reg_be))) |
               (addr_hit[67] & (|(LAGD_CORE_PERMIT[67] & ~reg_be))) |
               (addr_hit[68] & (|(LAGD_CORE_PERMIT[68] & ~reg_be))) |
               (addr_hit[69] & (|(LAGD_CORE_PERMIT[69] & ~reg_be))) |
               (addr_hit[70] & (|(LAGD_CORE_PERMIT[70] & ~reg_be))) |
               (addr_hit[71] & (|(LAGD_CORE_PERMIT[71] & ~reg_be))) |
               (addr_hit[72] & (|(LAGD_CORE_PERMIT[72] & ~reg_be))) |
               (addr_hit[73] & (|(LAGD_CORE_PERMIT[73] & ~reg_be))) |
               (addr_hit[74] & (|(LAGD_CORE_PERMIT[74] & ~reg_be))) |
               (addr_hit[75] & (|(LAGD_CORE_PERMIT[75] & ~reg_be))) |
               (addr_hit[76] & (|(LAGD_CORE_PERMIT[76] & ~reg_be))) |
               (addr_hit[77] & (|(LAGD_CORE_PERMIT[77] & ~reg_be))) |
               (addr_hit[78] & (|(LAGD_CORE_PERMIT[78] & ~reg_be))) |
               (addr_hit[79] & (|(LAGD_CORE_PERMIT[79] & ~reg_be))) |
               (addr_hit[80] & (|(LAGD_CORE_PERMIT[80] & ~reg_be))) |
               (addr_hit[81] & (|(LAGD_CORE_PERMIT[81] & ~reg_be))) |
               (addr_hit[82] & (|(LAGD_CORE_PERMIT[82] & ~reg_be))) |
               (addr_hit[83] & (|(LAGD_CORE_PERMIT[83] & ~reg_be))) |
               (addr_hit[84] & (|(LAGD_CORE_PERMIT[84] & ~reg_be))) |
               (addr_hit[85] & (|(LAGD_CORE_PERMIT[85] & ~reg_be))) |
               (addr_hit[86] & (|(LAGD_CORE_PERMIT[86] & ~reg_be))) |
               (addr_hit[87] & (|(LAGD_CORE_PERMIT[87] & ~reg_be))) |
               (addr_hit[88] & (|(LAGD_CORE_PERMIT[88] & ~reg_be))) |
               (addr_hit[89] & (|(LAGD_CORE_PERMIT[89] & ~reg_be))) |
               (addr_hit[90] & (|(LAGD_CORE_PERMIT[90] & ~reg_be))) |
               (addr_hit[91] & (|(LAGD_CORE_PERMIT[91] & ~reg_be))) |
               (addr_hit[92] & (|(LAGD_CORE_PERMIT[92] & ~reg_be))) |
               (addr_hit[93] & (|(LAGD_CORE_PERMIT[93] & ~reg_be))) |
               (addr_hit[94] & (|(LAGD_CORE_PERMIT[94] & ~reg_be))) |
               (addr_hit[95] & (|(LAGD_CORE_PERMIT[95] & ~reg_be))) |
               (addr_hit[96] & (|(LAGD_CORE_PERMIT[96] & ~reg_be)))));
  end

  assign global_cfg_flush_en_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_flush_en_wd = reg_wdata[0];

  assign global_cfg_en_aw_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_en_aw_wd = reg_wdata[1];

  assign global_cfg_en_em_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_en_em_wd = reg_wdata[2];

  assign global_cfg_en_fm_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_en_fm_wd = reg_wdata[3];

  assign global_cfg_en_ff_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_en_ff_wd = reg_wdata[4];

  assign global_cfg_en_ef_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_en_ef_wd = reg_wdata[5];

  assign global_cfg_en_analog_loop_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_en_analog_loop_wd = reg_wdata[6];

  assign global_cfg_en_comparison_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_en_comparison_wd = reg_wdata[7];

  assign global_cfg_cmpt_en_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_cmpt_en_wd = reg_wdata[8];

  assign global_cfg_config_valid_aw_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_config_valid_aw_wd = reg_wdata[9];

  assign global_cfg_config_valid_em_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_config_valid_em_wd = reg_wdata[10];

  assign global_cfg_config_valid_fm_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_config_valid_fm_wd = reg_wdata[11];

  assign global_cfg_debug_dt_configure_enable_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_dt_configure_enable_wd = reg_wdata[12];

  assign global_cfg_debug_spin_configure_enable_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_spin_configure_enable_wd = reg_wdata[13];

  assign global_cfg_config_spin_initial_skip_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_config_spin_initial_skip_wd = reg_wdata[14];

  assign global_cfg_bypass_data_conversion_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_bypass_data_conversion_wd = reg_wdata[15];

  assign global_cfg_dt_cfg_enable_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_dt_cfg_enable_wd = reg_wdata[16];

  assign global_cfg_host_readout_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_host_readout_wd = reg_wdata[17];

  assign global_cfg_flip_disable_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_flip_disable_wd = reg_wdata[18];

  assign global_cfg_enable_flip_detection_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_enable_flip_detection_wd = reg_wdata[19];

  assign global_cfg_debug_j_write_en_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_j_write_en_wd = reg_wdata[20];

  assign global_cfg_debug_j_read_en_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_j_read_en_wd = reg_wdata[21];

  assign global_cfg_debug_spin_write_en_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_spin_write_en_wd = reg_wdata[22];

  assign global_cfg_debug_spin_compute_en_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_spin_compute_en_wd = reg_wdata[23];

  assign global_cfg_debug_spin_read_en_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_spin_read_en_wd = reg_wdata[24];

  assign global_cfg_config_counter_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_config_counter_wd = reg_wdata[32:25];

  assign global_cfg_wwl_vdd_cfg_256_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_wwl_vdd_cfg_256_wd = reg_wdata[33];

  assign global_cfg_wwl_vread_cfg_256_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_wwl_vread_cfg_256_wd = reg_wdata[34];

  assign global_cfg_synchronizer_pipe_num_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_synchronizer_pipe_num_wd = reg_wdata[36:35];

  assign global_cfg_synchronizer_wbl_pipe_num_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_synchronizer_wbl_pipe_num_wd = reg_wdata[38:37];

  assign global_cfg_debug_h_wwl_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_debug_h_wwl_wd = reg_wdata[39];

  assign global_cfg_dgt_addr_upper_bound_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_dgt_addr_upper_bound_wd = reg_wdata[45:40];

  assign global_cfg_ctnus_fifo_read_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_ctnus_fifo_read_wd = reg_wdata[46];

  assign global_cfg_ctnus_dgt_debug_we = addr_hit[0] & reg_we & !reg_error;
  assign global_cfg_ctnus_dgt_debug_wd = reg_wdata[47];

  assign config_spin_initial_0_we = addr_hit[1] & reg_we & !reg_error;
  assign config_spin_initial_0_wd = reg_wdata[63:0];

  assign config_spin_initial_1_we = addr_hit[2] & reg_we & !reg_error;
  assign config_spin_initial_1_wd = reg_wdata[63:0];

  assign config_spin_initial_2_we = addr_hit[3] & reg_we & !reg_error;
  assign config_spin_initial_2_wd = reg_wdata[63:0];

  assign config_spin_initial_3_we = addr_hit[4] & reg_we & !reg_error;
  assign config_spin_initial_3_wd = reg_wdata[63:0];

  assign counter_cfg_1_cfg_trans_num_we = addr_hit[5] & reg_we & !reg_error;
  assign counter_cfg_1_cfg_trans_num_wd = reg_wdata[15:0];

  assign counter_cfg_1_cycle_per_wwl_high_we = addr_hit[5] & reg_we & !reg_error;
  assign counter_cfg_1_cycle_per_wwl_high_wd = reg_wdata[31:16];

  assign counter_cfg_1_cycle_per_wwl_low_we = addr_hit[5] & reg_we & !reg_error;
  assign counter_cfg_1_cycle_per_wwl_low_wd = reg_wdata[47:32];

  assign counter_cfg_1_cycle_per_spin_write_we = addr_hit[5] & reg_we & !reg_error;
  assign counter_cfg_1_cycle_per_spin_write_wd = reg_wdata[63:48];

  assign counter_cfg_2_cycle_per_spin_compute_we = addr_hit[6] & reg_we & !reg_error;
  assign counter_cfg_2_cycle_per_spin_compute_wd = reg_wdata[15:0];

  assign counter_cfg_2_debug_cycle_per_spin_read_we = addr_hit[6] & reg_we & !reg_error;
  assign counter_cfg_2_debug_cycle_per_spin_read_wd = reg_wdata[31:16];

  assign counter_cfg_2_debug_spin_read_num_we = addr_hit[6] & reg_we & !reg_error;
  assign counter_cfg_2_debug_spin_read_num_wd = reg_wdata[47:32];

  assign counter_cfg_2_icon_last_raddr_plus_one_we = addr_hit[6] & reg_we & !reg_error;
  assign counter_cfg_2_icon_last_raddr_plus_one_wd = reg_wdata[58:48];

  assign counter_cfg_2_dgt_hscaling_we = addr_hit[6] & reg_we & !reg_error;
  assign counter_cfg_2_dgt_hscaling_wd = reg_wdata[63:59];

  assign wwl_vdd_cfg_0_we = addr_hit[7] & reg_we & !reg_error;
  assign wwl_vdd_cfg_0_wd = reg_wdata[63:0];

  assign wwl_vdd_cfg_1_we = addr_hit[8] & reg_we & !reg_error;
  assign wwl_vdd_cfg_1_wd = reg_wdata[63:0];

  assign wwl_vdd_cfg_2_we = addr_hit[9] & reg_we & !reg_error;
  assign wwl_vdd_cfg_2_wd = reg_wdata[63:0];

  assign wwl_vdd_cfg_3_we = addr_hit[10] & reg_we & !reg_error;
  assign wwl_vdd_cfg_3_wd = reg_wdata[63:0];

  assign wwl_vread_cfg_0_we = addr_hit[11] & reg_we & !reg_error;
  assign wwl_vread_cfg_0_wd = reg_wdata[63:0];

  assign wwl_vread_cfg_1_we = addr_hit[12] & reg_we & !reg_error;
  assign wwl_vread_cfg_1_wd = reg_wdata[63:0];

  assign wwl_vread_cfg_2_we = addr_hit[13] & reg_we & !reg_error;
  assign wwl_vread_cfg_2_wd = reg_wdata[63:0];

  assign wwl_vread_cfg_3_we = addr_hit[14] & reg_we & !reg_error;
  assign wwl_vread_cfg_3_wd = reg_wdata[63:0];

  assign spin_wwl_strobe_0_we = addr_hit[15] & reg_we & !reg_error;
  assign spin_wwl_strobe_0_wd = reg_wdata[63:0];

  assign spin_wwl_strobe_1_we = addr_hit[16] & reg_we & !reg_error;
  assign spin_wwl_strobe_1_wd = reg_wdata[63:0];

  assign spin_wwl_strobe_2_we = addr_hit[17] & reg_we & !reg_error;
  assign spin_wwl_strobe_2_wd = reg_wdata[63:0];

  assign spin_wwl_strobe_3_we = addr_hit[18] & reg_we & !reg_error;
  assign spin_wwl_strobe_3_wd = reg_wdata[63:0];

  assign spin_feedback_cfg_0_we = addr_hit[19] & reg_we & !reg_error;
  assign spin_feedback_cfg_0_wd = reg_wdata[63:0];

  assign spin_feedback_cfg_1_we = addr_hit[20] & reg_we & !reg_error;
  assign spin_feedback_cfg_1_wd = reg_wdata[63:0];

  assign spin_feedback_cfg_2_we = addr_hit[21] & reg_we & !reg_error;
  assign spin_feedback_cfg_2_wd = reg_wdata[63:0];

  assign spin_feedback_cfg_3_we = addr_hit[22] & reg_we & !reg_error;
  assign spin_feedback_cfg_3_wd = reg_wdata[63:0];

  assign h_rdata_0_we = addr_hit[23] & reg_we & !reg_error;
  assign h_rdata_0_wd = reg_wdata[63:0];

  assign h_rdata_1_we = addr_hit[24] & reg_we & !reg_error;
  assign h_rdata_1_wd = reg_wdata[63:0];

  assign h_rdata_2_we = addr_hit[25] & reg_we & !reg_error;
  assign h_rdata_2_wd = reg_wdata[63:0];

  assign h_rdata_3_we = addr_hit[26] & reg_we & !reg_error;
  assign h_rdata_3_wd = reg_wdata[63:0];

  assign h_rdata_4_we = addr_hit[27] & reg_we & !reg_error;
  assign h_rdata_4_wd = reg_wdata[63:0];

  assign h_rdata_5_we = addr_hit[28] & reg_we & !reg_error;
  assign h_rdata_5_wd = reg_wdata[63:0];

  assign h_rdata_6_we = addr_hit[29] & reg_we & !reg_error;
  assign h_rdata_6_wd = reg_wdata[63:0];

  assign h_rdata_7_we = addr_hit[30] & reg_we & !reg_error;
  assign h_rdata_7_wd = reg_wdata[63:0];

  assign h_rdata_8_we = addr_hit[31] & reg_we & !reg_error;
  assign h_rdata_8_wd = reg_wdata[63:0];

  assign h_rdata_9_we = addr_hit[32] & reg_we & !reg_error;
  assign h_rdata_9_wd = reg_wdata[63:0];

  assign h_rdata_10_we = addr_hit[33] & reg_we & !reg_error;
  assign h_rdata_10_wd = reg_wdata[63:0];

  assign h_rdata_11_we = addr_hit[34] & reg_we & !reg_error;
  assign h_rdata_11_wd = reg_wdata[63:0];

  assign h_rdata_12_we = addr_hit[35] & reg_we & !reg_error;
  assign h_rdata_12_wd = reg_wdata[63:0];

  assign h_rdata_13_we = addr_hit[36] & reg_we & !reg_error;
  assign h_rdata_13_wd = reg_wdata[63:0];

  assign h_rdata_14_we = addr_hit[37] & reg_we & !reg_error;
  assign h_rdata_14_wd = reg_wdata[63:0];

  assign h_rdata_15_we = addr_hit[38] & reg_we & !reg_error;
  assign h_rdata_15_wd = reg_wdata[63:0];

  assign wbl_floating_0_we = addr_hit[39] & reg_we & !reg_error;
  assign wbl_floating_0_wd = reg_wdata[63:0];

  assign wbl_floating_1_we = addr_hit[40] & reg_we & !reg_error;
  assign wbl_floating_1_wd = reg_wdata[63:0];

  assign wbl_floating_2_we = addr_hit[41] & reg_we & !reg_error;
  assign wbl_floating_2_wd = reg_wdata[63:0];

  assign wbl_floating_3_we = addr_hit[42] & reg_we & !reg_error;
  assign wbl_floating_3_wd = reg_wdata[63:0];

  assign wbl_floating_4_we = addr_hit[43] & reg_we & !reg_error;
  assign wbl_floating_4_wd = reg_wdata[63:0];

  assign wbl_floating_5_we = addr_hit[44] & reg_we & !reg_error;
  assign wbl_floating_5_wd = reg_wdata[63:0];

  assign wbl_floating_6_we = addr_hit[45] & reg_we & !reg_error;
  assign wbl_floating_6_wd = reg_wdata[63:0];

  assign wbl_floating_7_we = addr_hit[46] & reg_we & !reg_error;
  assign wbl_floating_7_wd = reg_wdata[63:0];

  assign wbl_floating_8_we = addr_hit[47] & reg_we & !reg_error;
  assign wbl_floating_8_wd = reg_wdata[63:0];

  assign wbl_floating_9_we = addr_hit[48] & reg_we & !reg_error;
  assign wbl_floating_9_wd = reg_wdata[63:0];

  assign wbl_floating_10_we = addr_hit[49] & reg_we & !reg_error;
  assign wbl_floating_10_wd = reg_wdata[63:0];

  assign wbl_floating_11_we = addr_hit[50] & reg_we & !reg_error;
  assign wbl_floating_11_wd = reg_wdata[63:0];

  assign wbl_floating_12_we = addr_hit[51] & reg_we & !reg_error;
  assign wbl_floating_12_wd = reg_wdata[63:0];

  assign wbl_floating_13_we = addr_hit[52] & reg_we & !reg_error;
  assign wbl_floating_13_wd = reg_wdata[63:0];

  assign wbl_floating_14_we = addr_hit[53] & reg_we & !reg_error;
  assign wbl_floating_14_wd = reg_wdata[63:0];

  assign wbl_floating_15_we = addr_hit[54] & reg_we & !reg_error;
  assign wbl_floating_15_wd = reg_wdata[63:0];

  assign debug_j_one_hot_wwl_0_we = addr_hit[55] & reg_we & !reg_error;
  assign debug_j_one_hot_wwl_0_wd = reg_wdata[63:0];

  assign debug_j_one_hot_wwl_1_we = addr_hit[56] & reg_we & !reg_error;
  assign debug_j_one_hot_wwl_1_wd = reg_wdata[63:0];

  assign debug_j_one_hot_wwl_2_we = addr_hit[57] & reg_we & !reg_error;
  assign debug_j_one_hot_wwl_2_wd = reg_wdata[63:0];

  assign debug_j_one_hot_wwl_3_we = addr_hit[58] & reg_we & !reg_error;
  assign debug_j_one_hot_wwl_3_wd = reg_wdata[63:0];

  assign output_status_dt_cfg_idle_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_dt_cfg_idle_wd = reg_wdata[0];

  assign output_status_cmpt_idle_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_cmpt_idle_wd = reg_wdata[1];

  assign output_status_energy_fifo_update_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_energy_fifo_update_wd = reg_wdata[2];

  assign output_status_spin_fifo_update_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_spin_fifo_update_wd = reg_wdata[3];

  assign output_status_debug_j_read_data_valid_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_j_read_data_valid_wd = reg_wdata[4];

  assign output_status_debug_analog_dt_w_idle_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_analog_dt_w_idle_wd = reg_wdata[5];

  assign output_status_debug_analog_dt_r_idle_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_analog_dt_r_idle_wd = reg_wdata[6];

  assign output_status_debug_spin_w_idle_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_spin_w_idle_wd = reg_wdata[7];

  assign output_status_debug_spin_r_idle_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_spin_r_idle_wd = reg_wdata[8];

  assign output_status_debug_spin_cmpt_idle_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_spin_cmpt_idle_wd = reg_wdata[9];

  assign output_status_debug_fm_upstream_handshake_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_fm_upstream_handshake_wd = reg_wdata[10];

  assign output_status_debug_fm_downstream_handshake_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_fm_downstream_handshake_wd = reg_wdata[11];

  assign output_status_debug_aw_downstream_handshake_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_aw_downstream_handshake_wd = reg_wdata[12];

  assign output_status_debug_em_upstream_handshake_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_em_upstream_handshake_wd = reg_wdata[13];

  assign output_status_debug_fm_energy_input_we = addr_hit[59] & reg_we & !reg_error;
  assign output_status_debug_fm_energy_input_wd = reg_wdata[45:14];

  assign energy_fifo_data_energy_fifo_0_we = addr_hit[60] & reg_we & !reg_error;
  assign energy_fifo_data_energy_fifo_0_wd = reg_wdata[31:0];

  assign energy_fifo_data_energy_fifo_1_we = addr_hit[60] & reg_we & !reg_error;
  assign energy_fifo_data_energy_fifo_1_wd = reg_wdata[63:32];

  assign spin_fifo_data_0_0_we = addr_hit[61] & reg_we & !reg_error;
  assign spin_fifo_data_0_0_wd = reg_wdata[63:0];

  assign spin_fifo_data_0_1_we = addr_hit[62] & reg_we & !reg_error;
  assign spin_fifo_data_0_1_wd = reg_wdata[63:0];

  assign spin_fifo_data_0_2_we = addr_hit[63] & reg_we & !reg_error;
  assign spin_fifo_data_0_2_wd = reg_wdata[63:0];

  assign spin_fifo_data_0_3_we = addr_hit[64] & reg_we & !reg_error;
  assign spin_fifo_data_0_3_wd = reg_wdata[63:0];

  assign spin_fifo_data_1_0_we = addr_hit[65] & reg_we & !reg_error;
  assign spin_fifo_data_1_0_wd = reg_wdata[63:0];

  assign spin_fifo_data_1_1_we = addr_hit[66] & reg_we & !reg_error;
  assign spin_fifo_data_1_1_wd = reg_wdata[63:0];

  assign spin_fifo_data_1_2_we = addr_hit[67] & reg_we & !reg_error;
  assign spin_fifo_data_1_2_wd = reg_wdata[63:0];

  assign spin_fifo_data_1_3_we = addr_hit[68] & reg_we & !reg_error;
  assign spin_fifo_data_1_3_wd = reg_wdata[63:0];

  assign debug_j_read_data_0_we = addr_hit[69] & reg_we & !reg_error;
  assign debug_j_read_data_0_wd = reg_wdata[63:0];

  assign debug_j_read_data_1_we = addr_hit[70] & reg_we & !reg_error;
  assign debug_j_read_data_1_wd = reg_wdata[63:0];

  assign debug_j_read_data_2_we = addr_hit[71] & reg_we & !reg_error;
  assign debug_j_read_data_2_wd = reg_wdata[63:0];

  assign debug_j_read_data_3_we = addr_hit[72] & reg_we & !reg_error;
  assign debug_j_read_data_3_wd = reg_wdata[63:0];

  assign debug_j_read_data_4_we = addr_hit[73] & reg_we & !reg_error;
  assign debug_j_read_data_4_wd = reg_wdata[63:0];

  assign debug_j_read_data_5_we = addr_hit[74] & reg_we & !reg_error;
  assign debug_j_read_data_5_wd = reg_wdata[63:0];

  assign debug_j_read_data_6_we = addr_hit[75] & reg_we & !reg_error;
  assign debug_j_read_data_6_wd = reg_wdata[63:0];

  assign debug_j_read_data_7_we = addr_hit[76] & reg_we & !reg_error;
  assign debug_j_read_data_7_wd = reg_wdata[63:0];

  assign debug_j_read_data_8_we = addr_hit[77] & reg_we & !reg_error;
  assign debug_j_read_data_8_wd = reg_wdata[63:0];

  assign debug_j_read_data_9_we = addr_hit[78] & reg_we & !reg_error;
  assign debug_j_read_data_9_wd = reg_wdata[63:0];

  assign debug_j_read_data_10_we = addr_hit[79] & reg_we & !reg_error;
  assign debug_j_read_data_10_wd = reg_wdata[63:0];

  assign debug_j_read_data_11_we = addr_hit[80] & reg_we & !reg_error;
  assign debug_j_read_data_11_wd = reg_wdata[63:0];

  assign debug_j_read_data_12_we = addr_hit[81] & reg_we & !reg_error;
  assign debug_j_read_data_12_wd = reg_wdata[63:0];

  assign debug_j_read_data_13_we = addr_hit[82] & reg_we & !reg_error;
  assign debug_j_read_data_13_wd = reg_wdata[63:0];

  assign debug_j_read_data_14_we = addr_hit[83] & reg_we & !reg_error;
  assign debug_j_read_data_14_wd = reg_wdata[63:0];

  assign debug_j_read_data_15_we = addr_hit[84] & reg_we & !reg_error;
  assign debug_j_read_data_15_wd = reg_wdata[63:0];

  assign debug_fm_spin_out_0_we = addr_hit[85] & reg_we & !reg_error;
  assign debug_fm_spin_out_0_wd = reg_wdata[63:0];

  assign debug_fm_spin_out_1_we = addr_hit[86] & reg_we & !reg_error;
  assign debug_fm_spin_out_1_wd = reg_wdata[63:0];

  assign debug_fm_spin_out_2_we = addr_hit[87] & reg_we & !reg_error;
  assign debug_fm_spin_out_2_wd = reg_wdata[63:0];

  assign debug_fm_spin_out_3_we = addr_hit[88] & reg_we & !reg_error;
  assign debug_fm_spin_out_3_wd = reg_wdata[63:0];

  assign debug_aw_spin_out_0_we = addr_hit[89] & reg_we & !reg_error;
  assign debug_aw_spin_out_0_wd = reg_wdata[63:0];

  assign debug_aw_spin_out_1_we = addr_hit[90] & reg_we & !reg_error;
  assign debug_aw_spin_out_1_wd = reg_wdata[63:0];

  assign debug_aw_spin_out_2_we = addr_hit[91] & reg_we & !reg_error;
  assign debug_aw_spin_out_2_wd = reg_wdata[63:0];

  assign debug_aw_spin_out_3_we = addr_hit[92] & reg_we & !reg_error;
  assign debug_aw_spin_out_3_wd = reg_wdata[63:0];

  assign debug_em_spin_in_0_we = addr_hit[93] & reg_we & !reg_error;
  assign debug_em_spin_in_0_wd = reg_wdata[63:0];

  assign debug_em_spin_in_1_we = addr_hit[94] & reg_we & !reg_error;
  assign debug_em_spin_in_1_wd = reg_wdata[63:0];

  assign debug_em_spin_in_2_we = addr_hit[95] & reg_we & !reg_error;
  assign debug_em_spin_in_2_wd = reg_wdata[63:0];

  assign debug_em_spin_in_3_we = addr_hit[96] & reg_we & !reg_error;
  assign debug_em_spin_in_3_wd = reg_wdata[63:0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[0] = global_cfg_flush_en_qs;
        reg_rdata_next[1] = global_cfg_en_aw_qs;
        reg_rdata_next[2] = global_cfg_en_em_qs;
        reg_rdata_next[3] = global_cfg_en_fm_qs;
        reg_rdata_next[4] = global_cfg_en_ff_qs;
        reg_rdata_next[5] = global_cfg_en_ef_qs;
        reg_rdata_next[6] = global_cfg_en_analog_loop_qs;
        reg_rdata_next[7] = global_cfg_en_comparison_qs;
        reg_rdata_next[8] = global_cfg_cmpt_en_qs;
        reg_rdata_next[9] = global_cfg_config_valid_aw_qs;
        reg_rdata_next[10] = global_cfg_config_valid_em_qs;
        reg_rdata_next[11] = global_cfg_config_valid_fm_qs;
        reg_rdata_next[12] = global_cfg_debug_dt_configure_enable_qs;
        reg_rdata_next[13] = global_cfg_debug_spin_configure_enable_qs;
        reg_rdata_next[14] = global_cfg_config_spin_initial_skip_qs;
        reg_rdata_next[15] = global_cfg_bypass_data_conversion_qs;
        reg_rdata_next[16] = global_cfg_dt_cfg_enable_qs;
        reg_rdata_next[17] = global_cfg_host_readout_qs;
        reg_rdata_next[18] = global_cfg_flip_disable_qs;
        reg_rdata_next[19] = global_cfg_enable_flip_detection_qs;
        reg_rdata_next[20] = global_cfg_debug_j_write_en_qs;
        reg_rdata_next[21] = global_cfg_debug_j_read_en_qs;
        reg_rdata_next[22] = global_cfg_debug_spin_write_en_qs;
        reg_rdata_next[23] = global_cfg_debug_spin_compute_en_qs;
        reg_rdata_next[24] = global_cfg_debug_spin_read_en_qs;
        reg_rdata_next[32:25] = global_cfg_config_counter_qs;
        reg_rdata_next[33] = global_cfg_wwl_vdd_cfg_256_qs;
        reg_rdata_next[34] = global_cfg_wwl_vread_cfg_256_qs;
        reg_rdata_next[36:35] = global_cfg_synchronizer_pipe_num_qs;
        reg_rdata_next[38:37] = global_cfg_synchronizer_wbl_pipe_num_qs;
        reg_rdata_next[39] = global_cfg_debug_h_wwl_qs;
        reg_rdata_next[45:40] = global_cfg_dgt_addr_upper_bound_qs;
        reg_rdata_next[46] = global_cfg_ctnus_fifo_read_qs;
        reg_rdata_next[47] = global_cfg_ctnus_dgt_debug_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[63:0] = config_spin_initial_0_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[63:0] = config_spin_initial_1_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[63:0] = config_spin_initial_2_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[63:0] = config_spin_initial_3_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[15:0] = counter_cfg_1_cfg_trans_num_qs;
        reg_rdata_next[31:16] = counter_cfg_1_cycle_per_wwl_high_qs;
        reg_rdata_next[47:32] = counter_cfg_1_cycle_per_wwl_low_qs;
        reg_rdata_next[63:48] = counter_cfg_1_cycle_per_spin_write_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[15:0] = counter_cfg_2_cycle_per_spin_compute_qs;
        reg_rdata_next[31:16] = counter_cfg_2_debug_cycle_per_spin_read_qs;
        reg_rdata_next[47:32] = counter_cfg_2_debug_spin_read_num_qs;
        reg_rdata_next[58:48] = counter_cfg_2_icon_last_raddr_plus_one_qs;
        reg_rdata_next[63:59] = counter_cfg_2_dgt_hscaling_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[63:0] = wwl_vdd_cfg_0_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[63:0] = wwl_vdd_cfg_1_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[63:0] = wwl_vdd_cfg_2_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[63:0] = wwl_vdd_cfg_3_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[63:0] = wwl_vread_cfg_0_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[63:0] = wwl_vread_cfg_1_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[63:0] = wwl_vread_cfg_2_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[63:0] = wwl_vread_cfg_3_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[63:0] = spin_wwl_strobe_0_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[63:0] = spin_wwl_strobe_1_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[63:0] = spin_wwl_strobe_2_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[63:0] = spin_wwl_strobe_3_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[63:0] = spin_feedback_cfg_0_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[63:0] = spin_feedback_cfg_1_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[63:0] = spin_feedback_cfg_2_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[63:0] = spin_feedback_cfg_3_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[63:0] = h_rdata_0_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[63:0] = h_rdata_1_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[63:0] = h_rdata_2_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[63:0] = h_rdata_3_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[63:0] = h_rdata_4_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[63:0] = h_rdata_5_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[63:0] = h_rdata_6_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[63:0] = h_rdata_7_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[63:0] = h_rdata_8_qs;
      end

      addr_hit[32]: begin
        reg_rdata_next[63:0] = h_rdata_9_qs;
      end

      addr_hit[33]: begin
        reg_rdata_next[63:0] = h_rdata_10_qs;
      end

      addr_hit[34]: begin
        reg_rdata_next[63:0] = h_rdata_11_qs;
      end

      addr_hit[35]: begin
        reg_rdata_next[63:0] = h_rdata_12_qs;
      end

      addr_hit[36]: begin
        reg_rdata_next[63:0] = h_rdata_13_qs;
      end

      addr_hit[37]: begin
        reg_rdata_next[63:0] = h_rdata_14_qs;
      end

      addr_hit[38]: begin
        reg_rdata_next[63:0] = h_rdata_15_qs;
      end

      addr_hit[39]: begin
        reg_rdata_next[63:0] = wbl_floating_0_qs;
      end

      addr_hit[40]: begin
        reg_rdata_next[63:0] = wbl_floating_1_qs;
      end

      addr_hit[41]: begin
        reg_rdata_next[63:0] = wbl_floating_2_qs;
      end

      addr_hit[42]: begin
        reg_rdata_next[63:0] = wbl_floating_3_qs;
      end

      addr_hit[43]: begin
        reg_rdata_next[63:0] = wbl_floating_4_qs;
      end

      addr_hit[44]: begin
        reg_rdata_next[63:0] = wbl_floating_5_qs;
      end

      addr_hit[45]: begin
        reg_rdata_next[63:0] = wbl_floating_6_qs;
      end

      addr_hit[46]: begin
        reg_rdata_next[63:0] = wbl_floating_7_qs;
      end

      addr_hit[47]: begin
        reg_rdata_next[63:0] = wbl_floating_8_qs;
      end

      addr_hit[48]: begin
        reg_rdata_next[63:0] = wbl_floating_9_qs;
      end

      addr_hit[49]: begin
        reg_rdata_next[63:0] = wbl_floating_10_qs;
      end

      addr_hit[50]: begin
        reg_rdata_next[63:0] = wbl_floating_11_qs;
      end

      addr_hit[51]: begin
        reg_rdata_next[63:0] = wbl_floating_12_qs;
      end

      addr_hit[52]: begin
        reg_rdata_next[63:0] = wbl_floating_13_qs;
      end

      addr_hit[53]: begin
        reg_rdata_next[63:0] = wbl_floating_14_qs;
      end

      addr_hit[54]: begin
        reg_rdata_next[63:0] = wbl_floating_15_qs;
      end

      addr_hit[55]: begin
        reg_rdata_next[63:0] = debug_j_one_hot_wwl_0_qs;
      end

      addr_hit[56]: begin
        reg_rdata_next[63:0] = debug_j_one_hot_wwl_1_qs;
      end

      addr_hit[57]: begin
        reg_rdata_next[63:0] = debug_j_one_hot_wwl_2_qs;
      end

      addr_hit[58]: begin
        reg_rdata_next[63:0] = debug_j_one_hot_wwl_3_qs;
      end

      addr_hit[59]: begin
        reg_rdata_next[0] = output_status_dt_cfg_idle_qs;
        reg_rdata_next[1] = output_status_cmpt_idle_qs;
        reg_rdata_next[2] = output_status_energy_fifo_update_qs;
        reg_rdata_next[3] = output_status_spin_fifo_update_qs;
        reg_rdata_next[4] = output_status_debug_j_read_data_valid_qs;
        reg_rdata_next[5] = output_status_debug_analog_dt_w_idle_qs;
        reg_rdata_next[6] = output_status_debug_analog_dt_r_idle_qs;
        reg_rdata_next[7] = output_status_debug_spin_w_idle_qs;
        reg_rdata_next[8] = output_status_debug_spin_r_idle_qs;
        reg_rdata_next[9] = output_status_debug_spin_cmpt_idle_qs;
        reg_rdata_next[10] = output_status_debug_fm_upstream_handshake_qs;
        reg_rdata_next[11] = output_status_debug_fm_downstream_handshake_qs;
        reg_rdata_next[12] = output_status_debug_aw_downstream_handshake_qs;
        reg_rdata_next[13] = output_status_debug_em_upstream_handshake_qs;
        reg_rdata_next[45:14] = output_status_debug_fm_energy_input_qs;
      end

      addr_hit[60]: begin
        reg_rdata_next[31:0] = energy_fifo_data_energy_fifo_0_qs;
        reg_rdata_next[63:32] = energy_fifo_data_energy_fifo_1_qs;
      end

      addr_hit[61]: begin
        reg_rdata_next[63:0] = spin_fifo_data_0_0_qs;
      end

      addr_hit[62]: begin
        reg_rdata_next[63:0] = spin_fifo_data_0_1_qs;
      end

      addr_hit[63]: begin
        reg_rdata_next[63:0] = spin_fifo_data_0_2_qs;
      end

      addr_hit[64]: begin
        reg_rdata_next[63:0] = spin_fifo_data_0_3_qs;
      end

      addr_hit[65]: begin
        reg_rdata_next[63:0] = spin_fifo_data_1_0_qs;
      end

      addr_hit[66]: begin
        reg_rdata_next[63:0] = spin_fifo_data_1_1_qs;
      end

      addr_hit[67]: begin
        reg_rdata_next[63:0] = spin_fifo_data_1_2_qs;
      end

      addr_hit[68]: begin
        reg_rdata_next[63:0] = spin_fifo_data_1_3_qs;
      end

      addr_hit[69]: begin
        reg_rdata_next[63:0] = debug_j_read_data_0_qs;
      end

      addr_hit[70]: begin
        reg_rdata_next[63:0] = debug_j_read_data_1_qs;
      end

      addr_hit[71]: begin
        reg_rdata_next[63:0] = debug_j_read_data_2_qs;
      end

      addr_hit[72]: begin
        reg_rdata_next[63:0] = debug_j_read_data_3_qs;
      end

      addr_hit[73]: begin
        reg_rdata_next[63:0] = debug_j_read_data_4_qs;
      end

      addr_hit[74]: begin
        reg_rdata_next[63:0] = debug_j_read_data_5_qs;
      end

      addr_hit[75]: begin
        reg_rdata_next[63:0] = debug_j_read_data_6_qs;
      end

      addr_hit[76]: begin
        reg_rdata_next[63:0] = debug_j_read_data_7_qs;
      end

      addr_hit[77]: begin
        reg_rdata_next[63:0] = debug_j_read_data_8_qs;
      end

      addr_hit[78]: begin
        reg_rdata_next[63:0] = debug_j_read_data_9_qs;
      end

      addr_hit[79]: begin
        reg_rdata_next[63:0] = debug_j_read_data_10_qs;
      end

      addr_hit[80]: begin
        reg_rdata_next[63:0] = debug_j_read_data_11_qs;
      end

      addr_hit[81]: begin
        reg_rdata_next[63:0] = debug_j_read_data_12_qs;
      end

      addr_hit[82]: begin
        reg_rdata_next[63:0] = debug_j_read_data_13_qs;
      end

      addr_hit[83]: begin
        reg_rdata_next[63:0] = debug_j_read_data_14_qs;
      end

      addr_hit[84]: begin
        reg_rdata_next[63:0] = debug_j_read_data_15_qs;
      end

      addr_hit[85]: begin
        reg_rdata_next[63:0] = debug_fm_spin_out_0_qs;
      end

      addr_hit[86]: begin
        reg_rdata_next[63:0] = debug_fm_spin_out_1_qs;
      end

      addr_hit[87]: begin
        reg_rdata_next[63:0] = debug_fm_spin_out_2_qs;
      end

      addr_hit[88]: begin
        reg_rdata_next[63:0] = debug_fm_spin_out_3_qs;
      end

      addr_hit[89]: begin
        reg_rdata_next[63:0] = debug_aw_spin_out_0_qs;
      end

      addr_hit[90]: begin
        reg_rdata_next[63:0] = debug_aw_spin_out_1_qs;
      end

      addr_hit[91]: begin
        reg_rdata_next[63:0] = debug_aw_spin_out_2_qs;
      end

      addr_hit[92]: begin
        reg_rdata_next[63:0] = debug_aw_spin_out_3_qs;
      end

      addr_hit[93]: begin
        reg_rdata_next[63:0] = debug_em_spin_in_0_qs;
      end

      addr_hit[94]: begin
        reg_rdata_next[63:0] = debug_em_spin_in_1_qs;
      end

      addr_hit[95]: begin
        reg_rdata_next[63:0] = debug_em_spin_in_2_qs;
      end

      addr_hit[96]: begin
        reg_rdata_next[63:0] = debug_em_spin_in_3_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

endmodule

module lagd_core_reg_top_intf
#(
  parameter int AW = 10,
  localparam int DW = 64
) (
  input logic clk_i,
  input logic rst_ni,
  REG_BUS.in  regbus_slave,
  // To HW
  output lagd_core_reg_pkg::lagd_core_reg2hw_t reg2hw, // Write
  input  lagd_core_reg_pkg::lagd_core_hw2reg_t hw2reg, // Read
  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);
 localparam int unsigned STRB_WIDTH = DW/8;

`include "register_interface/typedef.svh"
`include "register_interface/assign.svh"

  // Define structs for reg_bus
  typedef logic [AW-1:0] addr_t;
  typedef logic [DW-1:0] data_t;
  typedef logic [STRB_WIDTH-1:0] strb_t;
  `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t)

  reg_bus_req_t s_reg_req;
  reg_bus_rsp_t s_reg_rsp;
  
  // Assign SV interface to structs
  `REG_BUS_ASSIGN_TO_REQ(s_reg_req, regbus_slave)
  `REG_BUS_ASSIGN_FROM_RSP(regbus_slave, s_reg_rsp)

  

  lagd_core_reg_top #(
    .reg_req_t(reg_bus_req_t),
    .reg_rsp_t(reg_bus_rsp_t),
    .AW(AW)
  ) i_regs (
    .clk_i,
    .rst_ni,
    .reg_req_i(s_reg_req),
    .reg_rsp_o(s_reg_rsp),
    .reg2hw, // Write
    .hw2reg, // Read
    .devmode_i
  );
  
endmodule


