--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Jeff/Documents/svn/reclone-sdk.git/branches/develop/hdl/reclone_m6_dev/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml reclone_top.twx reclone_top.ncd -o
reclone_top.twr reclone_top.pcf

Design file:              reclone_top.ncd
Physical constraint file: reclone_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1
  Logical resource: Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_clocking/clk32m_buffered
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1
  Logical resource: Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_clocking/clk32m_buffered
--------------------------------------------------------------------------------
Slack: 21.380ns (max period limit - period)
  Period: 31.250ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1
  Logical resource: Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_clocking/clk32m_buffered
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" 
derived from  NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%;  multiplied by 1.25 
to 39.063 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" derived from
 NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 1.25 to 39.063 nS  

--------------------------------------------------------------------------------
Slack: 13.568ns (max period limit - period)
  Period: 39.062ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_clocking/clk25p6m_buffered
--------------------------------------------------------------------------------
Slack: 13.568ns (max period limit - period)
  Period: 39.062ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKFBOUT
  Logical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: Inst_clocking/clk_s2_feedback
--------------------------------------------------------------------------------
Slack: 29.062ns (period - (min low pulse limit / (low pulse / period)))
  Period: 39.062ns
  Low pulse: 19.531ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_clocking/clk25p6m_buffered
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_clocking/clock_x10_unbuffered" 
derived from  PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" 
derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 
to 39.063 nS    divided by 29.00 to 1.347 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.952ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_clocking/clock_x10_unbuffered" derived from
 PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 29.00 to 1.347 nS  

--------------------------------------------------------------------------------
Slack: 0.394ns (period - min period limit)
  Period: 1.346ns
  Min period limit: 0.952ns (1050.420MHz) (Tbccko_PLLIN)
  Physical resource: Inst_clocking/BUFPLL_inst/PLLIN
  Logical resource: Inst_clocking/BUFPLL_inst/PLLIN
  Location pin: BUFPLL_X1Y5.PLLIN
  Clock network: Inst_clocking/clock_x10_unbuffered
--------------------------------------------------------------------------------
Slack: 0.421ns (period - min period limit)
  Period: 1.346ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: Inst_clocking/clock_x10_unbuffered
--------------------------------------------------------------------------------
Slack: 318.654ns (max period limit - period)
  Period: 1.346ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: Inst_clocking/clock_x10_unbuffered
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "ioclock_t" derived from  PERIOD 
analysis for net "Inst_clocking/clock_x10_unbuffered" derived from PERIOD 
analysis for net "Inst_clocking/clk25p6m_unbuffered" derived from NET 
"Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS   
divided by 29.00 to 1.347 nS    duty cycle corrected to 1.347 nS  HIGH 673 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_clocking/clock_x2_unbuffered" 
derived from  PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" 
derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 
to 39.063 nS    divided by 5.80 to 6.735 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 339 paths analyzed, 174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.343ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_6 (SLICE_X11Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DvidGen/dvid_ser/rd_enable (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.376 - 0.429)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DvidGen/dvid_ser/rd_enable to Inst_DvidGen/dvid_ser/out_fifo/DataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.DQ       Tcko                  0.391   Inst_DvidGen/dvid_ser/rd_enable
                                                       Inst_DvidGen/dvid_ser/rd_enable
    SLICE_X23Y60.A5      net (fanout=10)       2.731   Inst_DvidGen/dvid_ser/rd_enable
    SLICE_X23Y60.A       Tilo                  0.259   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
                                                       Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1
    SLICE_X11Y57.CE      net (fanout=12)       2.397   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
    SLICE_X11Y57.CLK     Tceck                 0.340   Inst_DvidGen/dvid_ser/out_fifo/DataOut<7>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_6
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (0.990ns logic, 5.128ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/empty_out (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.513ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.376 - 0.379)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DvidGen/dvid_ser/out_fifo/empty_out to Inst_DvidGen/dvid_ser/out_fifo/DataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.408   Inst_DvidGen/dvid_ser/out_fifo/empty_out
                                                       Inst_DvidGen/dvid_ser/out_fifo/empty_out
    SLICE_X23Y60.A4      net (fanout=2)        2.109   Inst_DvidGen/dvid_ser/out_fifo/empty_out
    SLICE_X23Y60.A       Tilo                  0.259   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
                                                       Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1
    SLICE_X11Y57.CE      net (fanout=12)       2.397   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
    SLICE_X11Y57.CLK     Tceck                 0.340   Inst_DvidGen/dvid_ser/out_fifo/DataOut<7>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_6
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.007ns logic, 4.506ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_5 (SLICE_X11Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DvidGen/dvid_ser/rd_enable (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.102ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.376 - 0.429)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DvidGen/dvid_ser/rd_enable to Inst_DvidGen/dvid_ser/out_fifo/DataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.DQ       Tcko                  0.391   Inst_DvidGen/dvid_ser/rd_enable
                                                       Inst_DvidGen/dvid_ser/rd_enable
    SLICE_X23Y60.A5      net (fanout=10)       2.731   Inst_DvidGen/dvid_ser/rd_enable
    SLICE_X23Y60.A       Tilo                  0.259   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
                                                       Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1
    SLICE_X11Y57.CE      net (fanout=12)       2.397   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
    SLICE_X11Y57.CLK     Tceck                 0.324   Inst_DvidGen/dvid_ser/out_fifo/DataOut<7>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_5
    -------------------------------------------------  ---------------------------
    Total                                      6.102ns (0.974ns logic, 5.128ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/empty_out (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.376 - 0.379)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DvidGen/dvid_ser/out_fifo/empty_out to Inst_DvidGen/dvid_ser/out_fifo/DataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.408   Inst_DvidGen/dvid_ser/out_fifo/empty_out
                                                       Inst_DvidGen/dvid_ser/out_fifo/empty_out
    SLICE_X23Y60.A4      net (fanout=2)        2.109   Inst_DvidGen/dvid_ser/out_fifo/empty_out
    SLICE_X23Y60.A       Tilo                  0.259   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
                                                       Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1
    SLICE_X11Y57.CE      net (fanout=12)       2.397   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
    SLICE_X11Y57.CLK     Tceck                 0.324   Inst_DvidGen/dvid_ser/out_fifo/DataOut<7>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_5
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (0.991ns logic, 4.506ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_9 (SLICE_X13Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DvidGen/dvid_ser/rd_enable (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_9 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.090ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.370 - 0.429)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DvidGen/dvid_ser/rd_enable to Inst_DvidGen/dvid_ser/out_fifo/DataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.DQ       Tcko                  0.391   Inst_DvidGen/dvid_ser/rd_enable
                                                       Inst_DvidGen/dvid_ser/rd_enable
    SLICE_X23Y60.A5      net (fanout=10)       2.731   Inst_DvidGen/dvid_ser/rd_enable
    SLICE_X23Y60.A       Tilo                  0.259   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
                                                       Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1
    SLICE_X13Y59.CE      net (fanout=12)       2.385   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
    SLICE_X13Y59.CLK     Tceck                 0.324   Inst_DvidGen/dvid_ser/out_fifo/DataOut<9>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      6.090ns (0.974ns logic, 5.116ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/empty_out (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_9 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.370 - 0.379)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DvidGen/dvid_ser/out_fifo/empty_out to Inst_DvidGen/dvid_ser/out_fifo/DataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.408   Inst_DvidGen/dvid_ser/out_fifo/empty_out
                                                       Inst_DvidGen/dvid_ser/out_fifo/empty_out
    SLICE_X23Y60.A4      net (fanout=2)        2.109   Inst_DvidGen/dvid_ser/out_fifo/empty_out
    SLICE_X23Y60.A       Tilo                  0.259   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
                                                       Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1
    SLICE_X13Y59.CE      net (fanout=12)       2.385   Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en
    SLICE_X13Y59.CLK     Tceck                 0.324   Inst_DvidGen/dvid_ser/out_fifo/DataOut<9>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (0.991ns logic, 4.494ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_clocking/clock_x2_unbuffered" derived from
 PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 5.80 to 6.735 nS  

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_4 (SLICE_X11Y57.AX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC (RAM)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.930 - 0.851)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 0.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC to Inst_DvidGen/dvid_ser/out_fifo/DataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y57.CMUX    Tshcko                0.485   Inst_DvidGen/dvid_ser/out_fifo/_n0035<5>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC
    SLICE_X11Y57.AX      net (fanout=1)        0.096   Inst_DvidGen/dvid_ser/out_fifo/_n0035<4>
    SLICE_X11Y57.CLK     Tckdi       (-Th)    -0.059   Inst_DvidGen/dvid_ser/out_fifo/DataOut<7>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_4
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.544ns logic, 0.096ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_1 (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.248 - 0.127)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_1 to Inst_DvidGen/dvid_ser/out_fifo/DataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BQ      Tcko                  0.198   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<3>
                                                       Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_1
    SLICE_X10Y57.C2      net (fanout=16)       1.472   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<1>
    SLICE_X10Y57.CMUX    Tilo                  0.191   Inst_DvidGen/dvid_ser/out_fifo/_n0035<5>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC
    SLICE_X11Y57.AX      net (fanout=1)        0.096   Inst_DvidGen/dvid_ser/out_fifo/_n0035<4>
    SLICE_X11Y57.CLK     Tckdi       (-Th)    -0.059   Inst_DvidGen/dvid_ser/out_fifo/DataOut<7>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_4
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.448ns logic, 1.568ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2 (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.248 - 0.127)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2 to Inst_DvidGen/dvid_ser/out_fifo/DataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BMUX    Tshcko                0.244   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<3>
                                                       Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2
    SLICE_X10Y57.C3      net (fanout=19)       2.167   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<2>
    SLICE_X10Y57.CMUX    Tilo                  0.191   Inst_DvidGen/dvid_ser/out_fifo/_n0035<5>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC
    SLICE_X11Y57.AX      net (fanout=1)        0.096   Inst_DvidGen/dvid_ser/out_fifo/_n0035<4>
    SLICE_X11Y57.CLK     Tckdi       (-Th)    -0.059   Inst_DvidGen/dvid_ser/out_fifo/DataOut<7>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_4
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.494ns logic, 2.263ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/going_empty (SLICE_X22Y59.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/going_full (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/going_empty (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.841 - 0.762)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 0.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/going_full to Inst_DvidGen/dvid_ser/out_fifo/going_empty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y59.DQ      Tcko                  0.198   Inst_DvidGen/dvid_ser/out_fifo/going_full
                                                       Inst_DvidGen/dvid_ser/out_fifo/going_full
    SLICE_X22Y59.B1      net (fanout=3)        0.261   Inst_DvidGen/dvid_ser/out_fifo/going_full
    SLICE_X22Y59.CLK     Tah         (-Th)    -0.197   Inst_DvidGen/dvid_ser/out_fifo/going_empty
                                                       Inst_DvidGen/dvid_ser/out_fifo/going_empty_rstpot
                                                       Inst_DvidGen/dvid_ser/out_fifo/going_empty
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.395ns logic, 0.261ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_17 (SLICE_X24Y71.BX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1 (RAM)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.825 - 0.734)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 0.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1 to Inst_DvidGen/dvid_ser/out_fifo/DataOut_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y71.C       Tshcko                0.450   Inst_DvidGen/dvid_ser/out_fifo/_n0035<17>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1
    SLICE_X24Y71.BX      net (fanout=1)        0.198   Inst_DvidGen/dvid_ser/out_fifo/_n0035<17>
    SLICE_X24Y71.CLK     Tckdi       (-Th)    -0.048   Inst_DvidGen/dvid_ser/out_fifo/DataOut<19>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_17
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.498ns logic, 0.198ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_0 (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.102 - 0.086)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_0 to Inst_DvidGen/dvid_ser/out_fifo/DataOut_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y71.AQ      Tcko                  0.198   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<0>
                                                       Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_0
    SLICE_X26Y71.C1      net (fanout=19)       0.285   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<0>
    SLICE_X26Y71.C       Tilo                  0.156   Inst_DvidGen/dvid_ser/out_fifo/_n0035<17>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1
    SLICE_X24Y71.BX      net (fanout=1)        0.198   Inst_DvidGen/dvid_ser/out_fifo/_n0035<17>
    SLICE_X24Y71.CLK     Tckdi       (-Th)    -0.048   Inst_DvidGen/dvid_ser/out_fifo/DataOut<19>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_17
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.402ns logic, 0.483ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2 (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/DataOut_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.102 - 0.088)
  Source Clock:         data_load_clock_t rising at 0.000ns
  Destination Clock:    data_load_clock_t rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2 to Inst_DvidGen/dvid_ser/out_fifo/DataOut_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BMUX    Tshcko                0.244   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<3>
                                                       Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2
    SLICE_X26Y71.C3      net (fanout=19)       0.440   Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount<2>
    SLICE_X26Y71.C       Tilo                  0.156   Inst_DvidGen/dvid_ser/out_fifo/_n0035<17>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1
    SLICE_X24Y71.BX      net (fanout=1)        0.198   Inst_DvidGen/dvid_ser/out_fifo/_n0035<17>
    SLICE_X24Y71.CLK     Tckdi       (-Th)    -0.048   Inst_DvidGen/dvid_ser/out_fifo/DataOut<19>
                                                       Inst_DvidGen/dvid_ser/out_fifo/DataOut_17
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.448ns logic, 0.638ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_clocking/clock_x2_unbuffered" derived from
 PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 5.80 to 6.735 nS  

--------------------------------------------------------------------------------
Slack: 5.004ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_clocking/BUFG_pclockx2/I0
  Logical resource: Inst_clocking/BUFG_pclockx2/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_clocking/clock_x2_unbuffered
--------------------------------------------------------------------------------
Slack: 5.809ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT1
  Logical resource: Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: Inst_clocking/clock_x2_unbuffered
--------------------------------------------------------------------------------
Slack: 6.304ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DvidGen/dvid_ser/out_fifo/empty_out/CLK
  Logical resource: Inst_DvidGen/dvid_ser/out_fifo/empty_out/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: data_load_clock_t
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_clocking/clock_x1_unbuffered" 
derived from  PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" 
derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 
to 39.063 nS    divided by 2.90 to 13.470 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18926 paths analyzed, 904 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.835ns.
--------------------------------------------------------------------------------

Paths for end point renderer_character_rom/Mram_rom1 (RAMB16_X2Y16.ADDRA13), 1127 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom1 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.339 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB0    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D5      net (fanout=3)        0.929   character_data<4>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.COUT    Topcyb                0.375   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y39.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y39.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd2_cy<10>
                                                       renderer/Maddsub_n0056_Madd2_cy<10>
    SLICE_X48Y36.B4      net (fanout=1)        0.656   renderer/Maddsub_n0056_10
    SLICE_X48Y36.CMUX    Topbc                 0.514   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_10_rt
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y16.ADDRA13 net (fanout=2)        0.729   renderer/glyph_rom_addr<11>
    RAMB16_X2Y16.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom1
                                                       renderer_character_rom/Mram_rom1
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (3.703ns logic, 3.022ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom1 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.719ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.339 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB1    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D6      net (fanout=6)        0.923   character_data<5>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.COUT    Topcyb                0.375   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y39.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y39.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd2_cy<10>
                                                       renderer/Maddsub_n0056_Madd2_cy<10>
    SLICE_X48Y36.B4      net (fanout=1)        0.656   renderer/Maddsub_n0056_10
    SLICE_X48Y36.CMUX    Topbc                 0.514   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_10_rt
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y16.ADDRA13 net (fanout=2)        0.729   renderer/glyph_rom_addr<11>
    RAMB16_X2Y16.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom1
                                                       renderer_character_rom/Mram_rom1
    -------------------------------------------------  ---------------------------
    Total                                      6.719ns (3.703ns logic, 3.016ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom1 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.339 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB1    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.DX      net (fanout=6)        1.012   character_data<5>
    SLICE_X48Y40.COUT    Tdxcy                 0.097   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.COUT    Topcyb                0.375   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y39.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y39.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd2_cy<10>
                                                       renderer/Maddsub_n0056_Madd2_cy<10>
    SLICE_X48Y36.B4      net (fanout=1)        0.656   renderer/Maddsub_n0056_10
    SLICE_X48Y36.CMUX    Topbc                 0.514   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_10_rt
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y16.ADDRA13 net (fanout=2)        0.729   renderer/glyph_rom_addr<11>
    RAMB16_X2Y16.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom1
                                                       renderer_character_rom/Mram_rom1
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (3.540ns logic, 3.105ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point renderer_character_rom/Mram_rom2 (RAMB16_X2Y18.ADDRA12), 1013 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom2 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.557ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.332 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB0    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D5      net (fanout=3)        0.929   character_data<4>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.CMUX    Topbc                 0.514   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y35.D5      net (fanout=1)        0.582   renderer/Maddsub_n0056_8
    SLICE_X48Y35.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd_cy<8>
                                                       renderer/Maddsub_n0056_8_rt
                                                       renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.BMUX    Tcinb                 0.260   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y18.ADDRA12 net (fanout=2)        0.667   renderer/glyph_rom_addr<10>
    RAMB16_X2Y18.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom2
                                                       renderer_character_rom/Mram_rom2
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.671ns logic, 2.886ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom2 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.556ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.332 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB0    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D5      net (fanout=3)        0.929   character_data<4>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.BMUX    Topbb                 0.368   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y35.C3      net (fanout=1)        0.692   renderer/Maddsub_n0056_7
    SLICE_X48Y35.COUT    Topcyc                0.295   renderer/Maddsub_n0056_Madd_cy<8>
                                                       renderer/Maddsub_n0056_7_rt
                                                       renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.BMUX    Tcinb                 0.260   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y18.ADDRA12 net (fanout=2)        0.667   renderer/glyph_rom_addr<10>
    RAMB16_X2Y18.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom2
                                                       renderer_character_rom/Mram_rom2
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (3.560ns logic, 2.996ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom2 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.332 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB1    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D6      net (fanout=6)        0.923   character_data<5>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.CMUX    Topbc                 0.514   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y35.D5      net (fanout=1)        0.582   renderer/Maddsub_n0056_8
    SLICE_X48Y35.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd_cy<8>
                                                       renderer/Maddsub_n0056_8_rt
                                                       renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.BMUX    Tcinb                 0.260   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y18.ADDRA12 net (fanout=2)        0.667   renderer/glyph_rom_addr<10>
    RAMB16_X2Y18.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom2
                                                       renderer_character_rom/Mram_rom2
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (3.671ns logic, 2.880ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point renderer_character_rom/Mram_rom1 (RAMB16_X2Y16.ADDRA12), 1013 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom1 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.440ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.339 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB0    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D5      net (fanout=3)        0.929   character_data<4>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.CMUX    Topbc                 0.514   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y35.D5      net (fanout=1)        0.582   renderer/Maddsub_n0056_8
    SLICE_X48Y35.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd_cy<8>
                                                       renderer/Maddsub_n0056_8_rt
                                                       renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.BMUX    Tcinb                 0.260   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y16.ADDRA12 net (fanout=2)        0.550   renderer/glyph_rom_addr<10>
    RAMB16_X2Y16.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom1
                                                       renderer_character_rom/Mram_rom1
    -------------------------------------------------  ---------------------------
    Total                                      6.440ns (3.671ns logic, 2.769ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom1 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.439ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.339 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB0    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D5      net (fanout=3)        0.929   character_data<4>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.BMUX    Topbb                 0.368   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y35.C3      net (fanout=1)        0.692   renderer/Maddsub_n0056_7
    SLICE_X48Y35.COUT    Topcyc                0.295   renderer/Maddsub_n0056_Madd_cy<8>
                                                       renderer/Maddsub_n0056_7_rt
                                                       renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.BMUX    Tcinb                 0.260   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y16.ADDRA12 net (fanout=2)        0.550   renderer/glyph_rom_addr<10>
    RAMB16_X2Y16.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom1
                                                       renderer_character_rom/Mram_rom1
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (3.560ns logic, 2.879ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               text_buffer/Mram_RAM_L2 (RAM)
  Destination:          renderer_character_rom/Mram_rom1 (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.434ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.339 - 0.359)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t falling at 6.734ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: text_buffer/Mram_RAM_L2 to renderer_character_rom/Mram_rom1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB1    Trcko_DOB             1.850   text_buffer/Mram_RAM_L2
                                                       text_buffer/Mram_RAM_L2
    SLICE_X48Y40.D6      net (fanout=6)        0.923   character_data<5>
    SLICE_X48Y40.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd1_cy<6>
                                                       renderer/Maddsub_n0056_Madd1_lut<6>
                                                       renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd1_cy<6>
    SLICE_X48Y41.AMUX    Tcina                 0.177   renderer/Maddsub_n0056_Madd1_cy<9>
                                                       renderer/Maddsub_n0056_Madd1_cy<9>
    SLICE_X48Y38.B6      net (fanout=1)        0.702   renderer/Maddsub_n0056_Madd_71
    SLICE_X48Y38.CMUX    Topbc                 0.514   renderer/hpos_latched<3>
                                                       renderer/Maddsub_n0056_Madd2_lut<7>
                                                       renderer/Maddsub_n0056_Madd2_cy<9>
    SLICE_X48Y35.D5      net (fanout=1)        0.582   renderer/Maddsub_n0056_8
    SLICE_X48Y35.COUT    Topcyd                0.260   renderer/Maddsub_n0056_Madd_cy<8>
                                                       renderer/Maddsub_n0056_8_rt
                                                       renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.CIN     net (fanout=1)        0.003   renderer/Maddsub_n0056_Madd_cy<8>
    SLICE_X48Y36.BMUX    Tcinb                 0.260   renderer/glyph_rom_addr<11>
                                                       renderer/Maddsub_n0056_Madd_xor<11>
    RAMB16_X2Y16.ADDRA12 net (fanout=2)        0.550   renderer/glyph_rom_addr<10>
    RAMB16_X2Y16.CLKA    Trcck_ADDRA           0.350   renderer_character_rom/Mram_rom1
                                                       renderer_character_rom/Mram_rom1
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (3.671ns logic, 2.763ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_clocking/clock_x1_unbuffered" derived from
 PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 2.90 to 13.470 nS  

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1 (SLICE_X26Y71.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_5 (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.090 - 0.076)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_5 to Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded<8>
                                                       Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_5
    SLICE_X26Y71.AI      net (fanout=4)        0.137   Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded<5>
    SLICE_X26Y71.CLK     Tdh         (-Th)     0.004   Inst_DvidGen/dvid_ser/out_fifo/_n0035<17>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.194ns logic, 0.137ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/going_full (SLICE_X23Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/out_fifo/going_empty (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/going_full (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.841 - 0.762)
  Source Clock:         data_load_clock_t rising at 13.469ns
  Destination Clock:    pixel_clock_t rising at 13.469ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.336ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/out_fifo/going_empty to Inst_DvidGen/dvid_ser/out_fifo/going_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.BQ      Tcko                  0.234   Inst_DvidGen/dvid_ser/out_fifo/going_empty
                                                       Inst_DvidGen/dvid_ser/out_fifo/going_empty
    SLICE_X23Y59.D2      net (fanout=3)        0.262   Inst_DvidGen/dvid_ser/out_fifo/going_empty
    SLICE_X23Y59.CLK     Tah         (-Th)    -0.215   Inst_DvidGen/dvid_ser/out_fifo/going_full
                                                       Inst_DvidGen/dvid_ser/out_fifo/going_full_rstpot
                                                       Inst_DvidGen/dvid_ser/out_fifo/going_full
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.449ns logic, 0.262ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1 (SLICE_X26Y70.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_9 (FF)
  Destination:          Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.092 - 0.076)
  Source Clock:         pixel_clock_t rising at 0.000ns
  Destination Clock:    pixel_clock_t rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_9 to Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.BMUX    Tshcko                0.244   Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded<8>
                                                       Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_9
    SLICE_X26Y70.AI      net (fanout=1)        0.148   Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded<9>
    SLICE_X26Y70.CLK     Tdh         (-Th)     0.004   Inst_DvidGen/dvid_ser/out_fifo/_n0035<23>
                                                       Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.240ns logic, 0.148ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_clocking/clock_x1_unbuffered" derived from
 PERIOD analysis for net "Inst_clocking/clk25p6m_unbuffered" derived from NET "Clk32_IBUFG" PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 2.90 to 13.470 nS  

--------------------------------------------------------------------------------
Slack: 10.345ns (period - min period limit)
  Period: 13.469ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: text_buffer/Mram_RAM_H1/CLKA
  Logical resource: text_buffer/Mram_RAM_H1/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: pixel_clock_t
--------------------------------------------------------------------------------
Slack: 10.345ns (period - min period limit)
  Period: 13.469ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: text_buffer/Mram_RAM_H1/CLKB
  Logical resource: text_buffer/Mram_RAM_H1/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: pixel_clock_t
--------------------------------------------------------------------------------
Slack: 10.345ns (period - min period limit)
  Period: 13.469ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: text_buffer/Mram_RAM_H2/CLKA
  Logical resource: text_buffer/Mram_RAM_H2/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: pixel_clock_t
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "Clk50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 352 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.147ns.
--------------------------------------------------------------------------------

Paths for end point LEDs_6 (SLICE_X32Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count50_25 (FF)
  Destination:          LEDs_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.340 - 0.362)
  Source Clock:         Clk50_BUFGP rising at 0.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count50_25 to LEDs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.BQ      Tcko                  0.408   count50<25>
                                                       count50_25
    SLICE_X32Y16.AX      net (fanout=2)        1.546   count50<25>
    SLICE_X32Y16.CLK     Tdick                 0.136   LEDs_6
                                                       LEDs_6
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (0.544ns logic, 1.546ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point count50_25 (SLICE_X32Y32.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count50_0 (FF)
  Destination:          count50_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.343 - 0.352)
  Source Clock:         Clk50_BUFGP rising at 0.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count50_0 to count50_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y26.AQ      Tcko                  0.408   count50<3>
                                                       count50_0
    SLICE_X32Y26.A5      net (fanout=1)        0.337   count50<0>
    SLICE_X32Y26.COUT    Topcya                0.395   count50<3>
                                                       Mcount_count50_lut<0>_INV_0
                                                       Mcount_count50_cy<3>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Mcount_count50_cy<3>
    SLICE_X32Y27.COUT    Tbyp                  0.076   count50<7>
                                                       Mcount_count50_cy<7>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   Mcount_count50_cy<7>
    SLICE_X32Y28.COUT    Tbyp                  0.076   count50<11>
                                                       Mcount_count50_cy<11>
    SLICE_X32Y29.CIN     net (fanout=1)        0.003   Mcount_count50_cy<11>
    SLICE_X32Y29.COUT    Tbyp                  0.076   count50<15>
                                                       Mcount_count50_cy<15>
    SLICE_X32Y30.CIN     net (fanout=1)        0.003   Mcount_count50_cy<15>
    SLICE_X32Y30.COUT    Tbyp                  0.076   count50<19>
                                                       Mcount_count50_cy<19>
    SLICE_X32Y31.CIN     net (fanout=1)        0.003   Mcount_count50_cy<19>
    SLICE_X32Y31.COUT    Tbyp                  0.076   count50<23>
                                                       Mcount_count50_cy<23>
    SLICE_X32Y32.CIN     net (fanout=1)        0.003   Mcount_count50_cy<23>
    SLICE_X32Y32.CLK     Tcinck                0.329   count50<25>
                                                       Mcount_count50_xor<25>
                                                       count50_25
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.512ns logic, 0.355ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count50_4 (FF)
  Destination:          count50_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.343 - 0.355)
  Source Clock:         Clk50_BUFGP rising at 0.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count50_4 to count50_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y27.AQ      Tcko                  0.408   count50<7>
                                                       count50_4
    SLICE_X32Y27.A5      net (fanout=1)        0.337   count50<4>
    SLICE_X32Y27.COUT    Topcya                0.395   count50<7>
                                                       count50<4>_rt
                                                       Mcount_count50_cy<7>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   Mcount_count50_cy<7>
    SLICE_X32Y28.COUT    Tbyp                  0.076   count50<11>
                                                       Mcount_count50_cy<11>
    SLICE_X32Y29.CIN     net (fanout=1)        0.003   Mcount_count50_cy<11>
    SLICE_X32Y29.COUT    Tbyp                  0.076   count50<15>
                                                       Mcount_count50_cy<15>
    SLICE_X32Y30.CIN     net (fanout=1)        0.003   Mcount_count50_cy<15>
    SLICE_X32Y30.COUT    Tbyp                  0.076   count50<19>
                                                       Mcount_count50_cy<19>
    SLICE_X32Y31.CIN     net (fanout=1)        0.003   Mcount_count50_cy<19>
    SLICE_X32Y31.COUT    Tbyp                  0.076   count50<23>
                                                       Mcount_count50_cy<23>
    SLICE_X32Y32.CIN     net (fanout=1)        0.003   Mcount_count50_cy<23>
    SLICE_X32Y32.CLK     Tcinck                0.329   count50<25>
                                                       Mcount_count50_xor<25>
                                                       count50_25
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.436ns logic, 0.352ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count50_3 (FF)
  Destination:          count50_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.343 - 0.352)
  Source Clock:         Clk50_BUFGP rising at 0.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count50_3 to count50_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y26.DQ      Tcko                  0.408   count50<3>
                                                       count50_3
    SLICE_X32Y26.D5      net (fanout=1)        0.372   count50<3>
    SLICE_X32Y26.COUT    Topcyd                0.260   count50<3>
                                                       count50<3>_rt
                                                       Mcount_count50_cy<3>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Mcount_count50_cy<3>
    SLICE_X32Y27.COUT    Tbyp                  0.076   count50<7>
                                                       Mcount_count50_cy<7>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   Mcount_count50_cy<7>
    SLICE_X32Y28.COUT    Tbyp                  0.076   count50<11>
                                                       Mcount_count50_cy<11>
    SLICE_X32Y29.CIN     net (fanout=1)        0.003   Mcount_count50_cy<11>
    SLICE_X32Y29.COUT    Tbyp                  0.076   count50<15>
                                                       Mcount_count50_cy<15>
    SLICE_X32Y30.CIN     net (fanout=1)        0.003   Mcount_count50_cy<15>
    SLICE_X32Y30.COUT    Tbyp                  0.076   count50<19>
                                                       Mcount_count50_cy<19>
    SLICE_X32Y31.CIN     net (fanout=1)        0.003   Mcount_count50_cy<19>
    SLICE_X32Y31.COUT    Tbyp                  0.076   count50<23>
                                                       Mcount_count50_cy<23>
    SLICE_X32Y32.CIN     net (fanout=1)        0.003   Mcount_count50_cy<23>
    SLICE_X32Y32.CLK     Tcinck                0.329   count50<25>
                                                       Mcount_count50_xor<25>
                                                       count50_25
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (1.377ns logic, 0.390ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point count50_22 (SLICE_X32Y31.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count50_0 (FF)
  Destination:          count50_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50_BUFGP rising at 0.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count50_0 to count50_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y26.AQ      Tcko                  0.408   count50<3>
                                                       count50_0
    SLICE_X32Y26.A5      net (fanout=1)        0.337   count50<0>
    SLICE_X32Y26.COUT    Topcya                0.395   count50<3>
                                                       Mcount_count50_lut<0>_INV_0
                                                       Mcount_count50_cy<3>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Mcount_count50_cy<3>
    SLICE_X32Y27.COUT    Tbyp                  0.076   count50<7>
                                                       Mcount_count50_cy<7>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   Mcount_count50_cy<7>
    SLICE_X32Y28.COUT    Tbyp                  0.076   count50<11>
                                                       Mcount_count50_cy<11>
    SLICE_X32Y29.CIN     net (fanout=1)        0.003   Mcount_count50_cy<11>
    SLICE_X32Y29.COUT    Tbyp                  0.076   count50<15>
                                                       Mcount_count50_cy<15>
    SLICE_X32Y30.CIN     net (fanout=1)        0.003   Mcount_count50_cy<15>
    SLICE_X32Y30.COUT    Tbyp                  0.076   count50<19>
                                                       Mcount_count50_cy<19>
    SLICE_X32Y31.CIN     net (fanout=1)        0.003   Mcount_count50_cy<19>
    SLICE_X32Y31.CLK     Tcinck                0.341   count50<23>
                                                       Mcount_count50_cy<23>
                                                       count50_22
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.448ns logic, 0.352ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count50_4 (FF)
  Destination:          count50_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.156 - 0.159)
  Source Clock:         Clk50_BUFGP rising at 0.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count50_4 to count50_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y27.AQ      Tcko                  0.408   count50<7>
                                                       count50_4
    SLICE_X32Y27.A5      net (fanout=1)        0.337   count50<4>
    SLICE_X32Y27.COUT    Topcya                0.395   count50<7>
                                                       count50<4>_rt
                                                       Mcount_count50_cy<7>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   Mcount_count50_cy<7>
    SLICE_X32Y28.COUT    Tbyp                  0.076   count50<11>
                                                       Mcount_count50_cy<11>
    SLICE_X32Y29.CIN     net (fanout=1)        0.003   Mcount_count50_cy<11>
    SLICE_X32Y29.COUT    Tbyp                  0.076   count50<15>
                                                       Mcount_count50_cy<15>
    SLICE_X32Y30.CIN     net (fanout=1)        0.003   Mcount_count50_cy<15>
    SLICE_X32Y30.COUT    Tbyp                  0.076   count50<19>
                                                       Mcount_count50_cy<19>
    SLICE_X32Y31.CIN     net (fanout=1)        0.003   Mcount_count50_cy<19>
    SLICE_X32Y31.CLK     Tcinck                0.341   count50<23>
                                                       Mcount_count50_cy<23>
                                                       count50_22
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count50_3 (FF)
  Destination:          count50_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50_BUFGP rising at 0.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count50_3 to count50_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y26.DQ      Tcko                  0.408   count50<3>
                                                       count50_3
    SLICE_X32Y26.D5      net (fanout=1)        0.372   count50<3>
    SLICE_X32Y26.COUT    Topcyd                0.260   count50<3>
                                                       count50<3>_rt
                                                       Mcount_count50_cy<3>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Mcount_count50_cy<3>
    SLICE_X32Y27.COUT    Tbyp                  0.076   count50<7>
                                                       Mcount_count50_cy<7>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   Mcount_count50_cy<7>
    SLICE_X32Y28.COUT    Tbyp                  0.076   count50<11>
                                                       Mcount_count50_cy<11>
    SLICE_X32Y29.CIN     net (fanout=1)        0.003   Mcount_count50_cy<11>
    SLICE_X32Y29.COUT    Tbyp                  0.076   count50<15>
                                                       Mcount_count50_cy<15>
    SLICE_X32Y30.CIN     net (fanout=1)        0.003   Mcount_count50_cy<15>
    SLICE_X32Y30.COUT    Tbyp                  0.076   count50<19>
                                                       Mcount_count50_cy<19>
    SLICE_X32Y31.CIN     net (fanout=1)        0.003   Mcount_count50_cy<19>
    SLICE_X32Y31.CLK     Tcinck                0.341   count50<23>
                                                       Mcount_count50_cy<23>
                                                       count50_22
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (1.313ns logic, 0.387ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count50_1 (SLICE_X32Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count50_1 (FF)
  Destination:          count50_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50_BUFGP rising at 20.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count50_1 to count50_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y26.BQ      Tcko                  0.200   count50<3>
                                                       count50_1
    SLICE_X32Y26.B5      net (fanout=1)        0.070   count50<1>
    SLICE_X32Y26.CLK     Tah         (-Th)    -0.234   count50<3>
                                                       count50<1>_rt
                                                       Mcount_count50_cy<3>
                                                       count50_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point count50_5 (SLICE_X32Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count50_5 (FF)
  Destination:          count50_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50_BUFGP rising at 20.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count50_5 to count50_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y27.BQ      Tcko                  0.200   count50<7>
                                                       count50_5
    SLICE_X32Y27.B5      net (fanout=1)        0.070   count50<5>
    SLICE_X32Y27.CLK     Tah         (-Th)    -0.234   count50<7>
                                                       count50<5>_rt
                                                       Mcount_count50_cy<7>
                                                       count50_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point count50_9 (SLICE_X32Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count50_9 (FF)
  Destination:          count50_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk50_BUFGP rising at 20.000ns
  Destination Clock:    Clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count50_9 to count50_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y28.BQ      Tcko                  0.200   count50<11>
                                                       count50_9
    SLICE_X32Y28.B5      net (fanout=1)        0.070   count50<9>
    SLICE_X32Y28.CLK     Tah         (-Th)    -0.234   count50<11>
                                                       count50<9>_rt
                                                       Mcount_count50_cy<11>
                                                       count50_9
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Clk50_BUFGP/BUFG/I0
  Logical resource: Clk50_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: Clk50_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count50<3>/CLK
  Logical resource: count50_0/CK
  Location pin: SLICE_X32Y26.CLK
  Clock network: Clk50_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count50<3>/CLK
  Logical resource: count50_1/CK
  Location pin: SLICE_X32Y26.CLK
  Clock network: Clk50_BUFGP
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Clk32_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Clk32_IBUFG                    |     31.250ns|     10.000ns|     32.097ns|            0|            2|            0|        19265|
| Inst_clocking/clk25p6m_unbuffe|     39.063ns|     10.000ns|     40.121ns|            0|            2|            0|        19265|
| red                           |             |             |             |             |             |             |             |
|  Inst_clocking/clock_x10_unbuf|      1.347ns|      0.952ns|          N/A|            0|            0|            0|            0|
|  fered                        |             |             |             |             |             |             |             |
|   ioclock_t                   |      1.347ns|          N/A|          N/A|            0|            0|            0|            0|
|  Inst_clocking/clock_x2_unbuff|      6.735ns|      6.343ns|          N/A|            0|            0|          339|            0|
|  ered                         |             |             |             |             |             |             |             |
|  Inst_clocking/clock_x1_unbuff|     13.470ns|     13.835ns|          N/A|            2|            0|        18926|            0|
|  ered                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk32          |   10.977|    5.673|    6.917|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk50          |    2.147|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 205  (Setup/Max: 205, Hold: 0)

Constraints cover 19617 paths, 0 nets, and 1422 connections

Design statistics:
   Minimum period:  13.835ns{1}   (Maximum frequency:  72.280MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 03 13:42:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



